
Lab5_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ffc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f4  08011190  08011190  00021190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a84  08011a84  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08011a84  08011a84  00021a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a8c  08011a8c  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a8c  08011a8c  00021a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011a90  08011a90  00021a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08011a94  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000145c8  20000200  08011c94  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200147c8  08011c94  000347c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d87  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f18  00000000  00000000  00052fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001eb8  00000000  00000000  00057ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cb8  00000000  00000000  00059d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028524  00000000  00000000  0005ba40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027d82  00000000  00000000  00083f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea690  00000000  00000000  000abce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00196376  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000974c  00000000  00000000  001963c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011174 	.word	0x08011174

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	08011174 	.word	0x08011174

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_I2S_TxCpltCallback+0x20>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d101      	bne.n	800100e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800100a:	f004 fb65 	bl	80056d8 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40003c00 	.word	0x40003c00

0800101c <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a04      	ldr	r2, [pc, #16]	; (800104c <HAL_I2S_ErrorCallback+0x20>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d101      	bne.n	8001042 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 800103e:	f7ff ffed 	bl	800101c <AUDIO_OUT_Error_CallBack>
  }
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40003c00 	.word	0x40003c00

08001050 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4a08      	ldr	r2, [pc, #32]	; (8001080 <disk_status+0x30>)
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	79fa      	ldrb	r2, [r7, #7]
 8001068:	4905      	ldr	r1, [pc, #20]	; (8001080 <disk_status+0x30>)
 800106a:	440a      	add	r2, r1
 800106c:	7a12      	ldrb	r2, [r2, #8]
 800106e:	4610      	mov	r0, r2
 8001070:	4798      	blx	r3
 8001072:	4603      	mov	r3, r0
 8001074:	73fb      	strb	r3, [r7, #15]
  return stat;
 8001076:	7bfb      	ldrb	r3, [r7, #15]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000069c 	.word	0x2000069c

08001084 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	4a0d      	ldr	r2, [pc, #52]	; (80010cc <disk_initialize+0x48>)
 8001096:	5cd3      	ldrb	r3, [r2, r3]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d111      	bne.n	80010c0 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <disk_initialize+0x48>)
 80010a0:	2101      	movs	r1, #1
 80010a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	4a09      	ldr	r2, [pc, #36]	; (80010cc <disk_initialize+0x48>)
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	79fa      	ldrb	r2, [r7, #7]
 80010b2:	4906      	ldr	r1, [pc, #24]	; (80010cc <disk_initialize+0x48>)
 80010b4:	440a      	add	r2, r1
 80010b6:	7a12      	ldrb	r2, [r2, #8]
 80010b8:	4610      	mov	r0, r2
 80010ba:	4798      	blx	r3
 80010bc:	4603      	mov	r3, r0
 80010be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	2000069c 	.word	0x2000069c

080010d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	4a0a      	ldr	r2, [pc, #40]	; (800110c <disk_read+0x3c>)
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	689c      	ldr	r4, [r3, #8]
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	4a07      	ldr	r2, [pc, #28]	; (800110c <disk_read+0x3c>)
 80010f0:	4413      	add	r3, r2
 80010f2:	7a18      	ldrb	r0, [r3, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	47a0      	blx	r4
 80010fc:	4603      	mov	r3, r0
 80010fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8001100:	7dfb      	ldrb	r3, [r7, #23]
}
 8001102:	4618      	mov	r0, r3
 8001104:	371c      	adds	r7, #28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd90      	pop	{r4, r7, pc}
 800110a:	bf00      	nop
 800110c:	2000069c 	.word	0x2000069c

08001110 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b087      	sub	sp, #28
 8001114:	af00      	add	r7, sp, #0
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	4a0a      	ldr	r2, [pc, #40]	; (800114c <disk_write+0x3c>)
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	68dc      	ldr	r4, [r3, #12]
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	4a07      	ldr	r2, [pc, #28]	; (800114c <disk_write+0x3c>)
 8001130:	4413      	add	r3, r2
 8001132:	7a18      	ldrb	r0, [r3, #8]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	68b9      	ldr	r1, [r7, #8]
 800113a:	47a0      	blx	r4
 800113c:	4603      	mov	r3, r0
 800113e:	75fb      	strb	r3, [r7, #23]
  return res;
 8001140:	7dfb      	ldrb	r3, [r7, #23]
}
 8001142:	4618      	mov	r0, r3
 8001144:	371c      	adds	r7, #28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd90      	pop	{r4, r7, pc}
 800114a:	bf00      	nop
 800114c:	2000069c 	.word	0x2000069c

08001150 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	603a      	str	r2, [r7, #0]
 800115a:	71fb      	strb	r3, [r7, #7]
 800115c:	460b      	mov	r3, r1
 800115e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	4a09      	ldr	r2, [pc, #36]	; (8001188 <disk_ioctl+0x38>)
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4413      	add	r3, r2
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	691b      	ldr	r3, [r3, #16]
 800116c:	79fa      	ldrb	r2, [r7, #7]
 800116e:	4906      	ldr	r1, [pc, #24]	; (8001188 <disk_ioctl+0x38>)
 8001170:	440a      	add	r2, r1
 8001172:	7a10      	ldrb	r0, [r2, #8]
 8001174:	79b9      	ldrb	r1, [r7, #6]
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	4798      	blx	r3
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
  return res;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	2000069c 	.word	0x2000069c

0800118c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8001190:	490a      	ldr	r1, [pc, #40]	; (80011bc <MX_FATFS_Init+0x30>)
 8001192:	480b      	ldr	r0, [pc, #44]	; (80011c0 <MX_FATFS_Init+0x34>)
 8001194:	f002 fd2c 	bl	8003bf0 <FATFS_LinkDriver>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <MX_FATFS_Init+0x38>)
 800119e:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 80011a0:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <MX_FATFS_Init+0x38>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <MX_FATFS_Init+0x20>
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <MX_FATFS_Init+0x3c>)
 80011aa:	e000      	b.n	80011ae <MX_FATFS_Init+0x22>
 80011ac:	4b07      	ldr	r3, [pc, #28]	; (80011cc <MX_FATFS_Init+0x40>)
 80011ae:	4619      	mov	r1, r3
 80011b0:	4807      	ldr	r0, [pc, #28]	; (80011d0 <MX_FATFS_Init+0x44>)
 80011b2:	f00c f96b 	bl	800d48c <iprintf>
    /* USER CODE END Init */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000220 	.word	0x20000220
 80011c0:	2000000c 	.word	0x2000000c
 80011c4:	2000021c 	.word	0x2000021c
 80011c8:	08011190 	.word	0x08011190
 80011cc:	080111a0 	.word	0x080111a0
 80011d0:	080111a8 	.word	0x080111a8

080011d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3301      	adds	r3, #1
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80011f6:	89fb      	ldrh	r3, [r7, #14]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3303      	adds	r3, #3
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	021b      	lsls	r3, r3, #8
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	3202      	adds	r2, #2
 800121c:	7812      	ldrb	r2, [r2, #0]
 800121e:	4313      	orrs	r3, r2
 8001220:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	3201      	adds	r2, #1
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	4313      	orrs	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021b      	lsls	r3, r3, #8
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	7812      	ldrb	r2, [r2, #0]
 8001238:	4313      	orrs	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]
	return rv;
 800123c:	68fb      	ldr	r3, [r7, #12]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	1c5a      	adds	r2, r3, #1
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	887a      	ldrh	r2, [r7, #2]
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	607a      	str	r2, [r7, #4]
 800126e:	887a      	ldrh	r2, [r7, #2]
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	701a      	strb	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	701a      	strb	r2, [r3, #0]
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	683a      	ldr	r2, [r7, #0]
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	701a      	strb	r2, [r3, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	0a1b      	lsrs	r3, r3, #8
 80012ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	683a      	ldr	r2, [r7, #0]
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	0a1b      	lsrs	r3, r3, #8
 80012be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	701a      	strb	r2, [r3, #0]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80012d8:	b480      	push	{r7}
 80012da:	b087      	sub	sp, #28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d00d      	beq.n	800130e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	1c53      	adds	r3, r2, #1
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	1c59      	adds	r1, r3, #1
 80012fc:	6179      	str	r1, [r7, #20]
 80012fe:	7812      	ldrb	r2, [r2, #0]
 8001300:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3b01      	subs	r3, #1
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f1      	bne.n	80012f2 <mem_cpy+0x1a>
	}
}
 800130e:	bf00      	nop
 8001310:	371c      	adds	r7, #28
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800131a:	b480      	push	{r7}
 800131c:	b087      	sub	sp, #28
 800131e:	af00      	add	r7, sp, #0
 8001320:	60f8      	str	r0, [r7, #12]
 8001322:	60b9      	str	r1, [r7, #8]
 8001324:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	1c5a      	adds	r2, r3, #1
 800132e:	617a      	str	r2, [r7, #20]
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3b01      	subs	r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f3      	bne.n	800132a <mem_set+0x10>
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	371c      	adds	r7, #28
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	; 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	61fb      	str	r3, [r7, #28]
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	61fa      	str	r2, [r7, #28]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	61ba      	str	r2, [r7, #24]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	1acb      	subs	r3, r1, r3
 800137c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3b01      	subs	r3, #1
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d002      	beq.n	8001390 <mem_cmp+0x40>
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0eb      	beq.n	8001368 <mem_cmp+0x18>

	return r;
 8001390:	697b      	ldr	r3, [r7, #20]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3724      	adds	r7, #36	; 0x24
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80013a8:	e002      	b.n	80013b0 <chk_chr+0x12>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3301      	adds	r3, #1
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d005      	beq.n	80013c4 <chk_chr+0x26>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d1f2      	bne.n	80013aa <chk_chr+0xc>
	return *str;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	781b      	ldrb	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	e029      	b.n	800143c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80013e8:	4a27      	ldr	r2, [pc, #156]	; (8001488 <chk_lock+0xb4>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	4413      	add	r3, r2
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d01d      	beq.n	8001432 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80013f6:	4a24      	ldr	r2, [pc, #144]	; (8001488 <chk_lock+0xb4>)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	011b      	lsls	r3, r3, #4
 80013fc:	4413      	add	r3, r2
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	429a      	cmp	r2, r3
 8001406:	d116      	bne.n	8001436 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8001408:	4a1f      	ldr	r2, [pc, #124]	; (8001488 <chk_lock+0xb4>)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	4413      	add	r3, r2
 8001410:	3304      	adds	r3, #4
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001418:	429a      	cmp	r2, r3
 800141a:	d10c      	bne.n	8001436 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800141c:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <chk_lock+0xb4>)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	4413      	add	r3, r2
 8001424:	3308      	adds	r3, #8
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800142c:	429a      	cmp	r2, r3
 800142e:	d102      	bne.n	8001436 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8001430:	e007      	b.n	8001442 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8001432:	2301      	movs	r3, #1
 8001434:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	3301      	adds	r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0d2      	beq.n	80013e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d109      	bne.n	800145c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <chk_lock+0x80>
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	2b02      	cmp	r3, #2
 8001452:	d101      	bne.n	8001458 <chk_lock+0x84>
 8001454:	2300      	movs	r3, #0
 8001456:	e010      	b.n	800147a <chk_lock+0xa6>
 8001458:	2312      	movs	r3, #18
 800145a:	e00e      	b.n	800147a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d108      	bne.n	8001474 <chk_lock+0xa0>
 8001462:	4a09      	ldr	r2, [pc, #36]	; (8001488 <chk_lock+0xb4>)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	011b      	lsls	r3, r3, #4
 8001468:	4413      	add	r3, r2
 800146a:	330c      	adds	r3, #12
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001472:	d101      	bne.n	8001478 <chk_lock+0xa4>
 8001474:	2310      	movs	r3, #16
 8001476:	e000      	b.n	800147a <chk_lock+0xa6>
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	2000068c 	.word	0x2000068c

0800148c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	e002      	b.n	800149e <enq_lock+0x12>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3301      	adds	r3, #1
 800149c:	607b      	str	r3, [r7, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d106      	bne.n	80014b2 <enq_lock+0x26>
 80014a4:	4a09      	ldr	r2, [pc, #36]	; (80014cc <enq_lock+0x40>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	011b      	lsls	r3, r3, #4
 80014aa:	4413      	add	r3, r2
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f2      	bne.n	8001498 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	bf14      	ite	ne
 80014b8:	2301      	movne	r3, #1
 80014ba:	2300      	moveq	r3, #0
 80014bc:	b2db      	uxtb	r3, r3
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	2000068c 	.word	0x2000068c

080014d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	e01f      	b.n	8001520 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80014e0:	4a41      	ldr	r2, [pc, #260]	; (80015e8 <inc_lock+0x118>)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	4413      	add	r3, r2
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d113      	bne.n	800151a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80014f2:	4a3d      	ldr	r2, [pc, #244]	; (80015e8 <inc_lock+0x118>)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	011b      	lsls	r3, r3, #4
 80014f8:	4413      	add	r3, r2
 80014fa:	3304      	adds	r3, #4
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8001502:	429a      	cmp	r2, r3
 8001504:	d109      	bne.n	800151a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8001506:	4a38      	ldr	r2, [pc, #224]	; (80015e8 <inc_lock+0x118>)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	011b      	lsls	r3, r3, #4
 800150c:	4413      	add	r3, r2
 800150e:	3308      	adds	r3, #8
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8001516:	429a      	cmp	r2, r3
 8001518:	d006      	beq.n	8001528 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3301      	adds	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0dc      	beq.n	80014e0 <inc_lock+0x10>
 8001526:	e000      	b.n	800152a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8001528:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d132      	bne.n	8001596 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	e002      	b.n	800153c <inc_lock+0x6c>
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3301      	adds	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <inc_lock+0x80>
 8001542:	4a29      	ldr	r2, [pc, #164]	; (80015e8 <inc_lock+0x118>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	4413      	add	r3, r2
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f2      	bne.n	8001536 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d101      	bne.n	800155a <inc_lock+0x8a>
 8001556:	2300      	movs	r3, #0
 8001558:	e040      	b.n	80015dc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4922      	ldr	r1, [pc, #136]	; (80015e8 <inc_lock+0x118>)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	440b      	add	r3, r1
 8001566:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	491e      	ldr	r1, [pc, #120]	; (80015e8 <inc_lock+0x118>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	011b      	lsls	r3, r3, #4
 8001572:	440b      	add	r3, r1
 8001574:	3304      	adds	r3, #4
 8001576:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	695a      	ldr	r2, [r3, #20]
 800157c:	491a      	ldr	r1, [pc, #104]	; (80015e8 <inc_lock+0x118>)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	011b      	lsls	r3, r3, #4
 8001582:	440b      	add	r3, r1
 8001584:	3308      	adds	r3, #8
 8001586:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8001588:	4a17      	ldr	r2, [pc, #92]	; (80015e8 <inc_lock+0x118>)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	011b      	lsls	r3, r3, #4
 800158e:	4413      	add	r3, r2
 8001590:	330c      	adds	r3, #12
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d009      	beq.n	80015b0 <inc_lock+0xe0>
 800159c:	4a12      	ldr	r2, [pc, #72]	; (80015e8 <inc_lock+0x118>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	011b      	lsls	r3, r3, #4
 80015a2:	4413      	add	r3, r2
 80015a4:	330c      	adds	r3, #12
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <inc_lock+0xe0>
 80015ac:	2300      	movs	r3, #0
 80015ae:	e015      	b.n	80015dc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d108      	bne.n	80015c8 <inc_lock+0xf8>
 80015b6:	4a0c      	ldr	r2, [pc, #48]	; (80015e8 <inc_lock+0x118>)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	4413      	add	r3, r2
 80015be:	330c      	adds	r3, #12
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	e001      	b.n	80015cc <inc_lock+0xfc>
 80015c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015cc:	4906      	ldr	r1, [pc, #24]	; (80015e8 <inc_lock+0x118>)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	440b      	add	r3, r1
 80015d4:	330c      	adds	r3, #12
 80015d6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	3301      	adds	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	2000068c 	.word	0x2000068c

080015ec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d125      	bne.n	800164c <dec_lock+0x60>
		n = Files[i].ctr;
 8001600:	4a17      	ldr	r2, [pc, #92]	; (8001660 <dec_lock+0x74>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	011b      	lsls	r3, r3, #4
 8001606:	4413      	add	r3, r2
 8001608:	330c      	adds	r3, #12
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800160e:	89fb      	ldrh	r3, [r7, #14]
 8001610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001614:	d101      	bne.n	800161a <dec_lock+0x2e>
 8001616:	2300      	movs	r3, #0
 8001618:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800161a:	89fb      	ldrh	r3, [r7, #14]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <dec_lock+0x3a>
 8001620:	89fb      	ldrh	r3, [r7, #14]
 8001622:	3b01      	subs	r3, #1
 8001624:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8001626:	4a0e      	ldr	r2, [pc, #56]	; (8001660 <dec_lock+0x74>)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	011b      	lsls	r3, r3, #4
 800162c:	4413      	add	r3, r2
 800162e:	330c      	adds	r3, #12
 8001630:	89fa      	ldrh	r2, [r7, #14]
 8001632:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8001634:	89fb      	ldrh	r3, [r7, #14]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d105      	bne.n	8001646 <dec_lock+0x5a>
 800163a:	4a09      	ldr	r2, [pc, #36]	; (8001660 <dec_lock+0x74>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	4413      	add	r3, r2
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001646:	2300      	movs	r3, #0
 8001648:	737b      	strb	r3, [r7, #13]
 800164a:	e001      	b.n	8001650 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800164c:	2302      	movs	r3, #2
 800164e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8001650:	7b7b      	ldrb	r3, [r7, #13]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	2000068c 	.word	0x2000068c

08001664 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e010      	b.n	8001694 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001672:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <clear_lock+0x44>)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	011b      	lsls	r3, r3, #4
 8001678:	4413      	add	r3, r2
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	429a      	cmp	r2, r3
 8001680:	d105      	bne.n	800168e <clear_lock+0x2a>
 8001682:	4a09      	ldr	r2, [pc, #36]	; (80016a8 <clear_lock+0x44>)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	4413      	add	r3, r2
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	3301      	adds	r3, #1
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d0eb      	beq.n	8001672 <clear_lock+0xe>
	}
}
 800169a:	bf00      	nop
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	2000068c 	.word	0x2000068c

080016ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	78db      	ldrb	r3, [r3, #3]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d034      	beq.n	800172a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	7858      	ldrb	r0, [r3, #1]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80016d0:	2301      	movs	r3, #1
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	f7ff fd1c 	bl	8001110 <disk_write>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80016de:	2301      	movs	r3, #1
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	e022      	b.n	800172a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	1ad2      	subs	r2, r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d217      	bcs.n	800172a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	789b      	ldrb	r3, [r3, #2]
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	e010      	b.n	8001724 <sync_window+0x78>
					wsect += fs->fsize;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	699b      	ldr	r3, [r3, #24]
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	4413      	add	r3, r2
 800170a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	7858      	ldrb	r0, [r3, #1]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001716:	2301      	movs	r3, #1
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	f7ff fcf9 	bl	8001110 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	3b01      	subs	r3, #1
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d8eb      	bhi.n	8001702 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d01b      	beq.n	8001784 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ffad 	bl	80016ac <sync_window>
 8001752:	4603      	mov	r3, r0
 8001754:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d113      	bne.n	8001784 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7858      	ldrb	r0, [r3, #1]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001766:	2301      	movs	r3, #1
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	f7ff fcb1 	bl	80010d0 <disk_read>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d004      	beq.n	800177e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001774:	f04f 33ff 	mov.w	r3, #4294967295
 8001778:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800177a:	2301      	movs	r3, #1
 800177c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff87 	bl	80016ac <sync_window>
 800179e:	4603      	mov	r3, r0
 80017a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d158      	bne.n	800185a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b03      	cmp	r3, #3
 80017ae:	d148      	bne.n	8001842 <sync_fs+0xb2>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	791b      	ldrb	r3, [r3, #4]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d144      	bne.n	8001842 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3330      	adds	r3, #48	; 0x30
 80017bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fda9 	bl	800131a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3330      	adds	r3, #48	; 0x30
 80017cc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80017d0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fd38 	bl	800124a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3330      	adds	r3, #48	; 0x30
 80017de:	4921      	ldr	r1, [pc, #132]	; (8001864 <sync_fs+0xd4>)
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fd4d 	bl	8001280 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3330      	adds	r3, #48	; 0x30
 80017ea:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80017ee:	491e      	ldr	r1, [pc, #120]	; (8001868 <sync_fs+0xd8>)
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fd45 	bl	8001280 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3330      	adds	r3, #48	; 0x30
 80017fa:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	4619      	mov	r1, r3
 8001804:	4610      	mov	r0, r2
 8001806:	f7ff fd3b 	bl	8001280 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3330      	adds	r3, #48	; 0x30
 800180e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	4619      	mov	r1, r3
 8001818:	4610      	mov	r0, r2
 800181a:	f7ff fd31 	bl	8001280 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	7858      	ldrb	r0, [r3, #1]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001836:	2301      	movs	r3, #1
 8001838:	f7ff fc6a 	bl	8001110 <disk_write>
			fs->fsi_flag = 0;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	785b      	ldrb	r3, [r3, #1]
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fc80 	bl	8001150 <disk_ioctl>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <sync_fs+0xca>
 8001856:	2301      	movs	r3, #1
 8001858:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	41615252 	.word	0x41615252
 8001868:	61417272 	.word	0x61417272

0800186c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	3b02      	subs	r3, #2
 800187a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	695b      	ldr	r3, [r3, #20]
 8001880:	3b02      	subs	r3, #2
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d301      	bcc.n	800188c <clust2sect+0x20>
 8001888:	2300      	movs	r3, #0
 800188a:	e008      	b.n	800189e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	895b      	ldrh	r3, [r3, #10]
 8001890:	461a      	mov	r2, r3
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	fb03 f202 	mul.w	r2, r3, r2
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189c:	4413      	add	r3, r2
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b086      	sub	sp, #24
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
 80018b2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d904      	bls.n	80018ca <get_fat+0x20>
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	695b      	ldr	r3, [r3, #20]
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d302      	bcc.n	80018d0 <get_fat+0x26>
		val = 1;	/* Internal error */
 80018ca:	2301      	movs	r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e08f      	b.n	80019f0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d062      	beq.n	80019a4 <get_fat+0xfa>
 80018de:	2b03      	cmp	r3, #3
 80018e0:	dc7c      	bgt.n	80019dc <get_fat+0x132>
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d002      	beq.n	80018ec <get_fat+0x42>
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d042      	beq.n	8001970 <get_fat+0xc6>
 80018ea:	e077      	b.n	80019dc <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	6a1a      	ldr	r2, [r3, #32]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	0a5b      	lsrs	r3, r3, #9
 8001902:	4413      	add	r3, r2
 8001904:	4619      	mov	r1, r3
 8001906:	6938      	ldr	r0, [r7, #16]
 8001908:	f7ff ff14 	bl	8001734 <move_window>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d167      	bne.n	80019e2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	60fa      	str	r2, [r7, #12]
 8001918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4413      	add	r3, r2
 8001920:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001924:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	6a1a      	ldr	r2, [r3, #32]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	0a5b      	lsrs	r3, r3, #9
 800192e:	4413      	add	r3, r2
 8001930:	4619      	mov	r1, r3
 8001932:	6938      	ldr	r0, [r7, #16]
 8001934:	f7ff fefe 	bl	8001734 <move_window>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d153      	bne.n	80019e6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4413      	add	r3, r2
 8001948:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800194c:	021b      	lsls	r3, r3, #8
 800194e:	461a      	mov	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
 8001954:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <get_fat+0xbc>
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	091b      	lsrs	r3, r3, #4
 8001964:	e002      	b.n	800196c <get_fat+0xc2>
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800196c:	617b      	str	r3, [r7, #20]
			break;
 800196e:	e03f      	b.n	80019f0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	6a1a      	ldr	r2, [r3, #32]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	0a1b      	lsrs	r3, r3, #8
 8001978:	4413      	add	r3, r2
 800197a:	4619      	mov	r1, r3
 800197c:	6938      	ldr	r0, [r7, #16]
 800197e:	f7ff fed9 	bl	8001734 <move_window>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d130      	bne.n	80019ea <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001996:	4413      	add	r3, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fc1b 	bl	80011d4 <ld_word>
 800199e:	4603      	mov	r3, r0
 80019a0:	617b      	str	r3, [r7, #20]
			break;
 80019a2:	e025      	b.n	80019f0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	6a1a      	ldr	r2, [r3, #32]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	09db      	lsrs	r3, r3, #7
 80019ac:	4413      	add	r3, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	6938      	ldr	r0, [r7, #16]
 80019b2:	f7ff febf 	bl	8001734 <move_window>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d118      	bne.n	80019ee <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80019ca:	4413      	add	r3, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fc19 	bl	8001204 <ld_dword>
 80019d2:	4603      	mov	r3, r0
 80019d4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80019d8:	617b      	str	r3, [r7, #20]
			break;
 80019da:	e009      	b.n	80019f0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80019dc:	2301      	movs	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	e006      	b.n	80019f0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80019e2:	bf00      	nop
 80019e4:	e004      	b.n	80019f0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80019e6:	bf00      	nop
 80019e8:	e002      	b.n	80019f0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80019ea:	bf00      	nop
 80019ec:	e000      	b.n	80019f0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80019ee:	bf00      	nop
		}
	}

	return val;
 80019f0:	697b      	ldr	r3, [r7, #20]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80019fa:	b590      	push	{r4, r7, lr}
 80019fc:	b089      	sub	sp, #36	; 0x24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8001a06:	2302      	movs	r3, #2
 8001a08:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	f240 80d2 	bls.w	8001bb6 <put_fat+0x1bc>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	f080 80cc 	bcs.w	8001bb6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b03      	cmp	r3, #3
 8001a24:	f000 8096 	beq.w	8001b54 <put_fat+0x15a>
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	f300 80cd 	bgt.w	8001bc8 <put_fat+0x1ce>
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d002      	beq.n	8001a38 <put_fat+0x3e>
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d06e      	beq.n	8001b14 <put_fat+0x11a>
 8001a36:	e0c7      	b.n	8001bc8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	61bb      	str	r3, [r7, #24]
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	085b      	lsrs	r3, r3, #1
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4413      	add	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6a1a      	ldr	r2, [r3, #32]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	0a5b      	lsrs	r3, r3, #9
 8001a4e:	4413      	add	r3, r2
 8001a50:	4619      	mov	r1, r3
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f7ff fe6e 	bl	8001734 <move_window>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001a5c:	7ffb      	ldrb	r3, [r7, #31]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f040 80ab 	bne.w	8001bba <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1c59      	adds	r1, r3, #1
 8001a6e:	61b9      	str	r1, [r7, #24]
 8001a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a74:	4413      	add	r3, r2
 8001a76:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d00d      	beq.n	8001a9e <put_fat+0xa4>
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	b25b      	sxtb	r3, r3
 8001a88:	f003 030f 	and.w	r3, r3, #15
 8001a8c:	b25a      	sxtb	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	b25b      	sxtb	r3, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	e001      	b.n	8001aa2 <put_fat+0xa8>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a1a      	ldr	r2, [r3, #32]
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	0a5b      	lsrs	r3, r3, #9
 8001ab4:	4413      	add	r3, r2
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	f7ff fe3b 	bl	8001734 <move_window>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001ac2:	7ffb      	ldrb	r3, [r7, #31]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d17a      	bne.n	8001bbe <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ad4:	4413      	add	r3, r2
 8001ad6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <put_fat+0xf0>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	091b      	lsrs	r3, r3, #4
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	e00e      	b.n	8001b08 <put_fat+0x10e>
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	f023 030f 	bic.w	r3, r3, #15
 8001af4:	b25a      	sxtb	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	b25b      	sxtb	r3, r3
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	b25b      	sxtb	r3, r3
 8001b02:	4313      	orrs	r3, r2
 8001b04:	b25b      	sxtb	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	70da      	strb	r2, [r3, #3]
			break;
 8001b12:	e059      	b.n	8001bc8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6a1a      	ldr	r2, [r3, #32]
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f7ff fe07 	bl	8001734 <move_window>
 8001b26:	4603      	mov	r3, r0
 8001b28:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001b2a:	7ffb      	ldrb	r3, [r7, #31]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d148      	bne.n	8001bc2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001b3e:	4413      	add	r3, r2
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	b292      	uxth	r2, r2
 8001b44:	4611      	mov	r1, r2
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fb7f 	bl	800124a <st_word>
			fs->wflag = 1;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	70da      	strb	r2, [r3, #3]
			break;
 8001b52:	e039      	b.n	8001bc8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6a1a      	ldr	r2, [r3, #32]
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	09db      	lsrs	r3, r3, #7
 8001b5c:	4413      	add	r3, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f7ff fde7 	bl	8001734 <move_window>
 8001b66:	4603      	mov	r3, r0
 8001b68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001b6a:	7ffb      	ldrb	r3, [r7, #31]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d12a      	bne.n	8001bc6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001b84:	4413      	add	r3, r2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fb3c 	bl	8001204 <ld_dword>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001b92:	4323      	orrs	r3, r4
 8001b94:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001ba4:	4413      	add	r3, r2
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fb69 	bl	8001280 <st_dword>
			fs->wflag = 1;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	70da      	strb	r2, [r3, #3]
			break;
 8001bb4:	e008      	b.n	8001bc8 <put_fat+0x1ce>
		}
	}
 8001bb6:	bf00      	nop
 8001bb8:	e006      	b.n	8001bc8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001bba:	bf00      	nop
 8001bbc:	e004      	b.n	8001bc8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001bbe:	bf00      	nop
 8001bc0:	e002      	b.n	8001bc8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001bc2:	bf00      	nop
 8001bc4:	e000      	b.n	8001bc8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001bc6:	bf00      	nop
	return res;
 8001bc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3724      	adds	r7, #36	; 0x24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd90      	pop	{r4, r7, pc}

08001bd2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b088      	sub	sp, #32
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d904      	bls.n	8001bf8 <remove_chain+0x26>
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d301      	bcc.n	8001bfc <remove_chain+0x2a>
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	e04b      	b.n	8001c94 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00c      	beq.n	8001c1c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8001c02:	f04f 32ff 	mov.w	r2, #4294967295
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	69b8      	ldr	r0, [r7, #24]
 8001c0a:	f7ff fef6 	bl	80019fa <put_fat>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8001c12:	7ffb      	ldrb	r3, [r7, #31]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <remove_chain+0x4a>
 8001c18:	7ffb      	ldrb	r3, [r7, #31]
 8001c1a:	e03b      	b.n	8001c94 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f7ff fe43 	bl	80018aa <get_fat>
 8001c24:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d031      	beq.n	8001c90 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d101      	bne.n	8001c36 <remove_chain+0x64>
 8001c32:	2302      	movs	r3, #2
 8001c34:	e02e      	b.n	8001c94 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d101      	bne.n	8001c42 <remove_chain+0x70>
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e028      	b.n	8001c94 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8001c42:	2200      	movs	r2, #0
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	69b8      	ldr	r0, [r7, #24]
 8001c48:	f7ff fed7 	bl	80019fa <put_fat>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <remove_chain+0x88>
 8001c56:	7ffb      	ldrb	r3, [r7, #31]
 8001c58:	e01c      	b.n	8001c94 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	691a      	ldr	r2, [r3, #16]
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	3b02      	subs	r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d20b      	bcs.n	8001c80 <remove_chain+0xae>
			fs->free_clst++;
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	1c5a      	adds	r2, r3, #1
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	791b      	ldrb	r3, [r3, #4]
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d3c6      	bcc.n	8001c1c <remove_chain+0x4a>
 8001c8e:	e000      	b.n	8001c92 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8001c90:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3720      	adds	r7, #32
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b088      	sub	sp, #32
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10d      	bne.n	8001cce <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d004      	beq.n	8001cc8 <create_chain+0x2c>
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d31b      	bcc.n	8001d00 <create_chain+0x64>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	e018      	b.n	8001d00 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8001cce:	6839      	ldr	r1, [r7, #0]
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff fdea 	bl	80018aa <get_fat>
 8001cd6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d801      	bhi.n	8001ce2 <create_chain+0x46>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e070      	b.n	8001dc4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce8:	d101      	bne.n	8001cee <create_chain+0x52>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	e06a      	b.n	8001dc4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d201      	bcs.n	8001cfc <create_chain+0x60>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	e063      	b.n	8001dc4 <create_chain+0x128>
		scl = clst;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	3301      	adds	r3, #1
 8001d08:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	69fa      	ldr	r2, [r7, #28]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d307      	bcc.n	8001d24 <create_chain+0x88>
				ncl = 2;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8001d18:	69fa      	ldr	r2, [r7, #28]
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d901      	bls.n	8001d24 <create_chain+0x88>
 8001d20:	2300      	movs	r3, #0
 8001d22:	e04f      	b.n	8001dc4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8001d24:	69f9      	ldr	r1, [r7, #28]
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff fdbf 	bl	80018aa <get_fat>
 8001d2c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00e      	beq.n	8001d52 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d003      	beq.n	8001d42 <create_chain+0xa6>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d101      	bne.n	8001d46 <create_chain+0xaa>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	e03e      	b.n	8001dc4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d1da      	bne.n	8001d04 <create_chain+0x68>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e038      	b.n	8001dc4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8001d52:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8001d54:	f04f 32ff 	mov.w	r2, #4294967295
 8001d58:	69f9      	ldr	r1, [r7, #28]
 8001d5a:	6938      	ldr	r0, [r7, #16]
 8001d5c:	f7ff fe4d 	bl	80019fa <put_fat>
 8001d60:	4603      	mov	r3, r0
 8001d62:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d109      	bne.n	8001d7e <create_chain+0xe2>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d006      	beq.n	8001d7e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	6839      	ldr	r1, [r7, #0]
 8001d74:	6938      	ldr	r0, [r7, #16]
 8001d76:	f7ff fe40 	bl	80019fa <put_fat>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8001d7e:	7dfb      	ldrb	r3, [r7, #23]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d116      	bne.n	8001db2 <create_chain+0x116>
		fs->last_clst = ncl;
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	3b02      	subs	r3, #2
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d804      	bhi.n	8001da2 <create_chain+0x106>
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	1e5a      	subs	r2, r3, #1
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	791b      	ldrb	r3, [r3, #4]
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	711a      	strb	r2, [r3, #4]
 8001db0:	e007      	b.n	8001dc2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8001db2:	7dfb      	ldrb	r3, [r7, #23]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d102      	bne.n	8001dbe <create_chain+0x122>
 8001db8:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbc:	e000      	b.n	8001dc0 <create_chain+0x124>
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8001dc2:	69fb      	ldr	r3, [r7, #28]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3720      	adds	r7, #32
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b087      	sub	sp, #28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	3304      	adds	r3, #4
 8001de2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	0a5b      	lsrs	r3, r3, #9
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	8952      	ldrh	r2, [r2, #10]
 8001dec:	fbb3 f3f2 	udiv	r3, r3, r2
 8001df0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1d1a      	adds	r2, r3, #4
 8001df6:	613a      	str	r2, [r7, #16]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <clmt_clust+0x3a>
 8001e02:	2300      	movs	r3, #0
 8001e04:	e010      	b.n	8001e28 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d307      	bcc.n	8001e1e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001e1c:	e7e9      	b.n	8001df2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8001e1e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	4413      	add	r3, r2
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	371c      	adds	r7, #28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001e4a:	d204      	bcs.n	8001e56 <dir_sdi+0x22>
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <dir_sdi+0x26>
		return FR_INT_ERR;
 8001e56:	2302      	movs	r3, #2
 8001e58:	e063      	b.n	8001f22 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d106      	bne.n	8001e7a <dir_sdi+0x46>
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d902      	bls.n	8001e7a <dir_sdi+0x46>
		clst = fs->dirbase;
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d10c      	bne.n	8001e9a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	8912      	ldrh	r2, [r2, #8]
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d301      	bcc.n	8001e90 <dir_sdi+0x5c>
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	e048      	b.n	8001f22 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	61da      	str	r2, [r3, #28]
 8001e98:	e029      	b.n	8001eee <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	895b      	ldrh	r3, [r3, #10]
 8001e9e:	025b      	lsls	r3, r3, #9
 8001ea0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001ea2:	e019      	b.n	8001ed8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6979      	ldr	r1, [r7, #20]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fcfe 	bl	80018aa <get_fat>
 8001eae:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb6:	d101      	bne.n	8001ebc <dir_sdi+0x88>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e032      	b.n	8001f22 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d904      	bls.n	8001ecc <dir_sdi+0x98>
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d301      	bcc.n	8001ed0 <dir_sdi+0x9c>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e028      	b.n	8001f22 <dir_sdi+0xee>
			ofs -= csz;
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d2e1      	bcs.n	8001ea4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8001ee0:	6979      	ldr	r1, [r7, #20]
 8001ee2:	6938      	ldr	r0, [r7, #16]
 8001ee4:	f7ff fcc2 	bl	800186c <clust2sect>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <dir_sdi+0xcc>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e010      	b.n	8001f22 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69da      	ldr	r2, [r3, #28]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	0a5b      	lsrs	r3, r3, #9
 8001f08:	441a      	add	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f1a:	441a      	add	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
 8001f32:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	3320      	adds	r3, #32
 8001f40:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <dir_next+0x28>
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f50:	d301      	bcc.n	8001f56 <dir_next+0x2c>
 8001f52:	2304      	movs	r3, #4
 8001f54:	e0aa      	b.n	80020ac <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f040 8098 	bne.w	8002092 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10b      	bne.n	8001f8c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	8912      	ldrh	r2, [r2, #8]
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	f0c0 8088 	bcc.w	8002092 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	61da      	str	r2, [r3, #28]
 8001f88:	2304      	movs	r3, #4
 8001f8a:	e08f      	b.n	80020ac <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	0a5b      	lsrs	r3, r3, #9
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	8952      	ldrh	r2, [r2, #10]
 8001f94:	3a01      	subs	r2, #1
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d17a      	bne.n	8002092 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	f7ff fc80 	bl	80018aa <get_fat>
 8001faa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d801      	bhi.n	8001fb6 <dir_next+0x8c>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e07a      	b.n	80020ac <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fbc:	d101      	bne.n	8001fc2 <dir_next+0x98>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e074      	b.n	80020ac <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d358      	bcc.n	800207e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d104      	bne.n	8001fdc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	61da      	str	r2, [r3, #28]
 8001fd8:	2304      	movs	r3, #4
 8001fda:	e067      	b.n	80020ac <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	f7ff fe59 	bl	8001c9c <create_chain>
 8001fea:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <dir_next+0xcc>
 8001ff2:	2307      	movs	r3, #7
 8001ff4:	e05a      	b.n	80020ac <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <dir_next+0xd6>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e055      	b.n	80020ac <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002006:	d101      	bne.n	800200c <dir_next+0xe2>
 8002008:	2301      	movs	r3, #1
 800200a:	e04f      	b.n	80020ac <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f7ff fb4d 	bl	80016ac <sync_window>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <dir_next+0xf2>
 8002018:	2301      	movs	r3, #1
 800201a:	e047      	b.n	80020ac <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	3330      	adds	r3, #48	; 0x30
 8002020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002024:	2100      	movs	r1, #0
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff f977 	bl	800131a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800202c:	2300      	movs	r3, #0
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	6979      	ldr	r1, [r7, #20]
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f7ff fc1a 	bl	800186c <clust2sect>
 8002038:	4602      	mov	r2, r0
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	62da      	str	r2, [r3, #44]	; 0x2c
 800203e:	e012      	b.n	8002066 <dir_next+0x13c>
						fs->wflag = 1;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2201      	movs	r2, #1
 8002044:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f7ff fb30 	bl	80016ac <sync_window>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <dir_next+0x12c>
 8002052:	2301      	movs	r3, #1
 8002054:	e02a      	b.n	80020ac <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	3301      	adds	r3, #1
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	62da      	str	r2, [r3, #44]	; 0x2c
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	895b      	ldrh	r3, [r3, #10]
 800206a:	461a      	mov	r2, r3
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4293      	cmp	r3, r2
 8002070:	d3e6      	bcc.n	8002040 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad2      	subs	r2, r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8002084:	6979      	ldr	r1, [r7, #20]
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f7ff fbf0 	bl	800186c <clust2sect>
 800208c:	4602      	mov	r2, r0
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020a4:	441a      	add	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3718      	adds	r7, #24
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80020c4:	2100      	movs	r1, #0
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff feb4 	bl	8001e34 <dir_sdi>
 80020cc:	4603      	mov	r3, r0
 80020ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d12b      	bne.n	800212e <dir_alloc+0x7a>
		n = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	4619      	mov	r1, r3
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f7ff fb27 	bl	8001734 <move_window>
 80020e6:	4603      	mov	r3, r0
 80020e8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d11d      	bne.n	800212c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2be5      	cmp	r3, #229	; 0xe5
 80020f8:	d004      	beq.n	8002104 <dir_alloc+0x50>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d107      	bne.n	8002114 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	3301      	adds	r3, #1
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	429a      	cmp	r2, r3
 8002110:	d102      	bne.n	8002118 <dir_alloc+0x64>
 8002112:	e00c      	b.n	800212e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002114:	2300      	movs	r3, #0
 8002116:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8002118:	2101      	movs	r1, #1
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ff05 	bl	8001f2a <dir_next>
 8002120:	4603      	mov	r3, r0
 8002122:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8002124:	7dfb      	ldrb	r3, [r7, #23]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0d7      	beq.n	80020da <dir_alloc+0x26>
 800212a:	e000      	b.n	800212e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800212c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800212e:	7dfb      	ldrb	r3, [r7, #23]
 8002130:	2b04      	cmp	r3, #4
 8002132:	d101      	bne.n	8002138 <dir_alloc+0x84>
 8002134:	2307      	movs	r3, #7
 8002136:	75fb      	strb	r3, [r7, #23]
	return res;
 8002138:	7dfb      	ldrb	r3, [r7, #23]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	331a      	adds	r3, #26
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff f83f 	bl	80011d4 <ld_word>
 8002156:	4603      	mov	r3, r0
 8002158:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b03      	cmp	r3, #3
 8002160:	d109      	bne.n	8002176 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	3314      	adds	r3, #20
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff f834 	bl	80011d4 <ld_word>
 800216c:	4603      	mov	r3, r0
 800216e:	041b      	lsls	r3, r3, #16
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	4313      	orrs	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8002176:	68fb      	ldr	r3, [r7, #12]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	331a      	adds	r3, #26
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	b292      	uxth	r2, r2
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff f857 	bl	800124a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d109      	bne.n	80021b8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f103 0214 	add.w	r2, r3, #20
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	0c1b      	lsrs	r3, r3, #16
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	4619      	mov	r1, r3
 80021b2:	4610      	mov	r0, r2
 80021b4:	f7ff f849 	bl	800124a <st_word>
	}
}
 80021b8:	bf00      	nop
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80021ce:	2100      	movs	r1, #0
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff fe2f 	bl	8001e34 <dir_sdi>
 80021d6:	4603      	mov	r3, r0
 80021d8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80021da:	7dfb      	ldrb	r3, [r7, #23]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <dir_find+0x24>
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	e03e      	b.n	8002262 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	4619      	mov	r1, r3
 80021ea:	6938      	ldr	r0, [r7, #16]
 80021ec:	f7ff faa2 	bl	8001734 <move_window>
 80021f0:	4603      	mov	r3, r0
 80021f2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d12f      	bne.n	800225a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a1b      	ldr	r3, [r3, #32]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <dir_find+0x4e>
 8002208:	2304      	movs	r3, #4
 800220a:	75fb      	strb	r3, [r7, #23]
 800220c:	e028      	b.n	8002260 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	330b      	adds	r3, #11
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800221a:	b2da      	uxtb	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	330b      	adds	r3, #11
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10a      	bne.n	8002246 <dir_find+0x86>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a18      	ldr	r0, [r3, #32]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3324      	adds	r3, #36	; 0x24
 8002238:	220b      	movs	r2, #11
 800223a:	4619      	mov	r1, r3
 800223c:	f7ff f888 	bl	8001350 <mem_cmp>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8002246:	2100      	movs	r1, #0
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff fe6e 	bl	8001f2a <dir_next>
 800224e:	4603      	mov	r3, r0
 8002250:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8002252:	7dfb      	ldrb	r3, [r7, #23]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0c5      	beq.n	80021e4 <dir_find+0x24>
 8002258:	e002      	b.n	8002260 <dir_find+0xa0>
		if (res != FR_OK) break;
 800225a:	bf00      	nop
 800225c:	e000      	b.n	8002260 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800225e:	bf00      	nop

	return res;
 8002260:	7dfb      	ldrb	r3, [r7, #23]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8002278:	2101      	movs	r1, #1
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff ff1a 	bl	80020b4 <dir_alloc>
 8002280:	4603      	mov	r3, r0
 8002282:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8002284:	7bfb      	ldrb	r3, [r7, #15]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d11c      	bne.n	80022c4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	4619      	mov	r1, r3
 8002290:	68b8      	ldr	r0, [r7, #8]
 8002292:	f7ff fa4f 	bl	8001734 <move_window>
 8002296:	4603      	mov	r3, r0
 8002298:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d111      	bne.n	80022c4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	2220      	movs	r2, #32
 80022a6:	2100      	movs	r1, #0
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff f836 	bl	800131a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a18      	ldr	r0, [r3, #32]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3324      	adds	r3, #36	; 0x24
 80022b6:	220b      	movs	r2, #11
 80022b8:	4619      	mov	r1, r3
 80022ba:	f7ff f80d 	bl	80012d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2201      	movs	r2, #1
 80022c2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3324      	adds	r3, #36	; 0x24
 80022e4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80022e6:	220b      	movs	r2, #11
 80022e8:	2120      	movs	r1, #32
 80022ea:	68b8      	ldr	r0, [r7, #8]
 80022ec:	f7ff f815 	bl	800131a <mem_set>
	si = i = 0; ni = 8;
 80022f0:	2300      	movs	r3, #0
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	61fb      	str	r3, [r7, #28]
 80022f8:	2308      	movs	r3, #8
 80022fa:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	61fa      	str	r2, [r7, #28]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	4413      	add	r3, r2
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800230a:	7efb      	ldrb	r3, [r7, #27]
 800230c:	2b20      	cmp	r3, #32
 800230e:	d94e      	bls.n	80023ae <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002310:	7efb      	ldrb	r3, [r7, #27]
 8002312:	2b2f      	cmp	r3, #47	; 0x2f
 8002314:	d006      	beq.n	8002324 <create_name+0x54>
 8002316:	7efb      	ldrb	r3, [r7, #27]
 8002318:	2b5c      	cmp	r3, #92	; 0x5c
 800231a:	d110      	bne.n	800233e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800231c:	e002      	b.n	8002324 <create_name+0x54>
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	3301      	adds	r3, #1
 8002322:	61fb      	str	r3, [r7, #28]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	4413      	add	r3, r2
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b2f      	cmp	r3, #47	; 0x2f
 800232e:	d0f6      	beq.n	800231e <create_name+0x4e>
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	4413      	add	r3, r2
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b5c      	cmp	r3, #92	; 0x5c
 800233a:	d0f0      	beq.n	800231e <create_name+0x4e>
			break;
 800233c:	e038      	b.n	80023b0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800233e:	7efb      	ldrb	r3, [r7, #27]
 8002340:	2b2e      	cmp	r3, #46	; 0x2e
 8002342:	d003      	beq.n	800234c <create_name+0x7c>
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	429a      	cmp	r2, r3
 800234a:	d30c      	bcc.n	8002366 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2b0b      	cmp	r3, #11
 8002350:	d002      	beq.n	8002358 <create_name+0x88>
 8002352:	7efb      	ldrb	r3, [r7, #27]
 8002354:	2b2e      	cmp	r3, #46	; 0x2e
 8002356:	d001      	beq.n	800235c <create_name+0x8c>
 8002358:	2306      	movs	r3, #6
 800235a:	e044      	b.n	80023e6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800235c:	2308      	movs	r3, #8
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	230b      	movs	r3, #11
 8002362:	617b      	str	r3, [r7, #20]
			continue;
 8002364:	e022      	b.n	80023ac <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8002366:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800236a:	2b00      	cmp	r3, #0
 800236c:	da04      	bge.n	8002378 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800236e:	7efb      	ldrb	r3, [r7, #27]
 8002370:	3b80      	subs	r3, #128	; 0x80
 8002372:	4a1f      	ldr	r2, [pc, #124]	; (80023f0 <create_name+0x120>)
 8002374:	5cd3      	ldrb	r3, [r2, r3]
 8002376:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002378:	7efb      	ldrb	r3, [r7, #27]
 800237a:	4619      	mov	r1, r3
 800237c:	481d      	ldr	r0, [pc, #116]	; (80023f4 <create_name+0x124>)
 800237e:	f7ff f80e 	bl	800139e <chk_chr>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <create_name+0xbc>
 8002388:	2306      	movs	r3, #6
 800238a:	e02c      	b.n	80023e6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800238c:	7efb      	ldrb	r3, [r7, #27]
 800238e:	2b60      	cmp	r3, #96	; 0x60
 8002390:	d905      	bls.n	800239e <create_name+0xce>
 8002392:	7efb      	ldrb	r3, [r7, #27]
 8002394:	2b7a      	cmp	r3, #122	; 0x7a
 8002396:	d802      	bhi.n	800239e <create_name+0xce>
 8002398:	7efb      	ldrb	r3, [r7, #27]
 800239a:	3b20      	subs	r3, #32
 800239c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1c5a      	adds	r2, r3, #1
 80023a2:	613a      	str	r2, [r7, #16]
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	4413      	add	r3, r2
 80023a8:	7efa      	ldrb	r2, [r7, #27]
 80023aa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80023ac:	e7a6      	b.n	80022fc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80023ae:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	441a      	add	r2, r3
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <create_name+0xf4>
 80023c0:	2306      	movs	r3, #6
 80023c2:	e010      	b.n	80023e6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2be5      	cmp	r3, #229	; 0xe5
 80023ca:	d102      	bne.n	80023d2 <create_name+0x102>
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2205      	movs	r2, #5
 80023d0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80023d2:	7efb      	ldrb	r3, [r7, #27]
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d801      	bhi.n	80023dc <create_name+0x10c>
 80023d8:	2204      	movs	r2, #4
 80023da:	e000      	b.n	80023de <create_name+0x10e>
 80023dc:	2200      	movs	r2, #0
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	330b      	adds	r3, #11
 80023e2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80023e4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3720      	adds	r7, #32
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	08011534 	.word	0x08011534
 80023f4:	080111bc 	.word	0x080111bc

080023f8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800240c:	e002      	b.n	8002414 <follow_path+0x1c>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	3301      	adds	r3, #1
 8002412:	603b      	str	r3, [r7, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b2f      	cmp	r3, #47	; 0x2f
 800241a:	d0f8      	beq.n	800240e <follow_path+0x16>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b5c      	cmp	r3, #92	; 0x5c
 8002422:	d0f4      	beq.n	800240e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b1f      	cmp	r3, #31
 8002430:	d80a      	bhi.n	8002448 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2280      	movs	r2, #128	; 0x80
 8002436:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800243a:	2100      	movs	r1, #0
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff fcf9 	bl	8001e34 <dir_sdi>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]
 8002446:	e043      	b.n	80024d0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002448:	463b      	mov	r3, r7
 800244a:	4619      	mov	r1, r3
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f7ff ff3f 	bl	80022d0 <create_name>
 8002452:	4603      	mov	r3, r0
 8002454:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002456:	7dfb      	ldrb	r3, [r7, #23]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d134      	bne.n	80024c6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff feaf 	bl	80021c0 <dir_find>
 8002462:	4603      	mov	r3, r0
 8002464:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800246c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800246e:	7dfb      	ldrb	r3, [r7, #23]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002474:	7dfb      	ldrb	r3, [r7, #23]
 8002476:	2b04      	cmp	r3, #4
 8002478:	d127      	bne.n	80024ca <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800247a:	7afb      	ldrb	r3, [r7, #11]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d122      	bne.n	80024ca <follow_path+0xd2>
 8002484:	2305      	movs	r3, #5
 8002486:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8002488:	e01f      	b.n	80024ca <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800248a:	7afb      	ldrb	r3, [r7, #11]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	d11c      	bne.n	80024ce <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	799b      	ldrb	r3, [r3, #6]
 8002498:	f003 0310 	and.w	r3, r3, #16
 800249c:	2b00      	cmp	r3, #0
 800249e:	d102      	bne.n	80024a6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80024a0:	2305      	movs	r3, #5
 80024a2:	75fb      	strb	r3, [r7, #23]
 80024a4:	e014      	b.n	80024d0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024b4:	4413      	add	r3, r2
 80024b6:	4619      	mov	r1, r3
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f7ff fe42 	bl	8002142 <ld_clust>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80024c4:	e7c0      	b.n	8002448 <follow_path+0x50>
			if (res != FR_OK) break;
 80024c6:	bf00      	nop
 80024c8:	e002      	b.n	80024d0 <follow_path+0xd8>
				break;
 80024ca:	bf00      	nop
 80024cc:	e000      	b.n	80024d0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80024ce:	bf00      	nop
			}
		}
	}

	return res;
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80024da:	b480      	push	{r7}
 80024dc:	b087      	sub	sp, #28
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d031      	beq.n	8002554 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e002      	b.n	80024fe <get_ldnumber+0x24>
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	3301      	adds	r3, #1
 80024fc:	617b      	str	r3, [r7, #20]
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b20      	cmp	r3, #32
 8002504:	d903      	bls.n	800250e <get_ldnumber+0x34>
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b3a      	cmp	r3, #58	; 0x3a
 800250c:	d1f4      	bne.n	80024f8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b3a      	cmp	r3, #58	; 0x3a
 8002514:	d11c      	bne.n	8002550 <get_ldnumber+0x76>
			tp = *path;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	60fa      	str	r2, [r7, #12]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	3b30      	subs	r3, #48	; 0x30
 8002526:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b09      	cmp	r3, #9
 800252c:	d80e      	bhi.n	800254c <get_ldnumber+0x72>
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	429a      	cmp	r2, r3
 8002534:	d10a      	bne.n	800254c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <get_ldnumber+0x72>
					vol = (int)i;
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	3301      	adds	r3, #1
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	e002      	b.n	8002556 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002550:	2300      	movs	r3, #0
 8002552:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002554:	693b      	ldr	r3, [r7, #16]
}
 8002556:	4618      	mov	r0, r3
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
	...

08002564 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	70da      	strb	r2, [r3, #3]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f04f 32ff 	mov.w	r2, #4294967295
 800257a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800257c:	6839      	ldr	r1, [r7, #0]
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff f8d8 	bl	8001734 <move_window>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <check_fs+0x2a>
 800258a:	2304      	movs	r3, #4
 800258c:	e038      	b.n	8002600 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3330      	adds	r3, #48	; 0x30
 8002592:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe fe1c 	bl	80011d4 <ld_word>
 800259c:	4603      	mov	r3, r0
 800259e:	461a      	mov	r2, r3
 80025a0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <check_fs+0x48>
 80025a8:	2303      	movs	r3, #3
 80025aa:	e029      	b.n	8002600 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025b2:	2be9      	cmp	r3, #233	; 0xe9
 80025b4:	d009      	beq.n	80025ca <check_fs+0x66>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025bc:	2beb      	cmp	r3, #235	; 0xeb
 80025be:	d11e      	bne.n	80025fe <check_fs+0x9a>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80025c6:	2b90      	cmp	r3, #144	; 0x90
 80025c8:	d119      	bne.n	80025fe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3330      	adds	r3, #48	; 0x30
 80025ce:	3336      	adds	r3, #54	; 0x36
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fe17 	bl	8001204 <ld_dword>
 80025d6:	4603      	mov	r3, r0
 80025d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80025dc:	4a0a      	ldr	r2, [pc, #40]	; (8002608 <check_fs+0xa4>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <check_fs+0x82>
 80025e2:	2300      	movs	r3, #0
 80025e4:	e00c      	b.n	8002600 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3330      	adds	r3, #48	; 0x30
 80025ea:	3352      	adds	r3, #82	; 0x52
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fe09 	bl	8001204 <ld_dword>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4a05      	ldr	r2, [pc, #20]	; (800260c <check_fs+0xa8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d101      	bne.n	80025fe <check_fs+0x9a>
 80025fa:	2300      	movs	r3, #0
 80025fc:	e000      	b.n	8002600 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80025fe:	2302      	movs	r3, #2
}
 8002600:	4618      	mov	r0, r3
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	00544146 	.word	0x00544146
 800260c:	33544146 	.word	0x33544146

08002610 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b096      	sub	sp, #88	; 0x58
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	4613      	mov	r3, r2
 800261c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7ff ff58 	bl	80024da <get_ldnumber>
 800262a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800262c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800262e:	2b00      	cmp	r3, #0
 8002630:	da01      	bge.n	8002636 <find_volume+0x26>
 8002632:	230b      	movs	r3, #11
 8002634:	e22d      	b.n	8002a92 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002636:	4aa1      	ldr	r2, [pc, #644]	; (80028bc <find_volume+0x2ac>)
 8002638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800263a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <find_volume+0x3a>
 8002646:	230c      	movs	r3, #12
 8002648:	e223      	b.n	8002a92 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800264e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	f023 0301 	bic.w	r3, r3, #1
 8002656:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d01a      	beq.n	8002696 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8002660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002662:	785b      	ldrb	r3, [r3, #1]
 8002664:	4618      	mov	r0, r3
 8002666:	f7fe fcf3 	bl	8001050 <disk_status>
 800266a:	4603      	mov	r3, r0
 800266c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002670:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10c      	bne.n	8002696 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d007      	beq.n	8002692 <find_volume+0x82>
 8002682:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800268e:	230a      	movs	r3, #10
 8002690:	e1ff      	b.n	8002a92 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8002692:	2300      	movs	r3, #0
 8002694:	e1fd      	b.n	8002a92 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800269c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80026a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a6:	785b      	ldrb	r3, [r3, #1]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fe fceb 	bl	8001084 <disk_initialize>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80026b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80026c0:	2303      	movs	r3, #3
 80026c2:	e1e6      	b.n	8002a92 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <find_volume+0xca>
 80026ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80026d6:	230a      	movs	r3, #10
 80026d8:	e1db      	b.n	8002a92 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80026de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80026e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80026e2:	f7ff ff3f 	bl	8002564 <check_fs>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80026ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d149      	bne.n	8002788 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80026f4:	2300      	movs	r3, #0
 80026f6:	643b      	str	r3, [r7, #64]	; 0x40
 80026f8:	e01e      	b.n	8002738 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80026fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002708:	4413      	add	r3, r2
 800270a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800270c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270e:	3304      	adds	r3, #4
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d006      	beq.n	8002724 <find_volume+0x114>
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	3308      	adds	r3, #8
 800271a:	4618      	mov	r0, r3
 800271c:	f7fe fd72 	bl	8001204 <ld_dword>
 8002720:	4602      	mov	r2, r0
 8002722:	e000      	b.n	8002726 <find_volume+0x116>
 8002724:	2200      	movs	r2, #0
 8002726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	3358      	adds	r3, #88	; 0x58
 800272c:	443b      	add	r3, r7
 800272e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002734:	3301      	adds	r3, #1
 8002736:	643b      	str	r3, [r7, #64]	; 0x40
 8002738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800273a:	2b03      	cmp	r3, #3
 800273c:	d9dd      	bls.n	80026fa <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800273e:	2300      	movs	r3, #0
 8002740:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8002742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002744:	2b00      	cmp	r3, #0
 8002746:	d002      	beq.n	800274e <find_volume+0x13e>
 8002748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800274a:	3b01      	subs	r3, #1
 800274c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800274e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	3358      	adds	r3, #88	; 0x58
 8002754:	443b      	add	r3, r7
 8002756:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800275a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800275c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800275e:	2b00      	cmp	r3, #0
 8002760:	d005      	beq.n	800276e <find_volume+0x15e>
 8002762:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002764:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002766:	f7ff fefd 	bl	8002564 <check_fs>
 800276a:	4603      	mov	r3, r0
 800276c:	e000      	b.n	8002770 <find_volume+0x160>
 800276e:	2303      	movs	r3, #3
 8002770:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002774:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002778:	2b01      	cmp	r3, #1
 800277a:	d905      	bls.n	8002788 <find_volume+0x178>
 800277c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800277e:	3301      	adds	r3, #1
 8002780:	643b      	str	r3, [r7, #64]	; 0x40
 8002782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002784:	2b03      	cmp	r3, #3
 8002786:	d9e2      	bls.n	800274e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002788:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800278c:	2b04      	cmp	r3, #4
 800278e:	d101      	bne.n	8002794 <find_volume+0x184>
 8002790:	2301      	movs	r3, #1
 8002792:	e17e      	b.n	8002a92 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002794:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002798:	2b01      	cmp	r3, #1
 800279a:	d901      	bls.n	80027a0 <find_volume+0x190>
 800279c:	230d      	movs	r3, #13
 800279e:	e178      	b.n	8002a92 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80027a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a2:	3330      	adds	r3, #48	; 0x30
 80027a4:	330b      	adds	r3, #11
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe fd14 	bl	80011d4 <ld_word>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027b2:	d001      	beq.n	80027b8 <find_volume+0x1a8>
 80027b4:	230d      	movs	r3, #13
 80027b6:	e16c      	b.n	8002a92 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80027b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ba:	3330      	adds	r3, #48	; 0x30
 80027bc:	3316      	adds	r3, #22
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fd08 	bl	80011d4 <ld_word>
 80027c4:	4603      	mov	r3, r0
 80027c6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80027c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <find_volume+0x1cc>
 80027ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027d0:	3330      	adds	r3, #48	; 0x30
 80027d2:	3324      	adds	r3, #36	; 0x24
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fe fd15 	bl	8001204 <ld_dword>
 80027da:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80027dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80027e0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80027e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80027e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80027ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ee:	789b      	ldrb	r3, [r3, #2]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d005      	beq.n	8002800 <find_volume+0x1f0>
 80027f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f6:	789b      	ldrb	r3, [r3, #2]
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d001      	beq.n	8002800 <find_volume+0x1f0>
 80027fc:	230d      	movs	r3, #13
 80027fe:	e148      	b.n	8002a92 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002802:	789b      	ldrb	r3, [r3, #2]
 8002804:	461a      	mov	r2, r3
 8002806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002808:	fb02 f303 	mul.w	r3, r2, r3
 800280c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800280e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002814:	b29a      	uxth	r2, r3
 8002816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002818:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800281a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800281c:	895b      	ldrh	r3, [r3, #10]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d008      	beq.n	8002834 <find_volume+0x224>
 8002822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002824:	895b      	ldrh	r3, [r3, #10]
 8002826:	461a      	mov	r2, r3
 8002828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800282a:	895b      	ldrh	r3, [r3, #10]
 800282c:	3b01      	subs	r3, #1
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <find_volume+0x228>
 8002834:	230d      	movs	r3, #13
 8002836:	e12c      	b.n	8002a92 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800283a:	3330      	adds	r3, #48	; 0x30
 800283c:	3311      	adds	r3, #17
 800283e:	4618      	mov	r0, r3
 8002840:	f7fe fcc8 	bl	80011d4 <ld_word>
 8002844:	4603      	mov	r3, r0
 8002846:	461a      	mov	r2, r3
 8002848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800284a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800284c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800284e:	891b      	ldrh	r3, [r3, #8]
 8002850:	f003 030f 	and.w	r3, r3, #15
 8002854:	b29b      	uxth	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <find_volume+0x24e>
 800285a:	230d      	movs	r3, #13
 800285c:	e119      	b.n	8002a92 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800285e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002860:	3330      	adds	r3, #48	; 0x30
 8002862:	3313      	adds	r3, #19
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fcb5 	bl	80011d4 <ld_word>
 800286a:	4603      	mov	r3, r0
 800286c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800286e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002870:	2b00      	cmp	r3, #0
 8002872:	d106      	bne.n	8002882 <find_volume+0x272>
 8002874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002876:	3330      	adds	r3, #48	; 0x30
 8002878:	3320      	adds	r3, #32
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe fcc2 	bl	8001204 <ld_dword>
 8002880:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002884:	3330      	adds	r3, #48	; 0x30
 8002886:	330e      	adds	r3, #14
 8002888:	4618      	mov	r0, r3
 800288a:	f7fe fca3 	bl	80011d4 <ld_word>
 800288e:	4603      	mov	r3, r0
 8002890:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002892:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <find_volume+0x28c>
 8002898:	230d      	movs	r3, #13
 800289a:	e0fa      	b.n	8002a92 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800289c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800289e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028a0:	4413      	add	r3, r2
 80028a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028a4:	8912      	ldrh	r2, [r2, #8]
 80028a6:	0912      	lsrs	r2, r2, #4
 80028a8:	b292      	uxth	r2, r2
 80028aa:	4413      	add	r3, r2
 80028ac:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80028ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d204      	bcs.n	80028c0 <find_volume+0x2b0>
 80028b6:	230d      	movs	r3, #13
 80028b8:	e0eb      	b.n	8002a92 <find_volume+0x482>
 80028ba:	bf00      	nop
 80028bc:	20000684 	.word	0x20000684
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80028c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028c8:	8952      	ldrh	r2, [r2, #10]
 80028ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <find_volume+0x2ca>
 80028d6:	230d      	movs	r3, #13
 80028d8:	e0db      	b.n	8002a92 <find_volume+0x482>
		fmt = FS_FAT32;
 80028da:	2303      	movs	r3, #3
 80028dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d802      	bhi.n	80028f0 <find_volume+0x2e0>
 80028ea:	2302      	movs	r3, #2
 80028ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	f640 72f5 	movw	r2, #4085	; 0xff5
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d802      	bhi.n	8002900 <find_volume+0x2f0>
 80028fa:	2301      	movs	r3, #1
 80028fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002902:	1c9a      	adds	r2, r3, #2
 8002904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002906:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8002908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800290a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800290c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800290e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002912:	441a      	add	r2, r3
 8002914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002916:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8002918:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800291a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291c:	441a      	add	r2, r3
 800291e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002920:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8002922:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002926:	2b03      	cmp	r3, #3
 8002928:	d11e      	bne.n	8002968 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800292a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800292c:	3330      	adds	r3, #48	; 0x30
 800292e:	332a      	adds	r3, #42	; 0x2a
 8002930:	4618      	mov	r0, r3
 8002932:	f7fe fc4f 	bl	80011d4 <ld_word>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <find_volume+0x330>
 800293c:	230d      	movs	r3, #13
 800293e:	e0a8      	b.n	8002a92 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002942:	891b      	ldrh	r3, [r3, #8]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <find_volume+0x33c>
 8002948:	230d      	movs	r3, #13
 800294a:	e0a2      	b.n	8002a92 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800294c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294e:	3330      	adds	r3, #48	; 0x30
 8002950:	332c      	adds	r3, #44	; 0x2c
 8002952:	4618      	mov	r0, r3
 8002954:	f7fe fc56 	bl	8001204 <ld_dword>
 8002958:	4602      	mov	r2, r0
 800295a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800295e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	647b      	str	r3, [r7, #68]	; 0x44
 8002966:	e01f      	b.n	80029a8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8002968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800296a:	891b      	ldrh	r3, [r3, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <find_volume+0x364>
 8002970:	230d      	movs	r3, #13
 8002972:	e08e      	b.n	8002a92 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002976:	6a1a      	ldr	r2, [r3, #32]
 8002978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800297a:	441a      	add	r2, r3
 800297c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002980:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002984:	2b02      	cmp	r3, #2
 8002986:	d103      	bne.n	8002990 <find_volume+0x380>
 8002988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	e00a      	b.n	80029a6 <find_volume+0x396>
 8002990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002992:	695a      	ldr	r2, [r3, #20]
 8002994:	4613      	mov	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4413      	add	r3, r2
 800299a:	085a      	lsrs	r2, r3, #1
 800299c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80029a6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80029a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029aa:	699a      	ldr	r2, [r3, #24]
 80029ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029ae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80029b2:	0a5b      	lsrs	r3, r3, #9
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d201      	bcs.n	80029bc <find_volume+0x3ac>
 80029b8:	230d      	movs	r3, #13
 80029ba:	e06a      	b.n	8002a92 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80029bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029be:	f04f 32ff 	mov.w	r2, #4294967295
 80029c2:	611a      	str	r2, [r3, #16]
 80029c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ca:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80029cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ce:	2280      	movs	r2, #128	; 0x80
 80029d0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80029d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d149      	bne.n	8002a6e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80029da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029dc:	3330      	adds	r3, #48	; 0x30
 80029de:	3330      	adds	r3, #48	; 0x30
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe fbf7 	bl	80011d4 <ld_word>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d140      	bne.n	8002a6e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80029ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029ee:	3301      	adds	r3, #1
 80029f0:	4619      	mov	r1, r3
 80029f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80029f4:	f7fe fe9e 	bl	8001734 <move_window>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d137      	bne.n	8002a6e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80029fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a00:	2200      	movs	r2, #0
 8002a02:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a06:	3330      	adds	r3, #48	; 0x30
 8002a08:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7fe fbe1 	bl	80011d4 <ld_word>
 8002a12:	4603      	mov	r3, r0
 8002a14:	461a      	mov	r2, r3
 8002a16:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d127      	bne.n	8002a6e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8002a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a20:	3330      	adds	r3, #48	; 0x30
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fbee 	bl	8001204 <ld_dword>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4a1c      	ldr	r2, [pc, #112]	; (8002a9c <find_volume+0x48c>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d11e      	bne.n	8002a6e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8002a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a32:	3330      	adds	r3, #48	; 0x30
 8002a34:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fe fbe3 	bl	8001204 <ld_dword>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4a17      	ldr	r2, [pc, #92]	; (8002aa0 <find_volume+0x490>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d113      	bne.n	8002a6e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8002a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a48:	3330      	adds	r3, #48	; 0x30
 8002a4a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe fbd8 	bl	8001204 <ld_dword>
 8002a54:	4602      	mov	r2, r0
 8002a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a58:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8002a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a5c:	3330      	adds	r3, #48	; 0x30
 8002a5e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe fbce 	bl	8001204 <ld_dword>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a6c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8002a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a70:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002a74:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8002a76:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <find_volume+0x494>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <find_volume+0x494>)
 8002a80:	801a      	strh	r2, [r3, #0]
 8002a82:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <find_volume+0x494>)
 8002a84:	881a      	ldrh	r2, [r3, #0]
 8002a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a88:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8002a8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a8c:	f7fe fdea 	bl	8001664 <clear_lock>
#endif
	return FR_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3758      	adds	r7, #88	; 0x58
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	41615252 	.word	0x41615252
 8002aa0:	61417272 	.word	0x61417272
 8002aa4:	20000688 	.word	0x20000688

08002aa8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8002ab2:	2309      	movs	r3, #9
 8002ab4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01c      	beq.n	8002af6 <validate+0x4e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d018      	beq.n	8002af6 <validate+0x4e>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d013      	beq.n	8002af6 <validate+0x4e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	889a      	ldrh	r2, [r3, #4]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	88db      	ldrh	r3, [r3, #6]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d10c      	bne.n	8002af6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	785b      	ldrb	r3, [r3, #1]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fab4 	bl	8001050 <disk_status>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <validate+0x4e>
			res = FR_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d102      	bne.n	8002b02 <validate+0x5a>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	e000      	b.n	8002b04 <validate+0x5c>
 8002b02:	2300      	movs	r3, #0
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	6013      	str	r3, [r2, #0]
	return res;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8002b26:	f107 0310 	add.w	r3, r7, #16
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fcd5 	bl	80024da <get_ldnumber>
 8002b30:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	da01      	bge.n	8002b3c <f_mount+0x28>
 8002b38:	230b      	movs	r3, #11
 8002b3a:	e02b      	b.n	8002b94 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002b3c:	4a17      	ldr	r2, [pc, #92]	; (8002b9c <f_mount+0x88>)
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b44:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8002b4c:	69b8      	ldr	r0, [r7, #24]
 8002b4e:	f7fe fd89 	bl	8001664 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	2200      	movs	r2, #0
 8002b56:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d002      	beq.n	8002b64 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8002b64:	68fa      	ldr	r2, [r7, #12]
 8002b66:	490d      	ldr	r1, [pc, #52]	; (8002b9c <f_mount+0x88>)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <f_mount+0x66>
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d001      	beq.n	8002b7e <f_mount+0x6a>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e00a      	b.n	8002b94 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8002b7e:	f107 010c 	add.w	r1, r7, #12
 8002b82:	f107 0308 	add.w	r3, r7, #8
 8002b86:	2200      	movs	r2, #0
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff fd41 	bl	8002610 <find_volume>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8002b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3720      	adds	r7, #32
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000684 	.word	0x20000684

08002ba0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b098      	sub	sp, #96	; 0x60
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	4613      	mov	r3, r2
 8002bac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <f_open+0x18>
 8002bb4:	2309      	movs	r3, #9
 8002bb6:	e1ac      	b.n	8002f12 <f_open+0x372>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bbe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8002bc0:	79fa      	ldrb	r2, [r7, #7]
 8002bc2:	f107 0110 	add.w	r1, r7, #16
 8002bc6:	f107 0308 	add.w	r3, r7, #8
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fd20 	bl	8002610 <find_volume>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8002bd6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 8190 	bne.w	8002f00 <f_open+0x360>
		dj.obj.fs = fs;
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	f107 0314 	add.w	r3, r7, #20
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fc03 	bl	80023f8 <follow_path>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8002bf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d11a      	bne.n	8002c36 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8002c00:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002c04:	b25b      	sxtb	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	da03      	bge.n	8002c12 <f_open+0x72>
				res = FR_INVALID_NAME;
 8002c0a:	2306      	movs	r3, #6
 8002c0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c10:	e011      	b.n	8002c36 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	f023 0301 	bic.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bf14      	ite	ne
 8002c1c:	2301      	movne	r3, #1
 8002c1e:	2300      	moveq	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	461a      	mov	r2, r3
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	4611      	mov	r1, r2
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe fbd2 	bl	80013d4 <chk_lock>
 8002c30:	4603      	mov	r3, r0
 8002c32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	f003 031c 	and.w	r3, r3, #28
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d07e      	beq.n	8002d3e <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8002c40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d017      	beq.n	8002c78 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8002c48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d10e      	bne.n	8002c6e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8002c50:	f7fe fc1c 	bl	800148c <enq_lock>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d006      	beq.n	8002c68 <f_open+0xc8>
 8002c5a:	f107 0314 	add.w	r3, r7, #20
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fb03 	bl	800226a <dir_register>
 8002c64:	4603      	mov	r3, r0
 8002c66:	e000      	b.n	8002c6a <f_open+0xca>
 8002c68:	2312      	movs	r3, #18
 8002c6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	f043 0308 	orr.w	r3, r3, #8
 8002c74:	71fb      	strb	r3, [r7, #7]
 8002c76:	e010      	b.n	8002c9a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8002c78:	7ebb      	ldrb	r3, [r7, #26]
 8002c7a:	f003 0311 	and.w	r3, r3, #17
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <f_open+0xea>
					res = FR_DENIED;
 8002c82:	2307      	movs	r3, #7
 8002c84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c88:	e007      	b.n	8002c9a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <f_open+0xfa>
 8002c94:	2308      	movs	r3, #8
 8002c96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8002c9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d167      	bne.n	8002d72 <f_open+0x1d2>
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d062      	beq.n	8002d72 <f_open+0x1d2>
				dw = GET_FATTIME();
 8002cac:	4b9b      	ldr	r3, [pc, #620]	; (8002f1c <f_open+0x37c>)
 8002cae:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8002cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb2:	330e      	adds	r3, #14
 8002cb4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fae2 	bl	8001280 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8002cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cbe:	3316      	adds	r3, #22
 8002cc0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fadc 	bl	8001280 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8002cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cca:	330b      	adds	r3, #11
 8002ccc:	2220      	movs	r2, #32
 8002cce:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fa33 	bl	8002142 <ld_clust>
 8002cdc:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fa4b 	bl	8002180 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8002cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cec:	331c      	adds	r3, #28
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe fac5 	bl	8001280 <st_dword>
					fs->wflag = 1;
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8002cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d037      	beq.n	8002d72 <f_open+0x1d2>
						dw = fs->winsect;
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d06:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe ff5e 	bl	8001bd2 <remove_chain>
 8002d16:	4603      	mov	r3, r0
 8002d18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8002d1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d126      	bne.n	8002d72 <f_open+0x1d2>
							res = move_window(fs, dw);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fe fd03 	bl	8001734 <move_window>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d38:	3a01      	subs	r2, #1
 8002d3a:	60da      	str	r2, [r3, #12]
 8002d3c:	e019      	b.n	8002d72 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8002d3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d115      	bne.n	8002d72 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8002d46:	7ebb      	ldrb	r3, [r7, #26]
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <f_open+0x1b8>
					res = FR_NO_FILE;
 8002d50:	2304      	movs	r3, #4
 8002d52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002d56:	e00c      	b.n	8002d72 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <f_open+0x1d2>
 8002d62:	7ebb      	ldrb	r3, [r7, #26]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <f_open+0x1d2>
						res = FR_DENIED;
 8002d6c:	2307      	movs	r3, #7
 8002d6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8002d72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d128      	bne.n	8002dcc <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d8a:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8002d94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	f023 0301 	bic.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf14      	ite	ne
 8002da4:	2301      	movne	r3, #1
 8002da6:	2300      	moveq	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	461a      	mov	r2, r3
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fe fb8c 	bl	80014d0 <inc_lock>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d102      	bne.n	8002dcc <f_open+0x22c>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8002dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f040 8095 	bne.w	8002f00 <f_open+0x360>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002dda:	4611      	mov	r1, r2
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff f9b0 	bl	8002142 <ld_clust>
 8002de2:	4602      	mov	r2, r0
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8002de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dea:	331c      	adds	r3, #28
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe fa09 	bl	8001204 <ld_dword>
 8002df2:	4602      	mov	r2, r0
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	88da      	ldrh	r2, [r3, #6]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	79fa      	ldrb	r2, [r7, #7]
 8002e10:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3330      	adds	r3, #48	; 0x30
 8002e28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fa73 	bl	800131a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d060      	beq.n	8002f00 <f_open+0x360>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d05c      	beq.n	8002f00 <f_open+0x360>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	68da      	ldr	r2, [r3, #12]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	895b      	ldrh	r3, [r3, #10]
 8002e52:	025b      	lsls	r3, r3, #9
 8002e54:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	657b      	str	r3, [r7, #84]	; 0x54
 8002e62:	e016      	b.n	8002e92 <f_open+0x2f2>
					clst = get_fat(&fp->obj, clst);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe fd1e 	bl	80018aa <get_fat>
 8002e6e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8002e70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d802      	bhi.n	8002e7c <f_open+0x2dc>
 8002e76:	2302      	movs	r3, #2
 8002e78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8002e7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e82:	d102      	bne.n	8002e8a <f_open+0x2ea>
 8002e84:	2301      	movs	r3, #1
 8002e86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002e8a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	657b      	str	r3, [r7, #84]	; 0x54
 8002e92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d103      	bne.n	8002ea2 <f_open+0x302>
 8002e9a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d8e0      	bhi.n	8002e64 <f_open+0x2c4>
				}
				fp->clust = clst;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ea6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8002ea8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d127      	bne.n	8002f00 <f_open+0x360>
 8002eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d022      	beq.n	8002f00 <f_open+0x360>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe fcd4 	bl	800186c <clust2sect>
 8002ec4:	6478      	str	r0, [r7, #68]	; 0x44
 8002ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d103      	bne.n	8002ed4 <f_open+0x334>
						res = FR_INT_ERR;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002ed2:	e015      	b.n	8002f00 <f_open+0x360>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8002ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ed6:	0a5a      	lsrs	r2, r3, #9
 8002ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eda:	441a      	add	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	7858      	ldrb	r0, [r3, #1]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6a1a      	ldr	r2, [r3, #32]
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f7fe f8ee 	bl	80010d0 <disk_read>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <f_open+0x360>
 8002efa:	2301      	movs	r3, #1
 8002efc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8002f00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <f_open+0x36e>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8002f0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3760      	adds	r7, #96	; 0x60
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	50640000 	.word	0x50640000

08002f20 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08e      	sub	sp, #56	; 0x38
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f107 0214 	add.w	r2, r7, #20
 8002f3e:	4611      	mov	r1, r2
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fdb1 	bl	8002aa8 <validate>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8002f4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d107      	bne.n	8002f64 <f_read+0x44>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	7d5b      	ldrb	r3, [r3, #21]
 8002f58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002f5c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <f_read+0x4a>
 8002f64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002f68:	e115      	b.n	8003196 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	7d1b      	ldrb	r3, [r3, #20]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <f_read+0x5a>
 8002f76:	2307      	movs	r3, #7
 8002f78:	e10d      	b.n	8003196 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	f240 80fe 	bls.w	800318c <f_read+0x26c>
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8002f94:	e0fa      	b.n	800318c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f040 80c6 	bne.w	8003130 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	0a5b      	lsrs	r3, r3, #9
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	8952      	ldrh	r2, [r2, #10]
 8002fae:	3a01      	subs	r2, #1
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d12f      	bne.n	800301a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d103      	bne.n	8002fca <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	633b      	str	r3, [r7, #48]	; 0x30
 8002fc8:	e013      	b.n	8002ff2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f7fe fef7 	bl	8001dcc <clmt_clust>
 8002fde:	6338      	str	r0, [r7, #48]	; 0x30
 8002fe0:	e007      	b.n	8002ff2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4610      	mov	r0, r2
 8002fec:	f7fe fc5d 	bl	80018aa <get_fat>
 8002ff0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8002ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d804      	bhi.n	8003002 <f_read+0xe2>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	755a      	strb	r2, [r3, #21]
 8002ffe:	2302      	movs	r3, #2
 8003000:	e0c9      	b.n	8003196 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003008:	d104      	bne.n	8003014 <f_read+0xf4>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2201      	movs	r2, #1
 800300e:	755a      	strb	r2, [r3, #21]
 8003010:	2301      	movs	r3, #1
 8003012:	e0c0      	b.n	8003196 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003018:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	4619      	mov	r1, r3
 8003022:	4610      	mov	r0, r2
 8003024:	f7fe fc22 	bl	800186c <clust2sect>
 8003028:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d104      	bne.n	800303a <f_read+0x11a>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2202      	movs	r2, #2
 8003034:	755a      	strb	r2, [r3, #21]
 8003036:	2302      	movs	r3, #2
 8003038:	e0ad      	b.n	8003196 <f_read+0x276>
			sect += csect;
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	4413      	add	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	0a5b      	lsrs	r3, r3, #9
 8003046:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304a:	2b00      	cmp	r3, #0
 800304c:	d039      	beq.n	80030c2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003052:	4413      	add	r3, r2
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	8952      	ldrh	r2, [r2, #10]
 8003058:	4293      	cmp	r3, r2
 800305a:	d905      	bls.n	8003068 <f_read+0x148>
					cc = fs->csize - csect;
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	895b      	ldrh	r3, [r3, #10]
 8003060:	461a      	mov	r2, r3
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	7858      	ldrb	r0, [r3, #1]
 800306c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003072:	f7fe f82d 	bl	80010d0 <disk_read>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d004      	beq.n	8003086 <f_read+0x166>
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2201      	movs	r2, #1
 8003080:	755a      	strb	r2, [r3, #21]
 8003082:	2301      	movs	r3, #1
 8003084:	e087      	b.n	8003196 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	7d1b      	ldrb	r3, [r3, #20]
 800308a:	b25b      	sxtb	r3, r3
 800308c:	2b00      	cmp	r3, #0
 800308e:	da14      	bge.n	80030ba <f_read+0x19a>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6a1a      	ldr	r2, [r3, #32]
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800309a:	429a      	cmp	r2, r3
 800309c:	d90d      	bls.n	80030ba <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a1a      	ldr	r2, [r3, #32]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	025b      	lsls	r3, r3, #9
 80030a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030aa:	18d0      	adds	r0, r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	3330      	adds	r3, #48	; 0x30
 80030b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030b4:	4619      	mov	r1, r3
 80030b6:	f7fe f90f 	bl	80012d8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80030ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030bc:	025b      	lsls	r3, r3, #9
 80030be:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80030c0:	e050      	b.n	8003164 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d02e      	beq.n	800312a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	7d1b      	ldrb	r3, [r3, #20]
 80030d0:	b25b      	sxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	da18      	bge.n	8003108 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	7858      	ldrb	r0, [r3, #1]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a1a      	ldr	r2, [r3, #32]
 80030e4:	2301      	movs	r3, #1
 80030e6:	f7fe f813 	bl	8001110 <disk_write>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d004      	beq.n	80030fa <f_read+0x1da>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2201      	movs	r2, #1
 80030f4:	755a      	strb	r2, [r3, #21]
 80030f6:	2301      	movs	r3, #1
 80030f8:	e04d      	b.n	8003196 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	7d1b      	ldrb	r3, [r3, #20]
 80030fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003102:	b2da      	uxtb	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	7858      	ldrb	r0, [r3, #1]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003112:	2301      	movs	r3, #1
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	f7fd ffdb 	bl	80010d0 <disk_read>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d004      	beq.n	800312a <f_read+0x20a>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2201      	movs	r2, #1
 8003124:	755a      	strb	r2, [r3, #21]
 8003126:	2301      	movs	r3, #1
 8003128:	e035      	b.n	8003196 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003138:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800313c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800313e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	429a      	cmp	r2, r3
 8003144:	d901      	bls.n	800314a <f_read+0x22a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003158:	4413      	add	r3, r2
 800315a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800315c:	4619      	mov	r1, r3
 800315e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003160:	f7fe f8ba 	bl	80012d8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003168:	4413      	add	r3, r2
 800316a:	627b      	str	r3, [r7, #36]	; 0x24
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	699a      	ldr	r2, [r3, #24]
 8003170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003172:	441a      	add	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	619a      	str	r2, [r3, #24]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317e:	441a      	add	r2, r3
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	f47f af01 	bne.w	8002f96 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3738      	adds	r7, #56	; 0x38
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b08c      	sub	sp, #48	; 0x30
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	60f8      	str	r0, [r7, #12]
 80031a6:	60b9      	str	r1, [r7, #8]
 80031a8:	607a      	str	r2, [r7, #4]
 80031aa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f107 0210 	add.w	r2, r7, #16
 80031bc:	4611      	mov	r1, r2
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff fc72 	bl	8002aa8 <validate>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80031ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d107      	bne.n	80031e2 <f_write+0x44>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	7d5b      	ldrb	r3, [r3, #21]
 80031d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80031da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <f_write+0x4a>
 80031e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80031e6:	e14b      	b.n	8003480 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	7d1b      	ldrb	r3, [r3, #20]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <f_write+0x5a>
 80031f4:	2307      	movs	r3, #7
 80031f6:	e143      	b.n	8003480 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	699a      	ldr	r2, [r3, #24]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	441a      	add	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	429a      	cmp	r2, r3
 8003206:	f080 812d 	bcs.w	8003464 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	43db      	mvns	r3, r3
 8003210:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8003212:	e127      	b.n	8003464 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800321c:	2b00      	cmp	r3, #0
 800321e:	f040 80e3 	bne.w	80033e8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	0a5b      	lsrs	r3, r3, #9
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	8952      	ldrh	r2, [r2, #10]
 800322c:	3a01      	subs	r2, #1
 800322e:	4013      	ands	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d143      	bne.n	80032c0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d10c      	bne.n	800325a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8003246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003248:	2b00      	cmp	r3, #0
 800324a:	d11a      	bne.n	8003282 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2100      	movs	r1, #0
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe fd23 	bl	8001c9c <create_chain>
 8003256:	62b8      	str	r0, [r7, #40]	; 0x28
 8003258:	e013      	b.n	8003282 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	4619      	mov	r1, r3
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f7fe fdaf 	bl	8001dcc <clmt_clust>
 800326e:	62b8      	str	r0, [r7, #40]	; 0x28
 8003270:	e007      	b.n	8003282 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	4619      	mov	r1, r3
 800327a:	4610      	mov	r0, r2
 800327c:	f7fe fd0e 	bl	8001c9c <create_chain>
 8003280:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80f2 	beq.w	800346e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800328a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800328c:	2b01      	cmp	r3, #1
 800328e:	d104      	bne.n	800329a <f_write+0xfc>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2202      	movs	r2, #2
 8003294:	755a      	strb	r2, [r3, #21]
 8003296:	2302      	movs	r3, #2
 8003298:	e0f2      	b.n	8003480 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800329a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a0:	d104      	bne.n	80032ac <f_write+0x10e>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2201      	movs	r2, #1
 80032a6:	755a      	strb	r2, [r3, #21]
 80032a8:	2301      	movs	r3, #1
 80032aa:	e0e9      	b.n	8003480 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032b0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <f_write+0x122>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032be:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	7d1b      	ldrb	r3, [r3, #20]
 80032c4:	b25b      	sxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	da18      	bge.n	80032fc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	7858      	ldrb	r0, [r3, #1]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a1a      	ldr	r2, [r3, #32]
 80032d8:	2301      	movs	r3, #1
 80032da:	f7fd ff19 	bl	8001110 <disk_write>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d004      	beq.n	80032ee <f_write+0x150>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	755a      	strb	r2, [r3, #21]
 80032ea:	2301      	movs	r3, #1
 80032ec:	e0c8      	b.n	8003480 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	7d1b      	ldrb	r3, [r3, #20]
 80032f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	4619      	mov	r1, r3
 8003304:	4610      	mov	r0, r2
 8003306:	f7fe fab1 	bl	800186c <clust2sect>
 800330a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d104      	bne.n	800331c <f_write+0x17e>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2202      	movs	r2, #2
 8003316:	755a      	strb	r2, [r3, #21]
 8003318:	2302      	movs	r3, #2
 800331a:	e0b1      	b.n	8003480 <f_write+0x2e2>
			sect += csect;
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	4413      	add	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	0a5b      	lsrs	r3, r3, #9
 8003328:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d03c      	beq.n	80033aa <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	4413      	add	r3, r2
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	8952      	ldrh	r2, [r2, #10]
 800333a:	4293      	cmp	r3, r2
 800333c:	d905      	bls.n	800334a <f_write+0x1ac>
					cc = fs->csize - csect;
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	895b      	ldrh	r3, [r3, #10]
 8003342:	461a      	mov	r2, r3
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	7858      	ldrb	r0, [r3, #1]
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	69f9      	ldr	r1, [r7, #28]
 8003354:	f7fd fedc 	bl	8001110 <disk_write>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d004      	beq.n	8003368 <f_write+0x1ca>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2201      	movs	r2, #1
 8003362:	755a      	strb	r2, [r3, #21]
 8003364:	2301      	movs	r3, #1
 8003366:	e08b      	b.n	8003480 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a1a      	ldr	r2, [r3, #32]
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	6a3a      	ldr	r2, [r7, #32]
 8003372:	429a      	cmp	r2, r3
 8003374:	d915      	bls.n	80033a2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a1a      	ldr	r2, [r3, #32]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	025b      	lsls	r3, r3, #9
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	4413      	add	r3, r2
 800338a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800338e:	4619      	mov	r1, r3
 8003390:	f7fd ffa2 	bl	80012d8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	7d1b      	ldrb	r3, [r3, #20]
 8003398:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800339c:	b2da      	uxtb	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	025b      	lsls	r3, r3, #9
 80033a6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80033a8:	e03f      	b.n	800342a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d016      	beq.n	80033e2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	699a      	ldr	r2, [r3, #24]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80033bc:	429a      	cmp	r2, r3
 80033be:	d210      	bcs.n	80033e2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	7858      	ldrb	r0, [r3, #1]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80033ca:	2301      	movs	r3, #1
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	f7fd fe7f 	bl	80010d0 <disk_read>
 80033d2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d004      	beq.n	80033e2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2201      	movs	r2, #1
 80033dc:	755a      	strb	r2, [r3, #21]
 80033de:	2301      	movs	r3, #1
 80033e0:	e04e      	b.n	8003480 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033f0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80033f4:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80033f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d901      	bls.n	8003402 <f_write+0x264>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003410:	4413      	add	r3, r2
 8003412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003414:	69f9      	ldr	r1, [r7, #28]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd ff5e 	bl	80012d8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	7d1b      	ldrb	r3, [r3, #20]
 8003420:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003424:	b2da      	uxtb	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800342a:	69fa      	ldr	r2, [r7, #28]
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	4413      	add	r3, r2
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	441a      	add	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	619a      	str	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	429a      	cmp	r2, r3
 8003448:	bf38      	it	cc
 800344a:	461a      	movcc	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	60da      	str	r2, [r3, #12]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003456:	441a      	add	r2, r3
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f47f aed4 	bne.w	8003214 <f_write+0x76>
 800346c:	e000      	b.n	8003470 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800346e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	7d1b      	ldrb	r3, [r3, #20]
 8003474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003478:	b2da      	uxtb	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3730      	adds	r7, #48	; 0x30
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f107 0208 	add.w	r2, r7, #8
 8003496:	4611      	mov	r1, r2
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fb05 	bl	8002aa8 <validate>
 800349e:	4603      	mov	r3, r0
 80034a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d167      	bne.n	8003578 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	7d1b      	ldrb	r3, [r3, #20]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d061      	beq.n	8003578 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	7d1b      	ldrb	r3, [r3, #20]
 80034b8:	b25b      	sxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	da15      	bge.n	80034ea <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	7858      	ldrb	r0, [r3, #1]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1a      	ldr	r2, [r3, #32]
 80034cc:	2301      	movs	r3, #1
 80034ce:	f7fd fe1f 	bl	8001110 <disk_write>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <f_sync+0x54>
 80034d8:	2301      	movs	r3, #1
 80034da:	e04e      	b.n	800357a <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7d1b      	ldrb	r3, [r3, #20]
 80034e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80034ea:	4b26      	ldr	r3, [pc, #152]	; (8003584 <f_sync+0xfc>)
 80034ec:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f7fe f91c 	bl	8001734 <move_window>
 80034fc:	4603      	mov	r3, r0
 80034fe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8003500:	7dfb      	ldrb	r3, [r7, #23]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d138      	bne.n	8003578 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	330b      	adds	r3, #11
 8003510:	781a      	ldrb	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	330b      	adds	r3, #11
 8003516:	f042 0220 	orr.w	r2, r2, #32
 800351a:	b2d2      	uxtb	r2, r2
 800351c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	461a      	mov	r2, r3
 8003528:	68f9      	ldr	r1, [r7, #12]
 800352a:	f7fe fe29 	bl	8002180 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f103 021c 	add.w	r2, r3, #28
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4619      	mov	r1, r3
 800353a:	4610      	mov	r0, r2
 800353c:	f7fd fea0 	bl	8001280 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	3316      	adds	r3, #22
 8003544:	6939      	ldr	r1, [r7, #16]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd fe9a 	bl	8001280 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	3312      	adds	r3, #18
 8003550:	2100      	movs	r1, #0
 8003552:	4618      	mov	r0, r3
 8003554:	f7fd fe79 	bl	800124a <st_word>
					fs->wflag = 1;
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2201      	movs	r2, #1
 800355c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	4618      	mov	r0, r3
 8003562:	f7fe f915 	bl	8001790 <sync_fs>
 8003566:	4603      	mov	r3, r0
 8003568:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	7d1b      	ldrb	r3, [r3, #20]
 800356e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003572:	b2da      	uxtb	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8003578:	7dfb      	ldrb	r3, [r7, #23]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	50640000 	.word	0x50640000

08003588 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7ff ff79 	bl	8003488 <f_sync>
 8003596:	4603      	mov	r3, r0
 8003598:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800359a:	7bfb      	ldrb	r3, [r7, #15]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d118      	bne.n	80035d2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f107 0208 	add.w	r2, r7, #8
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff fa7d 	bl	8002aa8 <validate>
 80035ae:	4603      	mov	r3, r0
 80035b0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10c      	bne.n	80035d2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fe f815 	bl	80015ec <dec_lock>
 80035c2:	4603      	mov	r3, r0
 80035c4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d102      	bne.n	80035d2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b090      	sub	sp, #64	; 0x40
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f107 0208 	add.w	r2, r7, #8
 80035ec:	4611      	mov	r1, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff fa5a 	bl	8002aa8 <validate>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80035fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d103      	bne.n	800360a <f_lseek+0x2e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7d5b      	ldrb	r3, [r3, #21]
 8003606:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800360a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <f_lseek+0x3c>
 8003612:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003616:	e1e6      	b.n	80039e6 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 80d1 	beq.w	80037c4 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003628:	d15a      	bne.n	80036e0 <f_lseek+0x104>
			tbl = fp->cltbl;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8003630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003632:	1d1a      	adds	r2, r3, #4
 8003634:	627a      	str	r2, [r7, #36]	; 0x24
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	2302      	movs	r3, #2
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8003644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003646:	2b00      	cmp	r3, #0
 8003648:	d03a      	beq.n	80036c0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800364a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	2300      	movs	r3, #0
 8003650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	3302      	adds	r3, #2
 8003656:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8003658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365e:	3301      	adds	r3, #1
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003666:	4618      	mov	r0, r3
 8003668:	f7fe f91f 	bl	80018aa <get_fat>
 800366c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	2b01      	cmp	r3, #1
 8003672:	d804      	bhi.n	800367e <f_lseek+0xa2>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	755a      	strb	r2, [r3, #21]
 800367a:	2302      	movs	r3, #2
 800367c:	e1b3      	b.n	80039e6 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800367e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d104      	bne.n	8003690 <f_lseek+0xb4>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	755a      	strb	r2, [r3, #21]
 800368c:	2301      	movs	r3, #1
 800368e:	e1aa      	b.n	80039e6 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	3301      	adds	r3, #1
 8003694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003696:	429a      	cmp	r2, r3
 8003698:	d0de      	beq.n	8003658 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800369a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d809      	bhi.n	80036b6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	1d1a      	adds	r2, r3, #4
 80036a6:	627a      	str	r2, [r7, #36]	; 0x24
 80036a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	1d1a      	adds	r2, r3, #4
 80036b0:	627a      	str	r2, [r7, #36]	; 0x24
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036bc:	429a      	cmp	r2, r3
 80036be:	d3c4      	bcc.n	800364a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036c6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80036c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d803      	bhi.n	80036d8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80036d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	e184      	b.n	80039e2 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80036d8:	2311      	movs	r3, #17
 80036da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80036de:	e180      	b.n	80039e2 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d902      	bls.n	80036f0 <f_lseek+0x114>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 8172 	beq.w	80039e2 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	3b01      	subs	r3, #1
 8003702:	4619      	mov	r1, r3
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7fe fb61 	bl	8001dcc <clmt_clust>
 800370a:	4602      	mov	r2, r0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	4619      	mov	r1, r3
 8003718:	4610      	mov	r0, r2
 800371a:	f7fe f8a7 	bl	800186c <clust2sect>
 800371e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d104      	bne.n	8003730 <f_lseek+0x154>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2202      	movs	r2, #2
 800372a:	755a      	strb	r2, [r3, #21]
 800372c:	2302      	movs	r3, #2
 800372e:	e15a      	b.n	80039e6 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	3b01      	subs	r3, #1
 8003734:	0a5b      	lsrs	r3, r3, #9
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	8952      	ldrh	r2, [r2, #10]
 800373a:	3a01      	subs	r2, #1
 800373c:	4013      	ands	r3, r2
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4413      	add	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8148 	beq.w	80039e2 <f_lseek+0x406>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	429a      	cmp	r2, r3
 800375a:	f000 8142 	beq.w	80039e2 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	7d1b      	ldrb	r3, [r3, #20]
 8003762:	b25b      	sxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	da18      	bge.n	800379a <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	7858      	ldrb	r0, [r3, #1]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1a      	ldr	r2, [r3, #32]
 8003776:	2301      	movs	r3, #1
 8003778:	f7fd fcca 	bl	8001110 <disk_write>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d004      	beq.n	800378c <f_lseek+0x1b0>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	755a      	strb	r2, [r3, #21]
 8003788:	2301      	movs	r3, #1
 800378a:	e12c      	b.n	80039e6 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	7d1b      	ldrb	r3, [r3, #20]
 8003790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003794:	b2da      	uxtb	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	7858      	ldrb	r0, [r3, #1]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80037a4:	2301      	movs	r3, #1
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	f7fd fc92 	bl	80010d0 <disk_read>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d004      	beq.n	80037bc <f_lseek+0x1e0>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	755a      	strb	r2, [r3, #21]
 80037b8:	2301      	movs	r3, #1
 80037ba:	e114      	b.n	80039e6 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	621a      	str	r2, [r3, #32]
 80037c2:	e10e      	b.n	80039e2 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d908      	bls.n	80037e0 <f_lseek+0x204>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	7d1b      	ldrb	r3, [r3, #20]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d102      	bne.n	80037e0 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	637b      	str	r3, [r7, #52]	; 0x34
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037ee:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 80a7 	beq.w	8003946 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	895b      	ldrh	r3, [r3, #10]
 80037fc:	025b      	lsls	r3, r3, #9
 80037fe:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8003800:	6a3b      	ldr	r3, [r7, #32]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d01b      	beq.n	800383e <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	1e5a      	subs	r2, r3, #1
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	1e59      	subs	r1, r3, #1
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800381a:	429a      	cmp	r2, r3
 800381c:	d30f      	bcc.n	800383e <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	1e5a      	subs	r2, r3, #1
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	425b      	negs	r3, r3
 8003826:	401a      	ands	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	63bb      	str	r3, [r7, #56]	; 0x38
 800383c:	e022      	b.n	8003884 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003846:	2b00      	cmp	r3, #0
 8003848:	d119      	bne.n	800387e <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f7fe fa24 	bl	8001c9c <create_chain>
 8003854:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	2b01      	cmp	r3, #1
 800385a:	d104      	bne.n	8003866 <f_lseek+0x28a>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	755a      	strb	r2, [r3, #21]
 8003862:	2302      	movs	r3, #2
 8003864:	e0bf      	b.n	80039e6 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d104      	bne.n	8003878 <f_lseek+0x29c>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	755a      	strb	r2, [r3, #21]
 8003874:	2301      	movs	r3, #1
 8003876:	e0b6      	b.n	80039e6 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800387c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003882:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8003884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003886:	2b00      	cmp	r3, #0
 8003888:	d05d      	beq.n	8003946 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800388a:	e03a      	b.n	8003902 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699a      	ldr	r2, [r3, #24]
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	441a      	add	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	7d1b      	ldrb	r3, [r3, #20]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00b      	beq.n	80038c4 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fe f9f3 	bl	8001c9c <create_chain>
 80038b6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80038b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d108      	bne.n	80038d0 <f_lseek+0x2f4>
							ofs = 0; break;
 80038be:	2300      	movs	r3, #0
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	e022      	b.n	800390a <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fd ffee 	bl	80018aa <get_fat>
 80038ce:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80038d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d6:	d104      	bne.n	80038e2 <f_lseek+0x306>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	755a      	strb	r2, [r3, #21]
 80038de:	2301      	movs	r3, #1
 80038e0:	e081      	b.n	80039e6 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80038e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d904      	bls.n	80038f2 <f_lseek+0x316>
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d304      	bcc.n	80038fc <f_lseek+0x320>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2202      	movs	r2, #2
 80038f6:	755a      	strb	r2, [r3, #21]
 80038f8:	2302      	movs	r3, #2
 80038fa:	e074      	b.n	80039e6 <f_lseek+0x40a>
					fp->clust = clst;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003900:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	429a      	cmp	r2, r3
 8003908:	d8c0      	bhi.n	800388c <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699a      	ldr	r2, [r3, #24]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	441a      	add	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800391c:	2b00      	cmp	r3, #0
 800391e:	d012      	beq.n	8003946 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003924:	4618      	mov	r0, r3
 8003926:	f7fd ffa1 	bl	800186c <clust2sect>
 800392a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800392c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800392e:	2b00      	cmp	r3, #0
 8003930:	d104      	bne.n	800393c <f_lseek+0x360>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2202      	movs	r2, #2
 8003936:	755a      	strb	r2, [r3, #21]
 8003938:	2302      	movs	r3, #2
 800393a:	e054      	b.n	80039e6 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	0a5b      	lsrs	r3, r3, #9
 8003940:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003942:	4413      	add	r3, r2
 8003944:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699a      	ldr	r2, [r3, #24]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	429a      	cmp	r2, r3
 8003950:	d90a      	bls.n	8003968 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699a      	ldr	r2, [r3, #24]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	7d1b      	ldrb	r3, [r3, #20]
 800395e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003962:	b2da      	uxtb	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003970:	2b00      	cmp	r3, #0
 8003972:	d036      	beq.n	80039e2 <f_lseek+0x406>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800397a:	429a      	cmp	r2, r3
 800397c:	d031      	beq.n	80039e2 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	7d1b      	ldrb	r3, [r3, #20]
 8003982:	b25b      	sxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	da18      	bge.n	80039ba <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	7858      	ldrb	r0, [r3, #1]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1a      	ldr	r2, [r3, #32]
 8003996:	2301      	movs	r3, #1
 8003998:	f7fd fbba 	bl	8001110 <disk_write>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d004      	beq.n	80039ac <f_lseek+0x3d0>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	755a      	strb	r2, [r3, #21]
 80039a8:	2301      	movs	r3, #1
 80039aa:	e01c      	b.n	80039e6 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	7d1b      	ldrb	r3, [r3, #20]
 80039b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	7858      	ldrb	r0, [r3, #1]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80039c4:	2301      	movs	r3, #1
 80039c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039c8:	f7fd fb82 	bl	80010d0 <disk_read>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d004      	beq.n	80039dc <f_lseek+0x400>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	755a      	strb	r2, [r3, #21]
 80039d8:	2301      	movs	r3, #1
 80039da:	e004      	b.n	80039e6 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039e0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80039e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3740      	adds	r7, #64	; 0x40
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b092      	sub	sp, #72	; 0x48
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80039fa:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80039fe:	f107 030c 	add.w	r3, r7, #12
 8003a02:	2200      	movs	r2, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe fe03 	bl	8002610 <find_volume>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8003a10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f040 8099 	bne.w	8003b4c <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8003a1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8003a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	3b02      	subs	r3, #2
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d804      	bhi.n	8003a38 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8003a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	e089      	b.n	8003b4c <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8003a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d128      	bne.n	8003a96 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8003a44:	2302      	movs	r3, #2
 8003a46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4a:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8003a4c:	f107 0314 	add.w	r3, r7, #20
 8003a50:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fd ff29 	bl	80018aa <get_fat>
 8003a58:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8003a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d103      	bne.n	8003a6a <f_getfree+0x7c>
 8003a62:	2301      	movs	r3, #1
 8003a64:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003a68:	e063      	b.n	8003b32 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8003a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d103      	bne.n	8003a78 <f_getfree+0x8a>
 8003a70:	2302      	movs	r3, #2
 8003a72:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003a76:	e05c      	b.n	8003b32 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8003a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d102      	bne.n	8003a84 <f_getfree+0x96>
 8003a7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a80:	3301      	adds	r3, #1
 8003a82:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8003a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a86:	3301      	adds	r3, #1
 8003a88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d3db      	bcc.n	8003a4c <f_getfree+0x5e>
 8003a94:	e04d      	b.n	8003b32 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8003a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	637b      	str	r3, [r7, #52]	; 0x34
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8003aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d113      	bne.n	8003ad8 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8003ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	63ba      	str	r2, [r7, #56]	; 0x38
 8003ab8:	4619      	mov	r1, r3
 8003aba:	f7fd fe3b 	bl	8001734 <move_window>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8003ac4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d131      	bne.n	8003b30 <f_getfree+0x142>
							p = fs->win;
 8003acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ace:	3330      	adds	r3, #48	; 0x30
 8003ad0:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8003ad2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ad6:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8003ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d10f      	bne.n	8003b00 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8003ae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ae2:	f7fd fb77 	bl	80011d4 <ld_word>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d102      	bne.n	8003af2 <f_getfree+0x104>
 8003aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003aee:	3301      	adds	r3, #1
 8003af0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8003af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af4:	3302      	adds	r3, #2
 8003af6:	633b      	str	r3, [r7, #48]	; 0x30
 8003af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003afa:	3b02      	subs	r3, #2
 8003afc:	637b      	str	r3, [r7, #52]	; 0x34
 8003afe:	e010      	b.n	8003b22 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8003b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b02:	f7fd fb7f 	bl	8001204 <ld_dword>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d102      	bne.n	8003b16 <f_getfree+0x128>
 8003b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b12:	3301      	adds	r3, #1
 8003b14:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8003b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b18:	3304      	adds	r3, #4
 8003b1a:	633b      	str	r3, [r7, #48]	; 0x30
 8003b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b1e:	3b04      	subs	r3, #4
 8003b20:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8003b22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b24:	3b01      	subs	r3, #1
 8003b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1bd      	bne.n	8003aaa <f_getfree+0xbc>
 8003b2e:	e000      	b.n	8003b32 <f_getfree+0x144>
							if (res != FR_OK) break;
 8003b30:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b36:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8003b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b3c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8003b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b40:	791a      	ldrb	r2, [r3, #4]
 8003b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b44:	f042 0201 	orr.w	r2, r2, #1
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8003b4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3748      	adds	r7, #72	; 0x48
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	4613      	mov	r3, r2
 8003b64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8003b66:	2301      	movs	r3, #1
 8003b68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8003b6e:	4b1f      	ldr	r3, [pc, #124]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b70:	7a5b      	ldrb	r3, [r3, #9]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d831      	bhi.n	8003bdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8003b78:	4b1c      	ldr	r3, [pc, #112]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b7a:	7a5b      	ldrb	r3, [r3, #9]
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	4b1a      	ldr	r3, [pc, #104]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b82:	2100      	movs	r1, #0
 8003b84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8003b86:	4b19      	ldr	r3, [pc, #100]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b88:	7a5b      	ldrb	r3, [r3, #9]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	4a17      	ldr	r2, [pc, #92]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8003b96:	4b15      	ldr	r3, [pc, #84]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003b98:	7a5b      	ldrb	r3, [r3, #9]
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4b13      	ldr	r3, [pc, #76]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003ba0:	4413      	add	r3, r2
 8003ba2:	79fa      	ldrb	r2, [r7, #7]
 8003ba4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8003ba6:	4b11      	ldr	r3, [pc, #68]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003ba8:	7a5b      	ldrb	r3, [r3, #9]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	b2d1      	uxtb	r1, r2
 8003bb0:	4a0e      	ldr	r2, [pc, #56]	; (8003bec <FATFS_LinkDriverEx+0x94>)
 8003bb2:	7251      	strb	r1, [r2, #9]
 8003bb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8003bb6:	7dbb      	ldrb	r3, [r7, #22]
 8003bb8:	3330      	adds	r3, #48	; 0x30
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	223a      	movs	r2, #58	; 0x3a
 8003bc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	3302      	adds	r3, #2
 8003bcc:	222f      	movs	r2, #47	; 0x2f
 8003bce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	3303      	adds	r3, #3
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8003bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	2000069c 	.word	0x2000069c

08003bf0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	6839      	ldr	r1, [r7, #0]
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff ffaa 	bl	8003b58 <FATFS_LinkDriverEx>
 8003c04:	4603      	mov	r3, r0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
	...

08003c10 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
int __io_putchar(int ch)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  // How to print in the console in Lab2...
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8003c18:	1d39      	adds	r1, r7, #4
 8003c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c1e:	2201      	movs	r2, #1
 8003c20:	4803      	ldr	r0, [pc, #12]	; (8003c30 <__io_putchar+0x20>)
 8003c22:	f005 fbb4 	bl	800938e <HAL_UART_Transmit>
  return ch;
 8003c26:	687b      	ldr	r3, [r7, #4]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	200008a4 	.word	0x200008a4

08003c34 <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 8003c3a:	1d3a      	adds	r2, r7, #4
 8003c3c:	463b      	mov	r3, r7
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4813      	ldr	r0, [pc, #76]	; (8003c90 <exf_getfree+0x5c>)
 8003c42:	f7ff fed4 	bl	80039ee <f_getfree>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d11c      	bne.n	8003c86 <exf_getfree+0x52>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// 
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	3b02      	subs	r3, #2
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	8952      	ldrh	r2, [r2, #10]
 8003c56:	fb02 f303 	mul.w	r3, r2, r3
 8003c5a:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// 
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	895b      	ldrh	r3, [r3, #10]
 8003c60:	461a      	mov	r2, r3
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	fb02 f303 	mul.w	r3, r2, r3
 8003c68:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// MB
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	0adb      	lsrs	r3, r3, #11
 8003c6e:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// MB
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	0adb      	lsrs	r3, r3, #11
 8003c74:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 8003c76:	68f9      	ldr	r1, [r7, #12]
 8003c78:	4806      	ldr	r0, [pc, #24]	; (8003c94 <exf_getfree+0x60>)
 8003c7a:	f009 fc07 	bl	800d48c <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	4805      	ldr	r0, [pc, #20]	; (8003c98 <exf_getfree+0x64>)
 8003c82:	f009 fc03 	bl	800d48c <iprintf>
    }
}
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000220 	.word	0x20000220
 8003c94:	08011200 	.word	0x08011200
 8003c98:	08011220 	.word	0x08011220

08003c9c <exf_mount>:

void exf_mount(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	4908      	ldr	r1, [pc, #32]	; (8003cc4 <exf_mount+0x28>)
 8003ca4:	4808      	ldr	r0, [pc, #32]	; (8003cc8 <exf_mount+0x2c>)
 8003ca6:	f7fe ff35 	bl	8002b14 <f_mount>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <exf_mount+0x18>
 8003cb0:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <exf_mount+0x30>)
 8003cb2:	e000      	b.n	8003cb6 <exf_mount+0x1a>
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <exf_mount+0x34>)
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	4806      	ldr	r0, [pc, #24]	; (8003cd4 <exf_mount+0x38>)
 8003cba:	f009 fbe7 	bl	800d48c <iprintf>
}
 8003cbe:	bf00      	nop
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000220 	.word	0x20000220
 8003cc8:	20000224 	.word	0x20000224
 8003ccc:	08011240 	.word	0x08011240
 8003cd0:	08011250 	.word	0x08011250
 8003cd4:	08011258 	.word	0x08011258

08003cd8 <exf_open>:

uint8_t exf_open(const void* filename, BYTE mode)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	70fb      	strb	r3, [r7, #3]
    return f_open(&USERFile, filename, mode) == FR_OK ? 0 : 1;
 8003ce4:	78fb      	ldrb	r3, [r7, #3]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	6879      	ldr	r1, [r7, #4]
 8003cea:	4806      	ldr	r0, [pc, #24]	; (8003d04 <exf_open+0x2c>)
 8003cec:	f7fe ff58 	bl	8002ba0 <f_open>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	bf14      	ite	ne
 8003cf6:	2301      	movne	r3, #1
 8003cf8:	2300      	moveq	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	20000454 	.word	0x20000454

08003d08 <exf_write>:

uint8_t exf_write(const void* filename, const void* buf, uint32_t len)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
    uint32_t btw = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]
    return f_write(&USERFile, buf, len, &btw) == FR_OK ? 0 : 1;
 8003d18:	f107 0314 	add.w	r3, r7, #20
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	68b9      	ldr	r1, [r7, #8]
 8003d20:	4806      	ldr	r0, [pc, #24]	; (8003d3c <exf_write+0x34>)
 8003d22:	f7ff fa3c 	bl	800319e <f_write>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	bf14      	ite	ne
 8003d2c:	2301      	movne	r3, #1
 8003d2e:	2300      	moveq	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	20000454 	.word	0x20000454

08003d40 <exf_read>:

uint8_t exf_read(const void* filename, void* buf, uint32_t len)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
    uint32_t btr = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	617b      	str	r3, [r7, #20]
    return f_read(&USERFile, buf, len, &btr) == FR_OK ? 0 : 1;
 8003d50:	f107 0314 	add.w	r3, r7, #20
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	68b9      	ldr	r1, [r7, #8]
 8003d58:	4806      	ldr	r0, [pc, #24]	; (8003d74 <exf_read+0x34>)
 8003d5a:	f7ff f8e1 	bl	8002f20 <f_read>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf14      	ite	ne
 8003d64:	2301      	movne	r3, #1
 8003d66:	2300      	moveq	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20000454 	.word	0x20000454

08003d78 <exf_lseek>:

uint8_t exf_lseek(DWORD offset)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
    return f_lseek(&USERFile, offset) == FR_OK ? 0 : 1;
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	4806      	ldr	r0, [pc, #24]	; (8003d9c <exf_lseek+0x24>)
 8003d84:	f7ff fc2a 	bl	80035dc <f_lseek>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	bf14      	ite	ne
 8003d8e:	2301      	movne	r3, #1
 8003d90:	2300      	moveq	r3, #0
 8003d92:	b2db      	uxtb	r3, r3
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3708      	adds	r7, #8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	20000454 	.word	0x20000454

08003da0 <exf_close>:

void exf_close(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
    f_close(&USERFile);
 8003da4:	4802      	ldr	r0, [pc, #8]	; (8003db0 <exf_close+0x10>)
 8003da6:	f7ff fbef 	bl	8003588 <f_close>
}
 8003daa:	bf00      	nop
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	20000454 	.word	0x20000454

08003db4 <FATFS_RdWrTest>:

void FATFS_RdWrTest(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
    char* filename = "test.txt";
 8003dba:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <FATFS_RdWrTest+0xa0>)
 8003dbc:	61fb      	str	r3, [r7, #28]
    uint8_t bufw[10] = "HelloWorld";
 8003dbe:	4a26      	ldr	r2, [pc, #152]	; (8003e58 <FATFS_RdWrTest+0xa4>)
 8003dc0:	f107 0310 	add.w	r3, r7, #16
 8003dc4:	ca07      	ldmia	r2, {r0, r1, r2}
 8003dc6:	c303      	stmia	r3!, {r0, r1}
 8003dc8:	801a      	strh	r2, [r3, #0]
    uint8_t bufr[10];

    if(exf_open(filename, FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8003dca:	2113      	movs	r1, #19
 8003dcc:	69f8      	ldr	r0, [r7, #28]
 8003dce:	f7ff ff83 	bl	8003cd8 <exf_open>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d004      	beq.n	8003de2 <FATFS_RdWrTest+0x2e>
    {
        printf("##[Error]: open %s failed!\r\n", filename);
 8003dd8:	69f9      	ldr	r1, [r7, #28]
 8003dda:	4820      	ldr	r0, [pc, #128]	; (8003e5c <FATFS_RdWrTest+0xa8>)
 8003ddc:	f009 fb56 	bl	800d48c <iprintf>
        return;
 8003de0:	e034      	b.n	8003e4c <FATFS_RdWrTest+0x98>
    }

    if(exf_write(filename, bufw, sizeof(bufw)) != 0)
 8003de2:	f107 0310 	add.w	r3, r7, #16
 8003de6:	220a      	movs	r2, #10
 8003de8:	4619      	mov	r1, r3
 8003dea:	69f8      	ldr	r0, [r7, #28]
 8003dec:	f7ff ff8c 	bl	8003d08 <exf_write>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d004      	beq.n	8003e00 <FATFS_RdWrTest+0x4c>
    {
        printf("##[Error]: write %s failed!\r\n", filename);
 8003df6:	69f9      	ldr	r1, [r7, #28]
 8003df8:	4819      	ldr	r0, [pc, #100]	; (8003e60 <FATFS_RdWrTest+0xac>)
 8003dfa:	f009 fb47 	bl	800d48c <iprintf>
        goto __exit;
 8003dfe:	e022      	b.n	8003e46 <FATFS_RdWrTest+0x92>
    }

    exf_lseek(0);
 8003e00:	2000      	movs	r0, #0
 8003e02:	f7ff ffb9 	bl	8003d78 <exf_lseek>

    if(exf_read(filename, bufr, 10) != 0)
 8003e06:	1d3b      	adds	r3, r7, #4
 8003e08:	220a      	movs	r2, #10
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	69f8      	ldr	r0, [r7, #28]
 8003e0e:	f7ff ff97 	bl	8003d40 <exf_read>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d004      	beq.n	8003e22 <FATFS_RdWrTest+0x6e>
    {
        printf("##[Error]: read %s failed!\r\n", filename);
 8003e18:	69f9      	ldr	r1, [r7, #28]
 8003e1a:	4812      	ldr	r0, [pc, #72]	; (8003e64 <FATFS_RdWrTest+0xb0>)
 8003e1c:	f009 fb36 	bl	800d48c <iprintf>
        goto __exit;
 8003e20:	e011      	b.n	8003e46 <FATFS_RdWrTest+0x92>
    }

    printf("# FatFs Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufw)) == 0 ? "Successfully" : "Failed");
 8003e22:	f107 0110 	add.w	r1, r7, #16
 8003e26:	1d3b      	adds	r3, r7, #4
 8003e28:	220a      	movs	r2, #10
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f008 fc8e 	bl	800c74c <memcmp>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <FATFS_RdWrTest+0x86>
 8003e36:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <FATFS_RdWrTest+0xb4>)
 8003e38:	e000      	b.n	8003e3c <FATFS_RdWrTest+0x88>
 8003e3a:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <FATFS_RdWrTest+0xb8>)
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	480c      	ldr	r0, [pc, #48]	; (8003e70 <FATFS_RdWrTest+0xbc>)
 8003e40:	f009 fb24 	bl	800d48c <iprintf>

    goto __exit;
 8003e44:	bf00      	nop

__exit:
    exf_close();
 8003e46:	f7ff ffab 	bl	8003da0 <exf_close>
    return;
 8003e4a:	bf00      	nop
}
 8003e4c:	3720      	adds	r7, #32
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	08011270 	.word	0x08011270
 8003e58:	0801130c 	.word	0x0801130c
 8003e5c:	0801127c 	.word	0x0801127c
 8003e60:	0801129c 	.word	0x0801129c
 8003e64:	080112bc 	.word	0x080112bc
 8003e68:	080112dc 	.word	0x080112dc
 8003e6c:	08011250 	.word	0x08011250
 8003e70:	080112ec 	.word	0x080112ec

08003e74 <Task1>:
/* Private function prototypes -----------------------------------------------*/
void Task1(void *pvParameters);
void Task2(void *pvParameters);
void Task3(void *pvParameters);

void Task1(void *pvParameters) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8003e80:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8003e84:	6018      	str	r0, [r3, #0]
	uint8_t count=0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
	for (;;)
	{
		FIL test;
    //task1 should wait task 2 finish reading
		if (xSemaphoreTake(xSemaphore,( TickType_t ) 10) == pdTRUE)
 8003e8c:	4b2a      	ldr	r3, [pc, #168]	; (8003f38 <Task1+0xc4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	210a      	movs	r1, #10
 8003e92:	4618      	mov	r0, r3
 8003e94:	f006 fc8c 	bl	800a7b0 <xQueueSemaphoreTake>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d147      	bne.n	8003f2e <Task1+0xba>
		{
			if (f_open(&test, "test.txt", FA_WRITE) != 0) {
 8003e9e:	f107 030c 	add.w	r3, r7, #12
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	4925      	ldr	r1, [pc, #148]	; (8003f3c <Task1+0xc8>)
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fe fe7a 	bl	8002ba0 <f_open>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <Task1+0x46>
				printf("open file err in task1\r\n");
 8003eb2:	4823      	ldr	r0, [pc, #140]	; (8003f40 <Task1+0xcc>)
 8003eb4:	f009 fb70 	bl	800d598 <puts>
 8003eb8:	e002      	b.n	8003ec0 <Task1+0x4c>
			} else {
				printf("file open ok in task1\r\n");
 8003eba:	4822      	ldr	r0, [pc, #136]	; (8003f44 <Task1+0xd0>)
 8003ebc:	f009 fb6c 	bl	800d598 <puts>
			}

			char buff[13];
			memset(buff, 0, 13);
 8003ec0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8003ec4:	220d      	movs	r2, #13
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f008 fc5d 	bl	800c788 <memset>
			if(count%2){
 8003ece:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d007      	beq.n	8003eec <Task1+0x78>
				sprintf(buff, "%s", "DataWriteT");
 8003edc:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8003ee0:	4a19      	ldr	r2, [pc, #100]	; (8003f48 <Task1+0xd4>)
 8003ee2:	491a      	ldr	r1, [pc, #104]	; (8003f4c <Task1+0xd8>)
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f009 fb65 	bl	800d5b4 <siprintf>
 8003eea:	e006      	b.n	8003efa <Task1+0x86>
			}else{
				sprintf(buff, "%s", "DataWriteF");
 8003eec:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8003ef0:	4a17      	ldr	r2, [pc, #92]	; (8003f50 <Task1+0xdc>)
 8003ef2:	4916      	ldr	r1, [pc, #88]	; (8003f4c <Task1+0xd8>)
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f009 fb5d 	bl	800d5b4 <siprintf>
			}
			UINT byteswrite;
			f_write(&test, buff, 12, &byteswrite);
 8003efa:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003efe:	f507 7110 	add.w	r1, r7, #576	; 0x240
 8003f02:	f107 000c 	add.w	r0, r7, #12
 8003f06:	220c      	movs	r2, #12
 8003f08:	f7ff f949 	bl	800319e <f_write>
			f_close(&test);
 8003f0c:	f107 030c 	add.w	r3, r7, #12
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff fb39 	bl	8003588 <f_close>
			count++;
 8003f16:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			xSemaphoreGive(xSemaphore);
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <Task1+0xc4>)
 8003f22:	6818      	ldr	r0, [r3, #0]
 8003f24:	2300      	movs	r3, #0
 8003f26:	2200      	movs	r2, #0
 8003f28:	2100      	movs	r1, #0
 8003f2a:	f006 f91d 	bl	800a168 <xQueueGenericSend>
		}

		vTaskDelay(1000);
 8003f2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f32:	f007 f80d 	bl	800af50 <vTaskDelay>
	{
 8003f36:	e7a9      	b.n	8003e8c <Task1+0x18>
 8003f38:	200008e8 	.word	0x200008e8
 8003f3c:	08011318 	.word	0x08011318
 8003f40:	08011324 	.word	0x08011324
 8003f44:	0801133c 	.word	0x0801133c
 8003f48:	08011354 	.word	0x08011354
 8003f4c:	08011360 	.word	0x08011360
 8003f50:	08011364 	.word	0x08011364

08003f54 <Task2>:
	}

}

void Task2(void *pvParameters) {
 8003f54:	b580      	push	{r7, lr}
 8003f56:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8003f60:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8003f64:	6018      	str	r0, [r3, #0]
	while (1)
	{
		FIL test_1;
    //task2 should wait task 1 finish writing
		if (xSemaphoreTake(xSemaphore,( TickType_t ) 10) == pdTRUE)
 8003f66:	4b20      	ldr	r3, [pc, #128]	; (8003fe8 <Task2+0x94>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	210a      	movs	r1, #10
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f006 fc1f 	bl	800a7b0 <xQueueSemaphoreTake>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d132      	bne.n	8003fde <Task2+0x8a>
		{
			if (f_open(&test_1, "test.txt", FA_READ) != 0) {
 8003f78:	f107 0308 	add.w	r3, r7, #8
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	491b      	ldr	r1, [pc, #108]	; (8003fec <Task2+0x98>)
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7fe fe0d 	bl	8002ba0 <f_open>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <Task2+0x40>
				printf("open file err in task2\r\n");
 8003f8c:	4818      	ldr	r0, [pc, #96]	; (8003ff0 <Task2+0x9c>)
 8003f8e:	f009 fb03 	bl	800d598 <puts>
 8003f92:	e002      	b.n	8003f9a <Task2+0x46>
			} else {
				printf("file open ok in task2\r\n");
 8003f94:	4817      	ldr	r0, [pc, #92]	; (8003ff4 <Task2+0xa0>)
 8003f96:	f009 faff 	bl	800d598 <puts>
			}

			char buff[11];
			memset(buff, 0, 11);
 8003f9a:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003f9e:	220b      	movs	r2, #11
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f008 fbf0 	bl	800c788 <memset>
			UINT bytesread;
			f_read(&test_1, buff, 11, &bytesread);
 8003fa8:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8003fac:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 8003fb0:	f107 0008 	add.w	r0, r7, #8
 8003fb4:	220b      	movs	r2, #11
 8003fb6:	f7fe ffb3 	bl	8002f20 <f_read>

			printf("data read is %s in task 2\r\n", buff);
 8003fba:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	480d      	ldr	r0, [pc, #52]	; (8003ff8 <Task2+0xa4>)
 8003fc2:	f009 fa63 	bl	800d48c <iprintf>

			f_close(&test_1);
 8003fc6:	f107 0308 	add.w	r3, r7, #8
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fadc 	bl	8003588 <f_close>
			xSemaphoreGive(xSemaphore);
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <Task2+0x94>)
 8003fd2:	6818      	ldr	r0, [r3, #0]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2100      	movs	r1, #0
 8003fda:	f006 f8c5 	bl	800a168 <xQueueGenericSend>
		}
		vTaskDelay(1000);
 8003fde:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fe2:	f006 ffb5 	bl	800af50 <vTaskDelay>
	{
 8003fe6:	e7be      	b.n	8003f66 <Task2+0x12>
 8003fe8:	200008e8 	.word	0x200008e8
 8003fec:	08011318 	.word	0x08011318
 8003ff0:	08011370 	.word	0x08011370
 8003ff4:	08011388 	.word	0x08011388
 8003ff8:	080113a0 	.word	0x080113a0

08003ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ffc:	b5b0      	push	{r4, r5, r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8004002:	f04f 0200 	mov.w	r2, #0
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800400e:	f001 fba1 	bl	8005754 <HAL_Init>

  /* USER CODE BEGIN Init */
  xQue1=xQueueCreate(5,sizeof(int));
 8004012:	2200      	movs	r2, #0
 8004014:	2104      	movs	r1, #4
 8004016:	2005      	movs	r0, #5
 8004018:	f006 f824 	bl	800a064 <xQueueGenericCreate>
 800401c:	4603      	mov	r3, r0
 800401e:	4a38      	ldr	r2, [pc, #224]	; (8004100 <main+0x104>)
 8004020:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004022:	f000 f881 	bl	8004128 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004026:	f000 fa3b 	bl	80044a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800402a:	f000 fa03 	bl	8004434 <MX_DMA_Init>
  MX_SPI1_Init();
 800402e:	f000 f9a1 	bl	8004374 <MX_SPI1_Init>
  MX_I2C1_Init();
 8004032:	f000 f943 	bl	80042bc <MX_I2C1_Init>
  MX_I2S3_Init();
 8004036:	f000 f96f 	bl	8004318 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 800403a:	f000 f9d1 	bl	80043e0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800403e:	f000 f8dd 	bl	80041fc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	CardSize = SD_GetSectorCount();
 8004042:	f000 fcf4 	bl	8004a2e <SD_GetSectorCount>
 8004046:	4603      	mov	r3, r0
 8004048:	2200      	movs	r2, #0
 800404a:	461c      	mov	r4, r3
 800404c:	4615      	mov	r5, r2
 800404e:	e9c7 4500 	strd	r4, r5, [r7]

	CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8004052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	024b      	lsls	r3, r1, #9
 8004060:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8004064:	0242      	lsls	r2, r0, #9
 8004066:	f04f 0000 	mov.w	r0, #0
 800406a:	f04f 0100 	mov.w	r1, #0
 800406e:	0d10      	lsrs	r0, r2, #20
 8004070:	ea40 3003 	orr.w	r0, r0, r3, lsl #12
 8004074:	0d19      	lsrs	r1, r3, #20
 8004076:	e9c7 0100 	strd	r0, r1, [r7]

	printf("# SD Card Type:0x%02X\r\n", SD_Type);
 800407a:	4b22      	ldr	r3, [pc, #136]	; (8004104 <main+0x108>)
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	4619      	mov	r1, r3
 8004080:	4821      	ldr	r0, [pc, #132]	; (8004108 <main+0x10c>)
 8004082:	f009 fa03 	bl	800d48c <iprintf>
	printf("# SD Card Size:%luMB\r\n", (uint32_t) CardSize);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	4619      	mov	r1, r3
 800408a:	4820      	ldr	r0, [pc, #128]	; (800410c <main+0x110>)
 800408c:	f009 f9fe 	bl	800d48c <iprintf>
	HAL_Delay(1000);
 8004090:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004094:	f001 fba0 	bl	80057d8 <HAL_Delay>



	printf(
 8004098:	481d      	ldr	r0, [pc, #116]	; (8004110 <main+0x114>)
 800409a:	f009 fa7d 	bl	800d598 <puts>
			"\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
	MX_FATFS_Init();
 800409e:	f7fd f875 	bl	800118c <MX_FATFS_Init>
	exf_mount();
 80040a2:	f7ff fdfb 	bl	8003c9c <exf_mount>
	exf_getfree();
 80040a6:	f7ff fdc5 	bl	8003c34 <exf_getfree>
	FATFS_RdWrTest();
 80040aa:	f7ff fe83 	bl	8003db4 <FATFS_RdWrTest>
  // xTaskCreate(joystick,"joystick",2048,NULL,1,NULL);
	// xTaskCreate(lcd,"lcd",500,NULL,2,NULL);
  
  /*lab5-1, 5-2*/
	/* How to use semaphore_binary in Lab3... */
	xSemaphore = xSemaphoreCreateBinary(); //create a binary semaphore
 80040ae:	2203      	movs	r2, #3
 80040b0:	2100      	movs	r1, #0
 80040b2:	2001      	movs	r0, #1
 80040b4:	f005 ffd6 	bl	800a064 <xQueueGenericCreate>
 80040b8:	4603      	mov	r3, r0
 80040ba:	4a16      	ldr	r2, [pc, #88]	; (8004114 <main+0x118>)
 80040bc:	6013      	str	r3, [r2, #0]
	xSemaphoreGive(xSemaphore);      // it must give a xSemaphorefirst to let a task run first
 80040be:	4b15      	ldr	r3, [pc, #84]	; (8004114 <main+0x118>)
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	2300      	movs	r3, #0
 80040c4:	2200      	movs	r2, #0
 80040c6:	2100      	movs	r1, #0
 80040c8:	f006 f84e 	bl	800a168 <xQueueGenericSend>
	xTaskCreate(Task1, "task1", 500, NULL, 1, NULL);
 80040cc:	2300      	movs	r3, #0
 80040ce:	9301      	str	r3, [sp, #4]
 80040d0:	2301      	movs	r3, #1
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2300      	movs	r3, #0
 80040d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80040da:	490f      	ldr	r1, [pc, #60]	; (8004118 <main+0x11c>)
 80040dc:	480f      	ldr	r0, [pc, #60]	; (800411c <main+0x120>)
 80040de:	f006 fdf9 	bl	800acd4 <xTaskCreate>
	xTaskCreate(Task2, "task2", 500, NULL, 1, NULL);
 80040e2:	2300      	movs	r3, #0
 80040e4:	9301      	str	r3, [sp, #4]
 80040e6:	2301      	movs	r3, #1
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	2300      	movs	r3, #0
 80040ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80040f0:	490b      	ldr	r1, [pc, #44]	; (8004120 <main+0x124>)
 80040f2:	480c      	ldr	r0, [pc, #48]	; (8004124 <main+0x128>)
 80040f4:	f006 fdee 	bl	800acd4 <xTaskCreate>

	vTaskStartScheduler();
 80040f8:	f006 ff5e 	bl	800afb8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
 80040fc:	e7fe      	b.n	80040fc <main+0x100>
 80040fe:	bf00      	nop
 8004100:	200008ec 	.word	0x200008ec
 8004104:	200008f0 	.word	0x200008f0
 8004108:	080113f8 	.word	0x080113f8
 800410c:	08011410 	.word	0x08011410
 8004110:	08011428 	.word	0x08011428
 8004114:	200008e8 	.word	0x200008e8
 8004118:	08011488 	.word	0x08011488
 800411c:	08003e75 	.word	0x08003e75
 8004120:	08011490 	.word	0x08011490
 8004124:	08003f55 	.word	0x08003f55

08004128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b094      	sub	sp, #80	; 0x50
 800412c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800412e:	f107 0320 	add.w	r3, r7, #32
 8004132:	2230      	movs	r2, #48	; 0x30
 8004134:	2100      	movs	r1, #0
 8004136:	4618      	mov	r0, r3
 8004138:	f008 fb26 	bl	800c788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800413c:	f107 030c 	add.w	r3, r7, #12
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
 8004144:	605a      	str	r2, [r3, #4]
 8004146:	609a      	str	r2, [r3, #8]
 8004148:	60da      	str	r2, [r3, #12]
 800414a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800414c:	2300      	movs	r3, #0
 800414e:	60bb      	str	r3, [r7, #8]
 8004150:	4b28      	ldr	r3, [pc, #160]	; (80041f4 <SystemClock_Config+0xcc>)
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	4a27      	ldr	r2, [pc, #156]	; (80041f4 <SystemClock_Config+0xcc>)
 8004156:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800415a:	6413      	str	r3, [r2, #64]	; 0x40
 800415c:	4b25      	ldr	r3, [pc, #148]	; (80041f4 <SystemClock_Config+0xcc>)
 800415e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004164:	60bb      	str	r3, [r7, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004168:	2300      	movs	r3, #0
 800416a:	607b      	str	r3, [r7, #4]
 800416c:	4b22      	ldr	r3, [pc, #136]	; (80041f8 <SystemClock_Config+0xd0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a21      	ldr	r2, [pc, #132]	; (80041f8 <SystemClock_Config+0xd0>)
 8004172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004176:	6013      	str	r3, [r2, #0]
 8004178:	4b1f      	ldr	r3, [pc, #124]	; (80041f8 <SystemClock_Config+0xd0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004180:	607b      	str	r3, [r7, #4]
 8004182:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004184:	2301      	movs	r3, #1
 8004186:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800418e:	2302      	movs	r3, #2
 8004190:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004192:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004196:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004198:	2308      	movs	r3, #8
 800419a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800419c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80041a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041a2:	2302      	movs	r3, #2
 80041a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80041a6:	2304      	movs	r3, #4
 80041a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041aa:	f107 0320 	add.w	r3, r7, #32
 80041ae:	4618      	mov	r0, r3
 80041b0:	f003 fa18 	bl	80075e4 <HAL_RCC_OscConfig>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80041ba:	f000 fa9d 	bl	80046f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041be:	230f      	movs	r3, #15
 80041c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041c2:	2302      	movs	r3, #2
 80041c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80041ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80041d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80041d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80041d6:	f107 030c 	add.w	r3, r7, #12
 80041da:	2105      	movs	r1, #5
 80041dc:	4618      	mov	r0, r3
 80041de:	f003 fc79 	bl	8007ad4 <HAL_RCC_ClockConfig>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80041e8:	f000 fa86 	bl	80046f8 <Error_Handler>
  }
}
 80041ec:	bf00      	nop
 80041ee:	3750      	adds	r7, #80	; 0x50
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40023800 	.word	0x40023800
 80041f8:	40007000 	.word	0x40007000

080041fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004202:	463b      	mov	r3, r7
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	605a      	str	r2, [r3, #4]
 800420a:	609a      	str	r2, [r3, #8]
 800420c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800420e:	4b28      	ldr	r3, [pc, #160]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004210:	4a28      	ldr	r2, [pc, #160]	; (80042b4 <MX_ADC1_Init+0xb8>)
 8004212:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004214:	4b26      	ldr	r3, [pc, #152]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004216:	2200      	movs	r2, #0
 8004218:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800421a:	4b25      	ldr	r3, [pc, #148]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800421c:	2200      	movs	r2, #0
 800421e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004220:	4b23      	ldr	r3, [pc, #140]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004222:	2204      	movs	r2, #4
 8004224:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004226:	4b22      	ldr	r3, [pc, #136]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004228:	2204      	movs	r2, #4
 800422a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800422c:	4b20      	ldr	r3, [pc, #128]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004234:	4b1e      	ldr	r3, [pc, #120]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004236:	2200      	movs	r2, #0
 8004238:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800423a:	4b1d      	ldr	r3, [pc, #116]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800423c:	4a1e      	ldr	r2, [pc, #120]	; (80042b8 <MX_ADC1_Init+0xbc>)
 800423e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004240:	4b1b      	ldr	r3, [pc, #108]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004242:	2200      	movs	r2, #0
 8004244:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004246:	4b1a      	ldr	r3, [pc, #104]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004248:	2202      	movs	r2, #2
 800424a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800424c:	4b18      	ldr	r3, [pc, #96]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004254:	4b16      	ldr	r3, [pc, #88]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004256:	2201      	movs	r2, #1
 8004258:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800425a:	4815      	ldr	r0, [pc, #84]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800425c:	f001 fae0 	bl	8005820 <HAL_ADC_Init>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8004266:	f000 fa47 	bl	80046f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800426a:	2308      	movs	r3, #8
 800426c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800426e:	2301      	movs	r3, #1
 8004270:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004272:	2300      	movs	r3, #0
 8004274:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004276:	463b      	mov	r3, r7
 8004278:	4619      	mov	r1, r3
 800427a:	480d      	ldr	r0, [pc, #52]	; (80042b0 <MX_ADC1_Init+0xb4>)
 800427c:	f001 fb14 	bl	80058a8 <HAL_ADC_ConfigChannel>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8004286:	f000 fa37 	bl	80046f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800428a:	2309      	movs	r3, #9
 800428c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800428e:	2302      	movs	r3, #2
 8004290:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004292:	463b      	mov	r3, r7
 8004294:	4619      	mov	r1, r3
 8004296:	4806      	ldr	r0, [pc, #24]	; (80042b0 <MX_ADC1_Init+0xb4>)
 8004298:	f001 fb06 	bl	80058a8 <HAL_ADC_ConfigChannel>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80042a2:	f000 fa29 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80042a6:	bf00      	nop
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	200006a8 	.word	0x200006a8
 80042b4:	40012000 	.word	0x40012000
 80042b8:	0f000001 	.word	0x0f000001

080042bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80042c0:	4b12      	ldr	r3, [pc, #72]	; (800430c <MX_I2C1_Init+0x50>)
 80042c2:	4a13      	ldr	r2, [pc, #76]	; (8004310 <MX_I2C1_Init+0x54>)
 80042c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80042c6:	4b11      	ldr	r3, [pc, #68]	; (800430c <MX_I2C1_Init+0x50>)
 80042c8:	4a12      	ldr	r2, [pc, #72]	; (8004314 <MX_I2C1_Init+0x58>)
 80042ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042cc:	4b0f      	ldr	r3, [pc, #60]	; (800430c <MX_I2C1_Init+0x50>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80042d2:	4b0e      	ldr	r3, [pc, #56]	; (800430c <MX_I2C1_Init+0x50>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042d8:	4b0c      	ldr	r3, [pc, #48]	; (800430c <MX_I2C1_Init+0x50>)
 80042da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80042de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042e0:	4b0a      	ldr	r3, [pc, #40]	; (800430c <MX_I2C1_Init+0x50>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80042e6:	4b09      	ldr	r3, [pc, #36]	; (800430c <MX_I2C1_Init+0x50>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042ec:	4b07      	ldr	r3, [pc, #28]	; (800430c <MX_I2C1_Init+0x50>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042f2:	4b06      	ldr	r3, [pc, #24]	; (800430c <MX_I2C1_Init+0x50>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042f8:	4804      	ldr	r0, [pc, #16]	; (800430c <MX_I2C1_Init+0x50>)
 80042fa:	f002 fba3 	bl	8006a44 <HAL_I2C_Init>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004304:	f000 f9f8 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004308:	bf00      	nop
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20000750 	.word	0x20000750
 8004310:	40005400 	.word	0x40005400
 8004314:	000186a0 	.word	0x000186a0

08004318 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800431c:	4b13      	ldr	r3, [pc, #76]	; (800436c <MX_I2S3_Init+0x54>)
 800431e:	4a14      	ldr	r2, [pc, #80]	; (8004370 <MX_I2S3_Init+0x58>)
 8004320:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <MX_I2S3_Init+0x54>)
 8004324:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004328:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800432a:	4b10      	ldr	r3, [pc, #64]	; (800436c <MX_I2S3_Init+0x54>)
 800432c:	2200      	movs	r2, #0
 800432e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <MX_I2S3_Init+0x54>)
 8004332:	2200      	movs	r2, #0
 8004334:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8004336:	4b0d      	ldr	r3, [pc, #52]	; (800436c <MX_I2S3_Init+0x54>)
 8004338:	f44f 7200 	mov.w	r2, #512	; 0x200
 800433c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <MX_I2S3_Init+0x54>)
 8004340:	f64a 4244 	movw	r2, #44100	; 0xac44
 8004344:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <MX_I2S3_Init+0x54>)
 8004348:	2200      	movs	r2, #0
 800434a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800434c:	4b07      	ldr	r3, [pc, #28]	; (800436c <MX_I2S3_Init+0x54>)
 800434e:	2200      	movs	r2, #0
 8004350:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8004352:	4b06      	ldr	r3, [pc, #24]	; (800436c <MX_I2S3_Init+0x54>)
 8004354:	2200      	movs	r2, #0
 8004356:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8004358:	4804      	ldr	r0, [pc, #16]	; (800436c <MX_I2S3_Init+0x54>)
 800435a:	f002 fcb7 	bl	8006ccc <HAL_I2S_Init>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d001      	beq.n	8004368 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8004364:	f000 f9c8 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8004368:	bf00      	nop
 800436a:	bd80      	pop	{r7, pc}
 800436c:	200007a4 	.word	0x200007a4
 8004370:	40003c00 	.word	0x40003c00

08004374 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004378:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <MX_SPI1_Init+0x64>)
 800437a:	4a18      	ldr	r2, [pc, #96]	; (80043dc <MX_SPI1_Init+0x68>)
 800437c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800437e:	4b16      	ldr	r3, [pc, #88]	; (80043d8 <MX_SPI1_Init+0x64>)
 8004380:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004386:	4b14      	ldr	r3, [pc, #80]	; (80043d8 <MX_SPI1_Init+0x64>)
 8004388:	2200      	movs	r2, #0
 800438a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800438c:	4b12      	ldr	r3, [pc, #72]	; (80043d8 <MX_SPI1_Init+0x64>)
 800438e:	2200      	movs	r2, #0
 8004390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004392:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <MX_SPI1_Init+0x64>)
 8004394:	2200      	movs	r2, #0
 8004396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004398:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <MX_SPI1_Init+0x64>)
 800439a:	2200      	movs	r2, #0
 800439c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800439e:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80043a6:	4b0c      	ldr	r3, [pc, #48]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043a8:	2208      	movs	r2, #8
 80043aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80043ac:	4b0a      	ldr	r3, [pc, #40]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80043b2:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043b8:	4b07      	ldr	r3, [pc, #28]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80043be:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043c0:	220a      	movs	r2, #10
 80043c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80043c4:	4804      	ldr	r0, [pc, #16]	; (80043d8 <MX_SPI1_Init+0x64>)
 80043c6:	f003 ff17 	bl	80081f8 <HAL_SPI_Init>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80043d0:	f000 f992 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043d4:	bf00      	nop
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	2000084c 	.word	0x2000084c
 80043dc:	40013000 	.word	0x40013000

080043e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80043e4:	4b11      	ldr	r3, [pc, #68]	; (800442c <MX_USART2_UART_Init+0x4c>)
 80043e6:	4a12      	ldr	r2, [pc, #72]	; (8004430 <MX_USART2_UART_Init+0x50>)
 80043e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80043ea:	4b10      	ldr	r3, [pc, #64]	; (800442c <MX_USART2_UART_Init+0x4c>)
 80043ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043f2:	4b0e      	ldr	r3, [pc, #56]	; (800442c <MX_USART2_UART_Init+0x4c>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043f8:	4b0c      	ldr	r3, [pc, #48]	; (800442c <MX_USART2_UART_Init+0x4c>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80043fe:	4b0b      	ldr	r3, [pc, #44]	; (800442c <MX_USART2_UART_Init+0x4c>)
 8004400:	2200      	movs	r2, #0
 8004402:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <MX_USART2_UART_Init+0x4c>)
 8004406:	220c      	movs	r2, #12
 8004408:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800440a:	4b08      	ldr	r3, [pc, #32]	; (800442c <MX_USART2_UART_Init+0x4c>)
 800440c:	2200      	movs	r2, #0
 800440e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <MX_USART2_UART_Init+0x4c>)
 8004412:	2200      	movs	r2, #0
 8004414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004416:	4805      	ldr	r0, [pc, #20]	; (800442c <MX_USART2_UART_Init+0x4c>)
 8004418:	f004 ff6c 	bl	80092f4 <HAL_UART_Init>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004422:	f000 f969 	bl	80046f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	200008a4 	.word	0x200008a4
 8004430:	40004400 	.word	0x40004400

08004434 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800443a:	2300      	movs	r3, #0
 800443c:	607b      	str	r3, [r7, #4]
 800443e:	4b17      	ldr	r3, [pc, #92]	; (800449c <MX_DMA_Init+0x68>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	4a16      	ldr	r2, [pc, #88]	; (800449c <MX_DMA_Init+0x68>)
 8004444:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004448:	6313      	str	r3, [r2, #48]	; 0x30
 800444a:	4b14      	ldr	r3, [pc, #80]	; (800449c <MX_DMA_Init+0x68>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004452:	607b      	str	r3, [r7, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004456:	2300      	movs	r3, #0
 8004458:	603b      	str	r3, [r7, #0]
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <MX_DMA_Init+0x68>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	4a0f      	ldr	r2, [pc, #60]	; (800449c <MX_DMA_Init+0x68>)
 8004460:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004464:	6313      	str	r3, [r2, #48]	; 0x30
 8004466:	4b0d      	ldr	r3, [pc, #52]	; (800449c <MX_DMA_Init+0x68>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004472:	2200      	movs	r2, #0
 8004474:	2100      	movs	r1, #0
 8004476:	2010      	movs	r0, #16
 8004478:	f001 fcec 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800447c:	2010      	movs	r0, #16
 800447e:	f001 fd05 	bl	8005e8c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004482:	2200      	movs	r2, #0
 8004484:	2100      	movs	r1, #0
 8004486:	2038      	movs	r0, #56	; 0x38
 8004488:	f001 fce4 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800448c:	2038      	movs	r0, #56	; 0x38
 800448e:	f001 fcfd 	bl	8005e8c <HAL_NVIC_EnableIRQ>

}
 8004492:	bf00      	nop
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40023800 	.word	0x40023800

080044a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08c      	sub	sp, #48	; 0x30
 80044a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044a6:	f107 031c 	add.w	r3, r7, #28
 80044aa:	2200      	movs	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	605a      	str	r2, [r3, #4]
 80044b0:	609a      	str	r2, [r3, #8]
 80044b2:	60da      	str	r2, [r3, #12]
 80044b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	4b59      	ldr	r3, [pc, #356]	; (8004620 <MX_GPIO_Init+0x180>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044be:	4a58      	ldr	r2, [pc, #352]	; (8004620 <MX_GPIO_Init+0x180>)
 80044c0:	f043 0310 	orr.w	r3, r3, #16
 80044c4:	6313      	str	r3, [r2, #48]	; 0x30
 80044c6:	4b56      	ldr	r3, [pc, #344]	; (8004620 <MX_GPIO_Init+0x180>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ca:	f003 0310 	and.w	r3, r3, #16
 80044ce:	61bb      	str	r3, [r7, #24]
 80044d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	4b52      	ldr	r3, [pc, #328]	; (8004620 <MX_GPIO_Init+0x180>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	4a51      	ldr	r2, [pc, #324]	; (8004620 <MX_GPIO_Init+0x180>)
 80044dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044e0:	6313      	str	r3, [r2, #48]	; 0x30
 80044e2:	4b4f      	ldr	r3, [pc, #316]	; (8004620 <MX_GPIO_Init+0x180>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	613b      	str	r3, [r7, #16]
 80044f2:	4b4b      	ldr	r3, [pc, #300]	; (8004620 <MX_GPIO_Init+0x180>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	4a4a      	ldr	r2, [pc, #296]	; (8004620 <MX_GPIO_Init+0x180>)
 80044f8:	f043 0301 	orr.w	r3, r3, #1
 80044fc:	6313      	str	r3, [r2, #48]	; 0x30
 80044fe:	4b48      	ldr	r3, [pc, #288]	; (8004620 <MX_GPIO_Init+0x180>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	613b      	str	r3, [r7, #16]
 8004508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	4b44      	ldr	r3, [pc, #272]	; (8004620 <MX_GPIO_Init+0x180>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	4a43      	ldr	r2, [pc, #268]	; (8004620 <MX_GPIO_Init+0x180>)
 8004514:	f043 0302 	orr.w	r3, r3, #2
 8004518:	6313      	str	r3, [r2, #48]	; 0x30
 800451a:	4b41      	ldr	r3, [pc, #260]	; (8004620 <MX_GPIO_Init+0x180>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004526:	2300      	movs	r3, #0
 8004528:	60bb      	str	r3, [r7, #8]
 800452a:	4b3d      	ldr	r3, [pc, #244]	; (8004620 <MX_GPIO_Init+0x180>)
 800452c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452e:	4a3c      	ldr	r2, [pc, #240]	; (8004620 <MX_GPIO_Init+0x180>)
 8004530:	f043 0308 	orr.w	r3, r3, #8
 8004534:	6313      	str	r3, [r2, #48]	; 0x30
 8004536:	4b3a      	ldr	r3, [pc, #232]	; (8004620 <MX_GPIO_Init+0x180>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	60bb      	str	r3, [r7, #8]
 8004540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	607b      	str	r3, [r7, #4]
 8004546:	4b36      	ldr	r3, [pc, #216]	; (8004620 <MX_GPIO_Init+0x180>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454a:	4a35      	ldr	r2, [pc, #212]	; (8004620 <MX_GPIO_Init+0x180>)
 800454c:	f043 0304 	orr.w	r3, r3, #4
 8004550:	6313      	str	r3, [r2, #48]	; 0x30
 8004552:	4b33      	ldr	r3, [pc, #204]	; (8004620 <MX_GPIO_Init+0x180>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	607b      	str	r3, [r7, #4]
 800455c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800455e:	2200      	movs	r2, #0
 8004560:	2110      	movs	r1, #16
 8004562:	4830      	ldr	r0, [pc, #192]	; (8004624 <MX_GPIO_Init+0x184>)
 8004564:	f002 fa22 	bl	80069ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOT1_GPIO_Port, BOOT1_Pin, GPIO_PIN_RESET);
 8004568:	2200      	movs	r2, #0
 800456a:	2104      	movs	r1, #4
 800456c:	482e      	ldr	r0, [pc, #184]	; (8004628 <MX_GPIO_Init+0x188>)
 800456e:	f002 fa1d 	bl	80069ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_led_green_Pin|LD3_led_orange_Pin|LD5_led_red_Pin|LD6_led_blue_Pin, GPIO_PIN_RESET);
 8004572:	2200      	movs	r2, #0
 8004574:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8004578:	482c      	ldr	r0, [pc, #176]	; (800462c <MX_GPIO_Init+0x18c>)
 800457a:	f002 fa17 	bl	80069ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800457e:	2310      	movs	r3, #16
 8004580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004582:	2301      	movs	r3, #1
 8004584:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004586:	2300      	movs	r3, #0
 8004588:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800458a:	2300      	movs	r3, #0
 800458c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800458e:	f107 031c 	add.w	r3, r7, #28
 8004592:	4619      	mov	r1, r3
 8004594:	4823      	ldr	r0, [pc, #140]	; (8004624 <MX_GPIO_Init+0x184>)
 8004596:	f001 ff71 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_blue_Pin */
  GPIO_InitStruct.Pin = btn_blue_Pin;
 800459a:	2301      	movs	r3, #1
 800459c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800459e:	2300      	movs	r3, #0
 80045a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(btn_blue_GPIO_Port, &GPIO_InitStruct);
 80045a6:	f107 031c 	add.w	r3, r7, #28
 80045aa:	4619      	mov	r1, r3
 80045ac:	4820      	ldr	r0, [pc, #128]	; (8004630 <MX_GPIO_Init+0x190>)
 80045ae:	f001 ff65 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80045b2:	2304      	movs	r3, #4
 80045b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045b6:	2301      	movs	r3, #1
 80045b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045be:	2300      	movs	r3, #0
 80045c0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80045c2:	f107 031c 	add.w	r3, r7, #28
 80045c6:	4619      	mov	r1, r3
 80045c8:	4817      	ldr	r0, [pc, #92]	; (8004628 <MX_GPIO_Init+0x188>)
 80045ca:	f001 ff57 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_led_green_Pin LD3_led_orange_Pin LD5_led_red_Pin LD6_led_blue_Pin */
  GPIO_InitStruct.Pin = LD4_led_green_Pin|LD3_led_orange_Pin|LD5_led_red_Pin|LD6_led_blue_Pin;
 80045ce:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80045d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d4:	2301      	movs	r3, #1
 80045d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d8:	2300      	movs	r3, #0
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045dc:	2300      	movs	r3, #0
 80045de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045e0:	f107 031c 	add.w	r3, r7, #28
 80045e4:	4619      	mov	r1, r3
 80045e6:	4811      	ldr	r0, [pc, #68]	; (800462c <MX_GPIO_Init+0x18c>)
 80045e8:	f001 ff48 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80045ec:	2301      	movs	r3, #1
 80045ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80045f0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80045f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045fa:	f107 031c 	add.w	r3, r7, #28
 80045fe:	4619      	mov	r1, r3
 8004600:	4808      	ldr	r0, [pc, #32]	; (8004624 <MX_GPIO_Init+0x184>)
 8004602:	f001 ff3b 	bl	800647c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	210f      	movs	r1, #15
 800460a:	2006      	movs	r0, #6
 800460c:	f001 fc22 	bl	8005e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004610:	2006      	movs	r0, #6
 8004612:	f001 fc3b 	bl	8005e8c <HAL_NVIC_EnableIRQ>

}
 8004616:	bf00      	nop
 8004618:	3730      	adds	r7, #48	; 0x30
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40023800 	.word	0x40023800
 8004624:	40021000 	.word	0x40021000
 8004628:	40020400 	.word	0x40020400
 800462c:	40020c00 	.word	0x40020c00
 8004630:	40020000 	.word	0x40020000

08004634 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	if (GPIO_Pin == GPIO_PIN_0) {
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d137      	bne.n	80046b4 <HAL_GPIO_EXTI_Callback+0x80>
		xHigherPriorityTaskWoken = pdFALSE;
 8004644:	2300      	movs	r3, #0
 8004646:	60fb      	str	r3, [r7, #12]
		if (flag == pdTRUE) {
 8004648:	4b1c      	ldr	r3, [pc, #112]	; (80046bc <HAL_GPIO_EXTI_Callback+0x88>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d107      	bne.n	8004660 <HAL_GPIO_EXTI_Callback+0x2c>
			xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
 8004650:	4b1b      	ldr	r3, [pc, #108]	; (80046c0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f107 020c 	add.w	r2, r7, #12
 8004658:	4611      	mov	r1, r2
 800465a:	4618      	mov	r0, r3
 800465c:	f005 ff2c 	bl	800a4b8 <xQueueGiveFromISR>
		} else {
			//do nothing
		}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8004660:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004664:	4817      	ldr	r0, [pc, #92]	; (80046c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8004666:	f002 f9ba 	bl	80069de <HAL_GPIO_TogglePin>
		uint8_t data_1 = 0x5f | 0x80;
 800466a:	23df      	movs	r3, #223	; 0xdf
 800466c:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800466e:	2200      	movs	r2, #0
 8004670:	2108      	movs	r1, #8
 8004672:	4815      	ldr	r0, [pc, #84]	; (80046c8 <HAL_GPIO_EXTI_Callback+0x94>)
 8004674:	f002 f99a 	bl	80069ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &data_1, 1, 10);
 8004678:	f107 010b 	add.w	r1, r7, #11
 800467c:	230a      	movs	r3, #10
 800467e:	2201      	movs	r2, #1
 8004680:	4812      	ldr	r0, [pc, #72]	; (80046cc <HAL_GPIO_EXTI_Callback+0x98>)
 8004682:	f003 fe6a 	bl	800835a <HAL_SPI_Transmit>
		////	HAL_Delay(10);
		HAL_SPI_Receive(&hspi1, &data_1, 1, 10);
 8004686:	f107 010b 	add.w	r1, r7, #11
 800468a:	230a      	movs	r3, #10
 800468c:	2201      	movs	r2, #1
 800468e:	480f      	ldr	r0, [pc, #60]	; (80046cc <HAL_GPIO_EXTI_Callback+0x98>)
 8004690:	f003 ff9f 	bl	80085d2 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8004694:	2201      	movs	r2, #1
 8004696:	2108      	movs	r1, #8
 8004698:	480b      	ldr	r0, [pc, #44]	; (80046c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800469a:	f002 f987 	bl	80069ac <HAL_GPIO_WritePin>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <HAL_GPIO_EXTI_Callback+0x80>
 80046a4:	4b0a      	ldr	r3, [pc, #40]	; (80046d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 80046a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	f3bf 8f6f 	isb	sy
	}

}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	20000000 	.word	0x20000000
 80046c0:	200008e8 	.word	0x200008e8
 80046c4:	40020c00 	.word	0x40020c00
 80046c8:	40021000 	.word	0x40021000
 80046cc:	2000084c 	.word	0x2000084c
 80046d0:	e000ed04 	.word	0xe000ed04

080046d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a04      	ldr	r2, [pc, #16]	; (80046f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d101      	bne.n	80046ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80046e6:	f001 f857 	bl	8005798 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	40001000 	.word	0x40001000

080046f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046fc:	b672      	cpsid	i
}
 80046fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004700:	e7fe      	b.n	8004700 <Error_Handler+0x8>
	...

08004704 <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8004708:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <SPI1_Error+0x34>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <SPI1_Error+0x34>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004716:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8004718:	4807      	ldr	r0, [pc, #28]	; (8004738 <SPI1_Error+0x34>)
 800471a:	f003 fdf6 	bl	800830a <HAL_SPI_DeInit>
    MX_SPI1_Init();
 800471e:	f7ff fe29 	bl	8004374 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <SPI1_Error+0x34>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b03      	ldr	r3, [pc, #12]	; (8004738 <SPI1_Error+0x34>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004730:	601a      	str	r2, [r3, #0]
}
 8004732:	bf00      	nop
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	2000084c 	.word	0x2000084c

0800473c <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af02      	add	r7, sp, #8
 8004742:	4603      	mov	r3, r0
 8004744:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 800474a:	f107 020f 	add.w	r2, r7, #15
 800474e:	1df9      	adds	r1, r7, #7
 8004750:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	2301      	movs	r3, #1
 8004758:	4806      	ldr	r0, [pc, #24]	; (8004774 <SPI1_ReadWriteByte+0x38>)
 800475a:	f004 f84b 	bl	80087f4 <HAL_SPI_TransmitReceive>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d001      	beq.n	8004768 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8004764:	f7ff ffce 	bl	8004704 <SPI1_Error>
    }
    return RxData;
 8004768:	7bfb      	ldrb	r3, [r7, #15]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	2000084c 	.word	0x2000084c

08004778 <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	4603      	mov	r3, r0
 8004780:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff ffd9 	bl	800473c <SPI1_ReadWriteByte>
 800478a:	4603      	mov	r3, r0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <SD_SPI_Init>:

/// SPI
void SD_SPI_Init(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8004798:	f7ff fdec 	bl	8004374 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 800479c:	4b08      	ldr	r3, [pc, #32]	; (80047c0 <SD_SPI_Init+0x2c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <SD_SPI_Init+0x2c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047aa:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 80047ac:	20ff      	movs	r0, #255	; 0xff
 80047ae:	f7ff ffe3 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 80047b2:	2201      	movs	r2, #1
 80047b4:	2110      	movs	r1, #16
 80047b6:	4803      	ldr	r0, [pc, #12]	; (80047c4 <SD_SPI_Init+0x30>)
 80047b8:	f002 f8f8 	bl	80069ac <HAL_GPIO_WritePin>
}
 80047bc:	bf00      	nop
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	2000084c 	.word	0x2000084c
 80047c4:	40021000 	.word	0x40021000

080047c8 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
    SD_CS_H();
 80047cc:	2201      	movs	r2, #1
 80047ce:	2110      	movs	r1, #16
 80047d0:	4803      	ldr	r0, [pc, #12]	; (80047e0 <SD_DisSelect+0x18>)
 80047d2:	f002 f8eb 	bl	80069ac <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 80047d6:	20ff      	movs	r0, #255	; 0xff
 80047d8:	f7ff ffce 	bl	8004778 <SD_SPI_ReadWriteByte>
}
 80047dc:	bf00      	nop
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40021000 	.word	0x40021000

080047e4 <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
    SD_CS_L();
 80047e8:	2200      	movs	r2, #0
 80047ea:	2110      	movs	r1, #16
 80047ec:	4807      	ldr	r0, [pc, #28]	; (800480c <SD_Select+0x28>)
 80047ee:	f002 f8dd 	bl	80069ac <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 80047f2:	f000 f80d 	bl	8004810 <SD_WaitReady>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <SD_Select+0x1c>
 80047fc:	2300      	movs	r3, #0
 80047fe:	e002      	b.n	8004806 <SD_Select+0x22>
    SD_DisSelect();
 8004800:	f7ff ffe2 	bl	80047c8 <SD_DisSelect>
    return 1;//
 8004804:	2301      	movs	r3, #1
}
 8004806:	4618      	mov	r0, r3
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	40021000 	.word	0x40021000

08004810 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8004816:	2300      	movs	r3, #0
 8004818:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 800481a:	20ff      	movs	r0, #255	; 0xff
 800481c:	f7ff ffac 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004820:	4603      	mov	r3, r0
 8004822:	2bff      	cmp	r3, #255	; 0xff
 8004824:	d101      	bne.n	800482a <SD_WaitReady+0x1a>
 8004826:	2300      	movs	r3, #0
 8004828:	e008      	b.n	800483c <SD_WaitReady+0x2c>
        t++;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3301      	adds	r3, #1
 800482e:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8004836:	4293      	cmp	r3, r2
 8004838:	d3ef      	bcc.n	800481a <SD_WaitReady+0xa>
    return 1;
 800483a:	2301      	movs	r3, #1
}
 800483c:	4618      	mov	r0, r3
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	4603      	mov	r3, r0
 800484c:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 800484e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004852:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 8004854:	e002      	b.n	800485c <SD_GetResponse+0x18>
 8004856:	89fb      	ldrh	r3, [r7, #14]
 8004858:	3b01      	subs	r3, #1
 800485a:	81fb      	strh	r3, [r7, #14]
 800485c:	20ff      	movs	r0, #255	; 0xff
 800485e:	f7ff ff8b 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004862:	4603      	mov	r3, r0
 8004864:	461a      	mov	r2, r3
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	4293      	cmp	r3, r2
 800486a:	d002      	beq.n	8004872 <SD_GetResponse+0x2e>
 800486c:	89fb      	ldrh	r3, [r7, #14]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f1      	bne.n	8004856 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 8004872:	89fb      	ldrh	r3, [r7, #14]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <SD_GetResponse+0x38>
 8004878:	23ff      	movs	r3, #255	; 0xff
 800487a:	e000      	b.n	800487e <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
 800488e:	460b      	mov	r3, r1
 8004890:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 8004892:	20fe      	movs	r0, #254	; 0xfe
 8004894:	f7ff ffd6 	bl	8004844 <SD_GetResponse>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00b      	beq.n	80048b6 <SD_RecvData+0x30>
 800489e:	2301      	movs	r3, #1
 80048a0:	e015      	b.n	80048ce <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 80048a2:	20ff      	movs	r0, #255	; 0xff
 80048a4:	f7ff ff68 	bl	8004778 <SD_SPI_ReadWriteByte>
 80048a8:	4603      	mov	r3, r0
 80048aa:	461a      	mov	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	701a      	strb	r2, [r3, #0]
        buf++;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3301      	adds	r3, #1
 80048b4:	607b      	str	r3, [r7, #4]
    while (len--) //
 80048b6:	887b      	ldrh	r3, [r7, #2]
 80048b8:	1e5a      	subs	r2, r3, #1
 80048ba:	807a      	strh	r2, [r7, #2]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f0      	bne.n	80048a2 <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 80048c0:	20ff      	movs	r0, #255	; 0xff
 80048c2:	f7ff ff59 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 80048c6:	20ff      	movs	r0, #255	; 0xff
 80048c8:	f7ff ff56 	bl	8004778 <SD_SPI_ReadWriteByte>
    return 0;//
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <SD_SendBlock>:
 * @param  buf size=512
 * @param  cmd 
 * @return     0  other
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b084      	sub	sp, #16
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	460b      	mov	r3, r1
 80048e0:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //
 80048e2:	f7ff ff95 	bl	8004810 <SD_WaitReady>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <SD_SendBlock+0x1a>
 80048ec:	2301      	movs	r3, #1
 80048ee:	e02a      	b.n	8004946 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 80048f0:	78fb      	ldrb	r3, [r7, #3]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff ff40 	bl	8004778 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	2bfd      	cmp	r3, #253	; 0xfd
 80048fc:	d022      	beq.n	8004944 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //,
 80048fe:	2300      	movs	r3, #0
 8004900:	81fb      	strh	r3, [r7, #14]
 8004902:	e009      	b.n	8004918 <SD_SendBlock+0x42>
 8004904:	89fb      	ldrh	r3, [r7, #14]
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	4413      	add	r3, r2
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff ff33 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004912:	89fb      	ldrh	r3, [r7, #14]
 8004914:	3301      	adds	r3, #1
 8004916:	81fb      	strh	r3, [r7, #14]
 8004918:	89fb      	ldrh	r3, [r7, #14]
 800491a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800491e:	d3f1      	bcc.n	8004904 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//crc
 8004920:	20ff      	movs	r0, #255	; 0xff
 8004922:	f7ff ff29 	bl	8004778 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8004926:	20ff      	movs	r0, #255	; 0xff
 8004928:	f7ff ff26 	bl	8004778 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //
 800492c:	20ff      	movs	r0, #255	; 0xff
 800492e:	f7ff ff23 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004932:	4603      	mov	r3, r0
 8004934:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //
 8004936:	89fb      	ldrh	r3, [r7, #14]
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	2b05      	cmp	r3, #5
 800493e:	d001      	beq.n	8004944 <SD_SendBlock+0x6e>
 8004940:	2302      	movs	r3, #2
 8004942:	e000      	b.n	8004946 <SD_SendBlock+0x70>
    }
    return 0;//
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	4603      	mov	r3, r0
 8004956:	6039      	str	r1, [r7, #0]
 8004958:	71fb      	strb	r3, [r7, #7]
 800495a:	4613      	mov	r3, r2
 800495c:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 800495e:	2300      	movs	r3, #0
 8004960:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 8004962:	f7ff ff31 	bl	80047c8 <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8004966:	f7ff ff3d 	bl	80047e4 <SD_Select>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <SD_SendCmd+0x26>
 8004970:	23ff      	movs	r3, #255	; 0xff
 8004972:	e038      	b.n	80049e6 <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8004974:	79fb      	ldrb	r3, [r7, #7]
 8004976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800497a:	b2db      	uxtb	r3, r3
 800497c:	4618      	mov	r0, r3
 800497e:	f7ff fefb 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	0e1b      	lsrs	r3, r3, #24
 8004986:	b2db      	uxtb	r3, r3
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff fef5 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	0c1b      	lsrs	r3, r3, #16
 8004992:	b2db      	uxtb	r3, r3
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff feef 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	0a1b      	lsrs	r3, r3, #8
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff fee9 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7ff fee4 	bl	8004778 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 80049b0:	79bb      	ldrb	r3, [r7, #6]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff fee0 	bl	8004778 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 80049b8:	79fb      	ldrb	r3, [r7, #7]
 80049ba:	2b0c      	cmp	r3, #12
 80049bc:	d102      	bne.n	80049c4 <SD_SendCmd+0x76>
 80049be:	20ff      	movs	r0, #255	; 0xff
 80049c0:	f7ff feda 	bl	8004778 <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 80049c4:	231f      	movs	r3, #31
 80049c6:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 80049c8:	20ff      	movs	r0, #255	; 0xff
 80049ca:	f7ff fed5 	bl	8004778 <SD_SPI_ReadWriteByte>
 80049ce:	4603      	mov	r3, r0
 80049d0:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 80049d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	da04      	bge.n	80049e4 <SD_SendCmd+0x96>
 80049da:	7bfb      	ldrb	r3, [r7, #15]
 80049dc:	1e5a      	subs	r2, r3, #1
 80049de:	73fa      	strb	r2, [r7, #15]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1f1      	bne.n	80049c8 <SD_SendCmd+0x7a>
    //
    return r1;
 80049e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b084      	sub	sp, #16
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 80049f6:	2201      	movs	r2, #1
 80049f8:	2100      	movs	r1, #0
 80049fa:	2009      	movs	r0, #9
 80049fc:	f7ff ffa7 	bl	800494e <SD_SendCmd>
 8004a00:	4603      	mov	r3, r0
 8004a02:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8004a04:	7bfb      	ldrb	r3, [r7, #15]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d105      	bne.n	8004a16 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 8004a0a:	2110      	movs	r1, #16
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff ff3a 	bl	8004886 <SD_RecvData>
 8004a12:	4603      	mov	r3, r0
 8004a14:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 8004a16:	f7ff fed7 	bl	80047c8 <SD_DisSelect>
    if (r1)return 1;
 8004a1a:	7bfb      	ldrb	r3, [r7, #15]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <SD_GetCSD+0x36>
 8004a20:	2301      	movs	r3, #1
 8004a22:	e000      	b.n	8004a26 <SD_GetCSD+0x38>
    else return 0;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b086      	sub	sp, #24
 8004a32:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 8004a34:	463b      	mov	r3, r7
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff ffd9 	bl	80049ee <SD_GetCSD>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <SD_GetSectorCount+0x18>
 8004a42:	2300      	movs	r3, #0
 8004a44:	e040      	b.n	8004ac8 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 8004a46:	783b      	ldrb	r3, [r7, #0]
 8004a48:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a4c:	2b40      	cmp	r3, #64	; 0x40
 8004a4e:	d10d      	bne.n	8004a6c <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8004a50:	7a7b      	ldrb	r3, [r7, #9]
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	7a3b      	ldrb	r3, [r7, #8]
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	021b      	lsls	r3, r3, #8
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3301      	adds	r3, #1
 8004a62:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8004a64:	8a3b      	ldrh	r3, [r7, #16]
 8004a66:	029b      	lsls	r3, r3, #10
 8004a68:	617b      	str	r3, [r7, #20]
 8004a6a:	e02c      	b.n	8004ac6 <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004a6c:	797b      	ldrb	r3, [r7, #5]
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	7abb      	ldrb	r3, [r7, #10]
 8004a76:	09db      	lsrs	r3, r3, #7
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	4413      	add	r3, r2
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	7a7b      	ldrb	r3, [r7, #9]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	f003 0306 	and.w	r3, r3, #6
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	4413      	add	r3, r2
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	3302      	adds	r3, #2
 8004a90:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8004a92:	7a3b      	ldrb	r3, [r7, #8]
 8004a94:	099b      	lsrs	r3, r3, #6
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	79bb      	ldrb	r3, [r7, #6]
 8004aa8:	029b      	lsls	r3, r3, #10
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	4413      	add	r3, r2
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 8004aba:	8a3a      	ldrh	r2, [r7, #16]
 8004abc:	7cfb      	ldrb	r3, [r7, #19]
 8004abe:	3b09      	subs	r3, #9
 8004ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac4:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8004ac6:	697b      	ldr	r3, [r7, #20]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <SD_Initialize>:
    if (retry == 200)return 1; //
    return 0;//
}
/// SD
uint8_t SD_Initialize(void)
{
 8004ad0:	b590      	push	{r4, r7, lr}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
    uint8_t r1;      // SD
    uint16_t retry;  // 
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//IO
 8004ad6:	f7ff fe5d 	bl	8004794 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//SD
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //74
 8004ada:	2300      	movs	r3, #0
 8004adc:	817b      	strh	r3, [r7, #10]
 8004ade:	e005      	b.n	8004aec <SD_Initialize+0x1c>
 8004ae0:	20ff      	movs	r0, #255	; 0xff
 8004ae2:	f7ff fe49 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004ae6:	897b      	ldrh	r3, [r7, #10]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	817b      	strh	r3, [r7, #10]
 8004aec:	897b      	ldrh	r3, [r7, #10]
 8004aee:	2b09      	cmp	r3, #9
 8004af0:	d9f6      	bls.n	8004ae0 <SD_Initialize+0x10>
    retry = 20;
 8004af2:	2314      	movs	r3, #20
 8004af4:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //IDLE
 8004af6:	2295      	movs	r2, #149	; 0x95
 8004af8:	2100      	movs	r1, #0
 8004afa:	2000      	movs	r0, #0
 8004afc:	f7ff ff27 	bl	800494e <SD_SendCmd>
 8004b00:	4603      	mov	r3, r0
 8004b02:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d004      	beq.n	8004b14 <SD_Initialize+0x44>
 8004b0a:	89bb      	ldrh	r3, [r7, #12]
 8004b0c:	1e5a      	subs	r2, r3, #1
 8004b0e:	81ba      	strh	r2, [r7, #12]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1f0      	bne.n	8004af6 <SD_Initialize+0x26>
    SD_Type = 0; //
 8004b14:	4b67      	ldr	r3, [pc, #412]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	f040 80b7 	bne.w	8004c90 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 8004b22:	2287      	movs	r2, #135	; 0x87
 8004b24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b28:	2008      	movs	r0, #8
 8004b2a:	f7ff ff10 	bl	800494e <SD_SendCmd>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d15f      	bne.n	8004bf4 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8004b34:	2300      	movs	r3, #0
 8004b36:	817b      	strh	r3, [r7, #10]
 8004b38:	e00d      	b.n	8004b56 <SD_Initialize+0x86>
 8004b3a:	897c      	ldrh	r4, [r7, #10]
 8004b3c:	20ff      	movs	r0, #255	; 0xff
 8004b3e:	f7ff fe1b 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004b42:	4603      	mov	r3, r0
 8004b44:	461a      	mov	r2, r3
 8004b46:	f104 0310 	add.w	r3, r4, #16
 8004b4a:	443b      	add	r3, r7
 8004b4c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004b50:	897b      	ldrh	r3, [r7, #10]
 8004b52:	3301      	adds	r3, #1
 8004b54:	817b      	strh	r3, [r7, #10]
 8004b56:	897b      	ldrh	r3, [r7, #10]
 8004b58:	2b03      	cmp	r3, #3
 8004b5a:	d9ee      	bls.n	8004b3a <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //2.7~3.6V
 8004b5c:	79bb      	ldrb	r3, [r7, #6]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	f040 8096 	bne.w	8004c90 <SD_Initialize+0x1c0>
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	2baa      	cmp	r3, #170	; 0xaa
 8004b68:	f040 8092 	bne.w	8004c90 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8004b6c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004b70:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8004b72:	2201      	movs	r2, #1
 8004b74:	2100      	movs	r1, #0
 8004b76:	2037      	movs	r0, #55	; 0x37
 8004b78:	f7ff fee9 	bl	800494e <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //CMD41
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004b82:	2029      	movs	r0, #41	; 0x29
 8004b84:	f7ff fee3 	bl	800494e <SD_SendCmd>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d004      	beq.n	8004b9c <SD_Initialize+0xcc>
 8004b92:	89bb      	ldrh	r3, [r7, #12]
 8004b94:	1e5a      	subs	r2, r3, #1
 8004b96:	81ba      	strh	r2, [r7, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1ea      	bne.n	8004b72 <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //SD2.0
 8004b9c:	89bb      	ldrh	r3, [r7, #12]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d076      	beq.n	8004c90 <SD_Initialize+0x1c0>
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	203a      	movs	r0, #58	; 0x3a
 8004ba8:	f7ff fed1 	bl	800494e <SD_SendCmd>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d16e      	bne.n	8004c90 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //OCR
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	817b      	strh	r3, [r7, #10]
 8004bb6:	e00d      	b.n	8004bd4 <SD_Initialize+0x104>
 8004bb8:	897c      	ldrh	r4, [r7, #10]
 8004bba:	20ff      	movs	r0, #255	; 0xff
 8004bbc:	f7ff fddc 	bl	8004778 <SD_SPI_ReadWriteByte>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f104 0310 	add.w	r3, r4, #16
 8004bc8:	443b      	add	r3, r7
 8004bca:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004bce:	897b      	ldrh	r3, [r7, #10]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	817b      	strh	r3, [r7, #10]
 8004bd4:	897b      	ldrh	r3, [r7, #10]
 8004bd6:	2b03      	cmp	r3, #3
 8004bd8:	d9ee      	bls.n	8004bb8 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //CCS
 8004bda:	793b      	ldrb	r3, [r7, #4]
 8004bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <SD_Initialize+0x11c>
 8004be4:	4b33      	ldr	r3, [pc, #204]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004be6:	2206      	movs	r2, #6
 8004be8:	701a      	strb	r2, [r3, #0]
 8004bea:	e051      	b.n	8004c90 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8004bec:	4b31      	ldr	r3, [pc, #196]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004bee:	2204      	movs	r2, #4
 8004bf0:	701a      	strb	r2, [r3, #0]
 8004bf2:	e04d      	b.n	8004c90 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//CMD55
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	2037      	movs	r0, #55	; 0x37
 8004bfa:	f7ff fea8 	bl	800494e <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//CMD41
 8004bfe:	2201      	movs	r2, #1
 8004c00:	2100      	movs	r1, #0
 8004c02:	2029      	movs	r0, #41	; 0x29
 8004c04:	f7ff fea3 	bl	800494e <SD_SendCmd>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d81a      	bhi.n	8004c48 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 8004c12:	4b28      	ldr	r3, [pc, #160]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004c14:	2202      	movs	r2, #2
 8004c16:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004c18:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c1c:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8004c1e:	2201      	movs	r2, #1
 8004c20:	2100      	movs	r1, #0
 8004c22:	2037      	movs	r0, #55	; 0x37
 8004c24:	f7ff fe93 	bl	800494e <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //CMD41
 8004c28:	2201      	movs	r2, #1
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	2029      	movs	r0, #41	; 0x29
 8004c2e:	f7ff fe8e 	bl	800494e <SD_SendCmd>
 8004c32:	4603      	mov	r3, r0
 8004c34:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d01a      	beq.n	8004c72 <SD_Initialize+0x1a2>
 8004c3c:	89bb      	ldrh	r3, [r7, #12]
 8004c3e:	1e5a      	subs	r2, r3, #1
 8004c40:	81ba      	strh	r2, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1eb      	bne.n	8004c1e <SD_Initialize+0x14e>
 8004c46:	e014      	b.n	8004c72 <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8004c48:	4b1a      	ldr	r3, [pc, #104]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004c4e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c52:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //CMD1
 8004c54:	2201      	movs	r2, #1
 8004c56:	2100      	movs	r1, #0
 8004c58:	2001      	movs	r0, #1
 8004c5a:	f7ff fe78 	bl	800494e <SD_SendCmd>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d004      	beq.n	8004c72 <SD_Initialize+0x1a2>
 8004c68:	89bb      	ldrh	r3, [r7, #12]
 8004c6a:	1e5a      	subs	r2, r3, #1
 8004c6c:	81ba      	strh	r2, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //
 8004c72:	89bb      	ldrh	r3, [r7, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d008      	beq.n	8004c8a <SD_Initialize+0x1ba>
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c7e:	2010      	movs	r0, #16
 8004c80:	f7ff fe65 	bl	800494e <SD_SendCmd>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d002      	beq.n	8004c90 <SD_Initialize+0x1c0>
 8004c8a:	4b0a      	ldr	r3, [pc, #40]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//
 8004c90:	f7ff fd9a 	bl	80047c8 <SD_DisSelect>
    if (SD_Type)return 0;
 8004c94:	4b07      	ldr	r3, [pc, #28]	; (8004cb4 <SD_Initialize+0x1e4>)
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <SD_Initialize+0x1d0>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e005      	b.n	8004cac <SD_Initialize+0x1dc>
    else if (r1)return r1;
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <SD_Initialize+0x1da>
 8004ca6:	7bfb      	ldrb	r3, [r7, #15]
 8004ca8:	e000      	b.n	8004cac <SD_Initialize+0x1dc>
    return 0xaa;//
 8004caa:	23aa      	movs	r3, #170	; 0xaa
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd90      	pop	{r4, r7, pc}
 8004cb4:	200008f0 	.word	0x200008f0

08004cb8 <SD_ReadDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //
 8004cc6:	4b21      	ldr	r3, [pc, #132]	; (8004d4c <SD_ReadDisk+0x94>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b06      	cmp	r3, #6
 8004ccc:	d002      	beq.n	8004cd4 <SD_ReadDisk+0x1c>
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	025b      	lsls	r3, r3, #9
 8004cd2:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004cd4:	79fb      	ldrb	r3, [r7, #7]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d111      	bne.n	8004cfe <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //
 8004cda:	2201      	movs	r2, #1
 8004cdc:	68b9      	ldr	r1, [r7, #8]
 8004cde:	2011      	movs	r0, #17
 8004ce0:	f7ff fe35 	bl	800494e <SD_SendCmd>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8004ce8:	7dfb      	ldrb	r3, [r7, #23]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d127      	bne.n	8004d3e <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //512
 8004cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f7ff fdc7 	bl	8004886 <SD_RecvData>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	75fb      	strb	r3, [r7, #23]
 8004cfc:	e01f      	b.n	8004d3e <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //
 8004cfe:	2201      	movs	r2, #1
 8004d00:	68b9      	ldr	r1, [r7, #8]
 8004d02:	2012      	movs	r0, #18
 8004d04:	f7ff fe23 	bl	800494e <SD_SendCmd>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //512
 8004d0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f7ff fdb8 	bl	8004886 <SD_RecvData>
 8004d16:	4603      	mov	r3, r0
 8004d18:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004d20:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 8004d22:	79fb      	ldrb	r3, [r7, #7]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	71fb      	strb	r3, [r7, #7]
 8004d28:	79fb      	ldrb	r3, [r7, #7]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <SD_ReadDisk+0x7c>
 8004d2e:	7dfb      	ldrb	r3, [r7, #23]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0eb      	beq.n	8004d0c <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//
 8004d34:	2201      	movs	r2, #1
 8004d36:	2100      	movs	r1, #0
 8004d38:	200c      	movs	r0, #12
 8004d3a:	f7ff fe08 	bl	800494e <SD_SendCmd>
    }
    SD_DisSelect();//
 8004d3e:	f7ff fd43 	bl	80047c8 <SD_DisSelect>
    return r1;//
 8004d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	200008f0 	.word	0x200008f0

08004d50 <SD_WriteDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //
 8004d5e:	4b2a      	ldr	r3, [pc, #168]	; (8004e08 <SD_WriteDisk+0xb8>)
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	2b06      	cmp	r3, #6
 8004d64:	d002      	beq.n	8004d6c <SD_WriteDisk+0x1c>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	025b      	lsls	r3, r3, #9
 8004d6a:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004d6c:	79fb      	ldrb	r3, [r7, #7]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d110      	bne.n	8004d94 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //
 8004d72:	2201      	movs	r2, #1
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	2018      	movs	r0, #24
 8004d78:	f7ff fde9 	bl	800494e <SD_SendCmd>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8004d80:	7dfb      	ldrb	r3, [r7, #23]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d138      	bne.n	8004df8 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //512
 8004d86:	21fe      	movs	r1, #254	; 0xfe
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f7ff fda4 	bl	80048d6 <SD_SendBlock>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	75fb      	strb	r3, [r7, #23]
 8004d92:	e031      	b.n	8004df8 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 8004d94:	4b1c      	ldr	r3, [pc, #112]	; (8004e08 <SD_WriteDisk+0xb8>)
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d00a      	beq.n	8004db2 <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	2100      	movs	r1, #0
 8004da0:	2037      	movs	r0, #55	; 0x37
 8004da2:	f7ff fdd4 	bl	800494e <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //
 8004da6:	79fb      	ldrb	r3, [r7, #7]
 8004da8:	2201      	movs	r2, #1
 8004daa:	4619      	mov	r1, r3
 8004dac:	2017      	movs	r0, #23
 8004dae:	f7ff fdce 	bl	800494e <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //
 8004db2:	2201      	movs	r2, #1
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	2019      	movs	r0, #25
 8004db8:	f7ff fdc9 	bl	800494e <SD_SendCmd>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8004dc0:	7dfb      	ldrb	r3, [r7, #23]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d118      	bne.n	8004df8 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //512
 8004dc6:	21fc      	movs	r1, #252	; 0xfc
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f7ff fd84 	bl	80048d6 <SD_SendBlock>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004dd8:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	71fb      	strb	r3, [r7, #7]
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <SD_WriteDisk+0x9c>
 8004de6:	7dfb      	ldrb	r3, [r7, #23]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0ec      	beq.n	8004dc6 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //512
 8004dec:	21fd      	movs	r1, #253	; 0xfd
 8004dee:	2000      	movs	r0, #0
 8004df0:	f7ff fd71 	bl	80048d6 <SD_SendBlock>
 8004df4:	4603      	mov	r3, r0
 8004df6:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//
 8004df8:	f7ff fce6 	bl	80047c8 <SD_DisSelect>
    return r1;//
 8004dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3718      	adds	r7, #24
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	200008f0 	.word	0x200008f0

08004e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e12:	2300      	movs	r3, #0
 8004e14:	607b      	str	r3, [r7, #4]
 8004e16:	4b10      	ldr	r3, [pc, #64]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e1a:	4a0f      	ldr	r2, [pc, #60]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e20:	6453      	str	r3, [r2, #68]	; 0x44
 8004e22:	4b0d      	ldr	r3, [pc, #52]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e2a:	607b      	str	r3, [r7, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e2e:	2300      	movs	r3, #0
 8004e30:	603b      	str	r3, [r7, #0]
 8004e32:	4b09      	ldr	r3, [pc, #36]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e36:	4a08      	ldr	r2, [pc, #32]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e3e:	4b06      	ldr	r3, [pc, #24]	; (8004e58 <HAL_MspInit+0x4c>)
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40023800 	.word	0x40023800

08004e5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08a      	sub	sp, #40	; 0x28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e64:	f107 0314 	add.w	r3, r7, #20
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	605a      	str	r2, [r3, #4]
 8004e6e:	609a      	str	r2, [r3, #8]
 8004e70:	60da      	str	r2, [r3, #12]
 8004e72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a2f      	ldr	r2, [pc, #188]	; (8004f38 <HAL_ADC_MspInit+0xdc>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d157      	bne.n	8004f2e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004e7e:	2300      	movs	r3, #0
 8004e80:	613b      	str	r3, [r7, #16]
 8004e82:	4b2e      	ldr	r3, [pc, #184]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	4a2d      	ldr	r2, [pc, #180]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e8e:	4b2b      	ldr	r3, [pc, #172]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e96:	613b      	str	r3, [r7, #16]
 8004e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
 8004e9e:	4b27      	ldr	r3, [pc, #156]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea2:	4a26      	ldr	r2, [pc, #152]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004ea4:	f043 0302 	orr.w	r3, r3, #2
 8004ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8004eaa:	4b24      	ldr	r3, [pc, #144]	; (8004f3c <HAL_ADC_MspInit+0xe0>)
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ec2:	f107 0314 	add.w	r3, r7, #20
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	481d      	ldr	r0, [pc, #116]	; (8004f40 <HAL_ADC_MspInit+0xe4>)
 8004eca:	f001 fad7 	bl	800647c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004ece:	4b1d      	ldr	r3, [pc, #116]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ed0:	4a1d      	ldr	r2, [pc, #116]	; (8004f48 <HAL_ADC_MspInit+0xec>)
 8004ed2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004ed4:	4b1b      	ldr	r3, [pc, #108]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004eda:	4b1a      	ldr	r3, [pc, #104]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ee0:	4b18      	ldr	r3, [pc, #96]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004ee6:	4b17      	ldr	r3, [pc, #92]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ee8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004eec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004eee:	4b15      	ldr	r3, [pc, #84]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ef0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004ef4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004ef6:	4b13      	ldr	r3, [pc, #76]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004ef8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004efc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004efe:	4b11      	ldr	r3, [pc, #68]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f04:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004f06:	4b0f      	ldr	r3, [pc, #60]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004f12:	480c      	ldr	r0, [pc, #48]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f14:	f000 ffc8 	bl	8005ea8 <HAL_DMA_Init>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004f1e:	f7ff fbeb 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a07      	ldr	r2, [pc, #28]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f26:	639a      	str	r2, [r3, #56]	; 0x38
 8004f28:	4a06      	ldr	r2, [pc, #24]	; (8004f44 <HAL_ADC_MspInit+0xe8>)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004f2e:	bf00      	nop
 8004f30:	3728      	adds	r7, #40	; 0x28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40012000 	.word	0x40012000
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	40020400 	.word	0x40020400
 8004f44:	200006f0 	.word	0x200006f0
 8004f48:	40026410 	.word	0x40026410

08004f4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b08a      	sub	sp, #40	; 0x28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f54:	f107 0314 	add.w	r3, r7, #20
 8004f58:	2200      	movs	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]
 8004f5c:	605a      	str	r2, [r3, #4]
 8004f5e:	609a      	str	r2, [r3, #8]
 8004f60:	60da      	str	r2, [r3, #12]
 8004f62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a19      	ldr	r2, [pc, #100]	; (8004fd0 <HAL_I2C_MspInit+0x84>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d12c      	bne.n	8004fc8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f6e:	2300      	movs	r3, #0
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	4b18      	ldr	r3, [pc, #96]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f76:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004f78:	f043 0302 	orr.w	r3, r3, #2
 8004f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f7e:	4b15      	ldr	r3, [pc, #84]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004f8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f90:	2312      	movs	r3, #18
 8004f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f94:	2301      	movs	r3, #1
 8004f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	480c      	ldr	r0, [pc, #48]	; (8004fd8 <HAL_I2C_MspInit+0x8c>)
 8004fa8:	f001 fa68 	bl	800647c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	4b08      	ldr	r3, [pc, #32]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	4a07      	ldr	r2, [pc, #28]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004fb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004fba:	6413      	str	r3, [r2, #64]	; 0x40
 8004fbc:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <HAL_I2C_MspInit+0x88>)
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004fc8:	bf00      	nop
 8004fca:	3728      	adds	r7, #40	; 0x28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40005400 	.word	0x40005400
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	40020400 	.word	0x40020400

08004fdc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b08e      	sub	sp, #56	; 0x38
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	605a      	str	r2, [r3, #4]
 8004fee:	609a      	str	r2, [r3, #8]
 8004ff0:	60da      	str	r2, [r3, #12]
 8004ff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ff4:	f107 0314 	add.w	r3, r7, #20
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]
 8004ffc:	605a      	str	r2, [r3, #4]
 8004ffe:	609a      	str	r2, [r3, #8]
 8005000:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a4e      	ldr	r2, [pc, #312]	; (8005140 <HAL_I2S_MspInit+0x164>)
 8005008:	4293      	cmp	r3, r2
 800500a:	f040 8095 	bne.w	8005138 <HAL_I2S_MspInit+0x15c>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800500e:	2301      	movs	r3, #1
 8005010:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 8005012:	f240 130f 	movw	r3, #271	; 0x10f
 8005016:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8005018:	2306      	movs	r3, #6
 800501a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800501c:	f107 0314 	add.w	r3, r7, #20
 8005020:	4618      	mov	r0, r3
 8005022:	f002 ffa9 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 800502c:	f7ff fb64 	bl	80046f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005030:	2300      	movs	r3, #0
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	4b43      	ldr	r3, [pc, #268]	; (8005144 <HAL_I2S_MspInit+0x168>)
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	4a42      	ldr	r2, [pc, #264]	; (8005144 <HAL_I2S_MspInit+0x168>)
 800503a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800503e:	6413      	str	r3, [r2, #64]	; 0x40
 8005040:	4b40      	ldr	r3, [pc, #256]	; (8005144 <HAL_I2S_MspInit+0x168>)
 8005042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005048:	613b      	str	r3, [r7, #16]
 800504a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800504c:	2300      	movs	r3, #0
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	4b3c      	ldr	r3, [pc, #240]	; (8005144 <HAL_I2S_MspInit+0x168>)
 8005052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005054:	4a3b      	ldr	r2, [pc, #236]	; (8005144 <HAL_I2S_MspInit+0x168>)
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	6313      	str	r3, [r2, #48]	; 0x30
 800505c:	4b39      	ldr	r3, [pc, #228]	; (8005144 <HAL_I2S_MspInit+0x168>)
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005068:	2300      	movs	r3, #0
 800506a:	60bb      	str	r3, [r7, #8]
 800506c:	4b35      	ldr	r3, [pc, #212]	; (8005144 <HAL_I2S_MspInit+0x168>)
 800506e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005070:	4a34      	ldr	r2, [pc, #208]	; (8005144 <HAL_I2S_MspInit+0x168>)
 8005072:	f043 0304 	orr.w	r3, r3, #4
 8005076:	6313      	str	r3, [r2, #48]	; 0x30
 8005078:	4b32      	ldr	r3, [pc, #200]	; (8005144 <HAL_I2S_MspInit+0x168>)
 800507a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507c:	f003 0304 	and.w	r3, r3, #4
 8005080:	60bb      	str	r3, [r7, #8]
 8005082:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005084:	2310      	movs	r3, #16
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005088:	2302      	movs	r3, #2
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508c:	2300      	movs	r3, #0
 800508e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005090:	2300      	movs	r3, #0
 8005092:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005094:	2306      	movs	r3, #6
 8005096:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800509c:	4619      	mov	r1, r3
 800509e:	482a      	ldr	r0, [pc, #168]	; (8005148 <HAL_I2S_MspInit+0x16c>)
 80050a0:	f001 f9ec 	bl	800647c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80050a4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050aa:	2302      	movs	r3, #2
 80050ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050b2:	2300      	movs	r3, #0
 80050b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050b6:	2306      	movs	r3, #6
 80050b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050be:	4619      	mov	r1, r3
 80050c0:	4822      	ldr	r0, [pc, #136]	; (800514c <HAL_I2S_MspInit+0x170>)
 80050c2:	f001 f9db 	bl	800647c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80050c6:	4b22      	ldr	r3, [pc, #136]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050c8:	4a22      	ldr	r2, [pc, #136]	; (8005154 <HAL_I2S_MspInit+0x178>)
 80050ca:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80050cc:	4b20      	ldr	r3, [pc, #128]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050ce:	2200      	movs	r2, #0
 80050d0:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050d2:	4b1f      	ldr	r3, [pc, #124]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050d4:	2240      	movs	r2, #64	; 0x40
 80050d6:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050d8:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050da:	2200      	movs	r2, #0
 80050dc:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80050de:	4b1c      	ldr	r3, [pc, #112]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050e4:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80050e6:	4b1a      	ldr	r3, [pc, #104]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050ec:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80050ee:	4b18      	ldr	r3, [pc, #96]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050f4:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80050f6:	4b16      	ldr	r3, [pc, #88]	; (8005150 <HAL_I2S_MspInit+0x174>)
 80050f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050fc:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80050fe:	4b14      	ldr	r3, [pc, #80]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005100:	2200      	movs	r2, #0
 8005102:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005104:	4b12      	ldr	r3, [pc, #72]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005106:	2204      	movs	r2, #4
 8005108:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800510a:	4b11      	ldr	r3, [pc, #68]	; (8005150 <HAL_I2S_MspInit+0x174>)
 800510c:	2203      	movs	r2, #3
 800510e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8005110:	4b0f      	ldr	r3, [pc, #60]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005112:	2200      	movs	r2, #0
 8005114:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005116:	4b0e      	ldr	r3, [pc, #56]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005118:	2200      	movs	r2, #0
 800511a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800511c:	480c      	ldr	r0, [pc, #48]	; (8005150 <HAL_I2S_MspInit+0x174>)
 800511e:	f000 fec3 	bl	8005ea8 <HAL_DMA_Init>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8005128:	f7ff fae6 	bl	80046f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a08      	ldr	r2, [pc, #32]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005130:	639a      	str	r2, [r3, #56]	; 0x38
 8005132:	4a07      	ldr	r2, [pc, #28]	; (8005150 <HAL_I2S_MspInit+0x174>)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005138:	bf00      	nop
 800513a:	3738      	adds	r7, #56	; 0x38
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40003c00 	.word	0x40003c00
 8005144:	40023800 	.word	0x40023800
 8005148:	40020000 	.word	0x40020000
 800514c:	40020800 	.word	0x40020800
 8005150:	200007ec 	.word	0x200007ec
 8005154:	40026088 	.word	0x40026088

08005158 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	; 0x28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005160:	f107 0314 	add.w	r3, r7, #20
 8005164:	2200      	movs	r2, #0
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	605a      	str	r2, [r3, #4]
 800516a:	609a      	str	r2, [r3, #8]
 800516c:	60da      	str	r2, [r3, #12]
 800516e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a19      	ldr	r2, [pc, #100]	; (80051dc <HAL_SPI_MspInit+0x84>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d12b      	bne.n	80051d2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800517a:	2300      	movs	r3, #0
 800517c:	613b      	str	r3, [r7, #16]
 800517e:	4b18      	ldr	r3, [pc, #96]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	4a17      	ldr	r2, [pc, #92]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 8005184:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005188:	6453      	str	r3, [r2, #68]	; 0x44
 800518a:	4b15      	ldr	r3, [pc, #84]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 800518c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800518e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005192:	613b      	str	r3, [r7, #16]
 8005194:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005196:	2300      	movs	r3, #0
 8005198:	60fb      	str	r3, [r7, #12]
 800519a:	4b11      	ldr	r3, [pc, #68]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	4a10      	ldr	r2, [pc, #64]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 80051a0:	f043 0301 	orr.w	r3, r3, #1
 80051a4:	6313      	str	r3, [r2, #48]	; 0x30
 80051a6:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <HAL_SPI_MspInit+0x88>)
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	60fb      	str	r3, [r7, #12]
 80051b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80051b2:	23e0      	movs	r3, #224	; 0xe0
 80051b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051b6:	2302      	movs	r3, #2
 80051b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ba:	2300      	movs	r3, #0
 80051bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051be:	2303      	movs	r3, #3
 80051c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80051c2:	2305      	movs	r3, #5
 80051c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051c6:	f107 0314 	add.w	r3, r7, #20
 80051ca:	4619      	mov	r1, r3
 80051cc:	4805      	ldr	r0, [pc, #20]	; (80051e4 <HAL_SPI_MspInit+0x8c>)
 80051ce:	f001 f955 	bl	800647c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80051d2:	bf00      	nop
 80051d4:	3728      	adds	r7, #40	; 0x28
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	40013000 	.word	0x40013000
 80051e0:	40023800 	.word	0x40023800
 80051e4:	40020000 	.word	0x40020000

080051e8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a08      	ldr	r2, [pc, #32]	; (8005218 <HAL_SPI_MspDeInit+0x30>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d109      	bne.n	800520e <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80051fa:	4b08      	ldr	r3, [pc, #32]	; (800521c <HAL_SPI_MspDeInit+0x34>)
 80051fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fe:	4a07      	ldr	r2, [pc, #28]	; (800521c <HAL_SPI_MspDeInit+0x34>)
 8005200:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005204:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8005206:	21e0      	movs	r1, #224	; 0xe0
 8005208:	4805      	ldr	r0, [pc, #20]	; (8005220 <HAL_SPI_MspDeInit+0x38>)
 800520a:	f001 fad3 	bl	80067b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800520e:	bf00      	nop
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40013000 	.word	0x40013000
 800521c:	40023800 	.word	0x40023800
 8005220:	40020000 	.word	0x40020000

08005224 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08a      	sub	sp, #40	; 0x28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800522c:	f107 0314 	add.w	r3, r7, #20
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	605a      	str	r2, [r3, #4]
 8005236:	609a      	str	r2, [r3, #8]
 8005238:	60da      	str	r2, [r3, #12]
 800523a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <HAL_UART_MspInit+0x84>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d12b      	bne.n	800529e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005246:	2300      	movs	r3, #0
 8005248:	613b      	str	r3, [r7, #16]
 800524a:	4b18      	ldr	r3, [pc, #96]	; (80052ac <HAL_UART_MspInit+0x88>)
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	4a17      	ldr	r2, [pc, #92]	; (80052ac <HAL_UART_MspInit+0x88>)
 8005250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005254:	6413      	str	r3, [r2, #64]	; 0x40
 8005256:	4b15      	ldr	r3, [pc, #84]	; (80052ac <HAL_UART_MspInit+0x88>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800525e:	613b      	str	r3, [r7, #16]
 8005260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005262:	2300      	movs	r3, #0
 8005264:	60fb      	str	r3, [r7, #12]
 8005266:	4b11      	ldr	r3, [pc, #68]	; (80052ac <HAL_UART_MspInit+0x88>)
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	4a10      	ldr	r2, [pc, #64]	; (80052ac <HAL_UART_MspInit+0x88>)
 800526c:	f043 0301 	orr.w	r3, r3, #1
 8005270:	6313      	str	r3, [r2, #48]	; 0x30
 8005272:	4b0e      	ldr	r3, [pc, #56]	; (80052ac <HAL_UART_MspInit+0x88>)
 8005274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800527e:	230c      	movs	r3, #12
 8005280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005282:	2302      	movs	r3, #2
 8005284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005286:	2300      	movs	r3, #0
 8005288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800528a:	2303      	movs	r3, #3
 800528c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800528e:	2307      	movs	r3, #7
 8005290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005292:	f107 0314 	add.w	r3, r7, #20
 8005296:	4619      	mov	r1, r3
 8005298:	4805      	ldr	r0, [pc, #20]	; (80052b0 <HAL_UART_MspInit+0x8c>)
 800529a:	f001 f8ef 	bl	800647c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800529e:	bf00      	nop
 80052a0:	3728      	adds	r7, #40	; 0x28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40004400 	.word	0x40004400
 80052ac:	40023800 	.word	0x40023800
 80052b0:	40020000 	.word	0x40020000

080052b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08e      	sub	sp, #56	; 0x38
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	4b33      	ldr	r3, [pc, #204]	; (8005398 <HAL_InitTick+0xe4>)
 80052ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052cc:	4a32      	ldr	r2, [pc, #200]	; (8005398 <HAL_InitTick+0xe4>)
 80052ce:	f043 0310 	orr.w	r3, r3, #16
 80052d2:	6413      	str	r3, [r2, #64]	; 0x40
 80052d4:	4b30      	ldr	r3, [pc, #192]	; (8005398 <HAL_InitTick+0xe4>)
 80052d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d8:	f003 0310 	and.w	r3, r3, #16
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80052e0:	f107 0210 	add.w	r2, r7, #16
 80052e4:	f107 0314 	add.w	r3, r7, #20
 80052e8:	4611      	mov	r1, r2
 80052ea:	4618      	mov	r0, r3
 80052ec:	f002 fe12 	bl	8007f14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80052f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d103      	bne.n	8005302 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80052fa:	f002 fde3 	bl	8007ec4 <HAL_RCC_GetPCLK1Freq>
 80052fe:	6378      	str	r0, [r7, #52]	; 0x34
 8005300:	e004      	b.n	800530c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005302:	f002 fddf 	bl	8007ec4 <HAL_RCC_GetPCLK1Freq>
 8005306:	4603      	mov	r3, r0
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800530c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800530e:	4a23      	ldr	r2, [pc, #140]	; (800539c <HAL_InitTick+0xe8>)
 8005310:	fba2 2303 	umull	r2, r3, r2, r3
 8005314:	0c9b      	lsrs	r3, r3, #18
 8005316:	3b01      	subs	r3, #1
 8005318:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800531a:	4b21      	ldr	r3, [pc, #132]	; (80053a0 <HAL_InitTick+0xec>)
 800531c:	4a21      	ldr	r2, [pc, #132]	; (80053a4 <HAL_InitTick+0xf0>)
 800531e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005320:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <HAL_InitTick+0xec>)
 8005322:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005326:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005328:	4a1d      	ldr	r2, [pc, #116]	; (80053a0 <HAL_InitTick+0xec>)
 800532a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800532e:	4b1c      	ldr	r3, [pc, #112]	; (80053a0 <HAL_InitTick+0xec>)
 8005330:	2200      	movs	r2, #0
 8005332:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005334:	4b1a      	ldr	r3, [pc, #104]	; (80053a0 <HAL_InitTick+0xec>)
 8005336:	2200      	movs	r2, #0
 8005338:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800533a:	4b19      	ldr	r3, [pc, #100]	; (80053a0 <HAL_InitTick+0xec>)
 800533c:	2200      	movs	r2, #0
 800533e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005340:	4817      	ldr	r0, [pc, #92]	; (80053a0 <HAL_InitTick+0xec>)
 8005342:	f003 fd29 	bl	8008d98 <HAL_TIM_Base_Init>
 8005346:	4603      	mov	r3, r0
 8005348:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800534c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005350:	2b00      	cmp	r3, #0
 8005352:	d11b      	bne.n	800538c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8005354:	4812      	ldr	r0, [pc, #72]	; (80053a0 <HAL_InitTick+0xec>)
 8005356:	f003 fd79 	bl	8008e4c <HAL_TIM_Base_Start_IT>
 800535a:	4603      	mov	r3, r0
 800535c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8005360:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005364:	2b00      	cmp	r3, #0
 8005366:	d111      	bne.n	800538c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005368:	2036      	movs	r0, #54	; 0x36
 800536a:	f000 fd8f 	bl	8005e8c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b0f      	cmp	r3, #15
 8005372:	d808      	bhi.n	8005386 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005374:	2200      	movs	r2, #0
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	2036      	movs	r0, #54	; 0x36
 800537a:	f000 fd6b 	bl	8005e54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800537e:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <HAL_InitTick+0xf4>)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e002      	b.n	800538c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800538c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8005390:	4618      	mov	r0, r3
 8005392:	3738      	adds	r7, #56	; 0x38
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40023800 	.word	0x40023800
 800539c:	431bde83 	.word	0x431bde83
 80053a0:	200008f4 	.word	0x200008f4
 80053a4:	40001000 	.word	0x40001000
 80053a8:	20000020 	.word	0x20000020

080053ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80053b0:	e7fe      	b.n	80053b0 <NMI_Handler+0x4>

080053b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053b2:	b480      	push	{r7}
 80053b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053b6:	e7fe      	b.n	80053b6 <HardFault_Handler+0x4>

080053b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053bc:	e7fe      	b.n	80053bc <MemManage_Handler+0x4>

080053be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053be:	b480      	push	{r7}
 80053c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053c2:	e7fe      	b.n	80053c2 <BusFault_Handler+0x4>

080053c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053c8:	e7fe      	b.n	80053c8 <UsageFault_Handler+0x4>

080053ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80053ca:	b480      	push	{r7}
 80053cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80053ce:	bf00      	nop
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80053dc:	2001      	movs	r0, #1
 80053de:	f001 fb19 	bl	8006a14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80053e2:	bf00      	nop
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80053ec:	4802      	ldr	r0, [pc, #8]	; (80053f8 <DMA1_Stream5_IRQHandler+0x10>)
 80053ee:	f000 fe09 	bl	8006004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80053f2:	bf00      	nop
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	200007ec 	.word	0x200007ec

080053fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005400:	4802      	ldr	r0, [pc, #8]	; (800540c <TIM6_DAC_IRQHandler+0x10>)
 8005402:	f003 fd93 	bl	8008f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005406:	bf00      	nop
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	200008f4 	.word	0x200008f4

08005410 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005414:	4802      	ldr	r0, [pc, #8]	; (8005420 <DMA2_Stream0_IRQHandler+0x10>)
 8005416:	f000 fdf5 	bl	8006004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800541a:	bf00      	nop
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	200006f0 	.word	0x200006f0

08005424 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
	return 1;
 8005428:	2301      	movs	r3, #1
}
 800542a:	4618      	mov	r0, r3
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <_kill>:

int _kill(int pid, int sig)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800543e:	f007 f95b 	bl	800c6f8 <__errno>
 8005442:	4603      	mov	r3, r0
 8005444:	2216      	movs	r2, #22
 8005446:	601a      	str	r2, [r3, #0]
	return -1;
 8005448:	f04f 33ff 	mov.w	r3, #4294967295
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <_exit>:

void _exit (int status)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800545c:	f04f 31ff 	mov.w	r1, #4294967295
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7ff ffe7 	bl	8005434 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005466:	e7fe      	b.n	8005466 <_exit+0x12>

08005468 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005474:	2300      	movs	r3, #0
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	e00a      	b.n	8005490 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800547a:	f3af 8000 	nop.w
 800547e:	4601      	mov	r1, r0
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	60ba      	str	r2, [r7, #8]
 8005486:	b2ca      	uxtb	r2, r1
 8005488:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	3301      	adds	r3, #1
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	429a      	cmp	r2, r3
 8005496:	dbf0      	blt.n	800547a <_read+0x12>
	}

return len;
 8005498:	687b      	ldr	r3, [r7, #4]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b086      	sub	sp, #24
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80054ae:	2300      	movs	r3, #0
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	e009      	b.n	80054c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	1c5a      	adds	r2, r3, #1
 80054b8:	60ba      	str	r2, [r7, #8]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	4618      	mov	r0, r3
 80054be:	f7fe fba7 	bl	8003c10 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	3301      	adds	r3, #1
 80054c6:	617b      	str	r3, [r7, #20]
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	dbf1      	blt.n	80054b4 <_write+0x12>
	}
	return len;
 80054d0:	687b      	ldr	r3, [r7, #4]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <_close>:

int _close(int file)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
	return -1;
 80054e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b083      	sub	sp, #12
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
 80054fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005502:	605a      	str	r2, [r3, #4]
	return 0;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <_isatty>:

int _isatty(int file)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
	return 1;
 800551a:	2301      	movs	r3, #1
}
 800551c:	4618      	mov	r0, r3
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
	return 0;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
	...

08005544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800554c:	4a14      	ldr	r2, [pc, #80]	; (80055a0 <_sbrk+0x5c>)
 800554e:	4b15      	ldr	r3, [pc, #84]	; (80055a4 <_sbrk+0x60>)
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005558:	4b13      	ldr	r3, [pc, #76]	; (80055a8 <_sbrk+0x64>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d102      	bne.n	8005566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005560:	4b11      	ldr	r3, [pc, #68]	; (80055a8 <_sbrk+0x64>)
 8005562:	4a12      	ldr	r2, [pc, #72]	; (80055ac <_sbrk+0x68>)
 8005564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005566:	4b10      	ldr	r3, [pc, #64]	; (80055a8 <_sbrk+0x64>)
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4413      	add	r3, r2
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	429a      	cmp	r2, r3
 8005572:	d207      	bcs.n	8005584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005574:	f007 f8c0 	bl	800c6f8 <__errno>
 8005578:	4603      	mov	r3, r0
 800557a:	220c      	movs	r2, #12
 800557c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800557e:	f04f 33ff 	mov.w	r3, #4294967295
 8005582:	e009      	b.n	8005598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005584:	4b08      	ldr	r3, [pc, #32]	; (80055a8 <_sbrk+0x64>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800558a:	4b07      	ldr	r3, [pc, #28]	; (80055a8 <_sbrk+0x64>)
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4413      	add	r3, r2
 8005592:	4a05      	ldr	r2, [pc, #20]	; (80055a8 <_sbrk+0x64>)
 8005594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005596:	68fb      	ldr	r3, [r7, #12]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3718      	adds	r7, #24
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	20020000 	.word	0x20020000
 80055a4:	00000400 	.word	0x00000400
 80055a8:	2000093c 	.word	0x2000093c
 80055ac:	200147c8 	.word	0x200147c8

080055b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80055b4:	4b08      	ldr	r3, [pc, #32]	; (80055d8 <SystemInit+0x28>)
 80055b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ba:	4a07      	ldr	r2, [pc, #28]	; (80055d8 <SystemInit+0x28>)
 80055bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80055c4:	4b04      	ldr	r3, [pc, #16]	; (80055d8 <SystemInit+0x28>)
 80055c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80055ca:	609a      	str	r2, [r3, #8]
#endif
}
 80055cc:	bf00      	nop
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	e000ed00 	.word	0xe000ed00

080055dc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80055e6:	4b10      	ldr	r3, [pc, #64]	; (8005628 <USER_initialize+0x4c>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 80055ec:	480f      	ldr	r0, [pc, #60]	; (800562c <USER_initialize+0x50>)
 80055ee:	f007 ff4d 	bl	800d48c <iprintf>
    if(SD_Initialize() == 0)
 80055f2:	f7ff fa6d 	bl	8004ad0 <SD_Initialize>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d102      	bne.n	8005602 <USER_initialize+0x26>
    {
        Stat = RES_OK;
 80055fc:	4b0a      	ldr	r3, [pc, #40]	; (8005628 <USER_initialize+0x4c>)
 80055fe:	2200      	movs	r2, #0
 8005600:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 8005602:	4b09      	ldr	r3, [pc, #36]	; (8005628 <USER_initialize+0x4c>)
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <USER_initialize+0x34>
 800560c:	4b08      	ldr	r3, [pc, #32]	; (8005630 <USER_initialize+0x54>)
 800560e:	e000      	b.n	8005612 <USER_initialize+0x36>
 8005610:	4b08      	ldr	r3, [pc, #32]	; (8005634 <USER_initialize+0x58>)
 8005612:	4619      	mov	r1, r3
 8005614:	4808      	ldr	r0, [pc, #32]	; (8005638 <USER_initialize+0x5c>)
 8005616:	f007 ff39 	bl	800d48c <iprintf>

    return Stat;
 800561a:	4b03      	ldr	r3, [pc, #12]	; (8005628 <USER_initialize+0x4c>)
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 8005620:	4618      	mov	r0, r3
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	20000008 	.word	0x20000008
 800562c:	08011498 	.word	0x08011498
 8005630:	080114a8 	.word	0x080114a8
 8005634:	080114b8 	.word	0x080114b8
 8005638:	080114c0 	.word	0x080114c0

0800563c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8005646:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	607a      	str	r2, [r7, #4]
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	4603      	mov	r3, r0
 8005662:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	461a      	mov	r2, r3
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	68b8      	ldr	r0, [r7, #8]
 800566e:	f7ff fb23 	bl	8004cb8 <SD_ReadDisk>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	bf14      	ite	ne
 8005678:	2301      	movne	r3, #1
 800567a:	2300      	moveq	r3, #0
 800567c:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b084      	sub	sp, #16
 800568a:	af00      	add	r7, sp, #0
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
 8005690:	603b      	str	r3, [r7, #0]
 8005692:	4603      	mov	r3, r0
 8005694:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	b2db      	uxtb	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	6879      	ldr	r1, [r7, #4]
 800569e:	68b8      	ldr	r0, [r7, #8]
 80056a0:	f7ff fb56 	bl	8004d50 <SD_WriteDisk>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	bf14      	ite	ne
 80056aa:	2301      	movne	r3, #1
 80056ac:	2300      	moveq	r3, #0
 80056ae:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	4603      	mov	r3, r0
 80056c0:	603a      	str	r2, [r7, #0]
 80056c2:	71fb      	strb	r3, [r7, #7]
 80056c4:	460b      	mov	r3, r1
 80056c6:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 80056c8:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
	...

080056d8 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 80056dc:	4b06      	ldr	r3, [pc, #24]	; (80056f8 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	2b03      	cmp	r3, #3
 80056e2:	d104      	bne.n	80056ee <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 80056e4:	4b05      	ldr	r3, [pc, #20]	; (80056fc <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80056e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056ea:	2202      	movs	r2, #2
 80056ec:	701a      	strb	r2, [r3, #0]
  }
}
 80056ee:	bf00      	nop
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	20001948 	.word	0x20001948
 80056fc:	20000940 	.word	0x20000940

08005700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005700:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005738 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005704:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005706:	e003      	b.n	8005710 <LoopCopyDataInit>

08005708 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005708:	4b0c      	ldr	r3, [pc, #48]	; (800573c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800570a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800570c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800570e:	3104      	adds	r1, #4

08005710 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005710:	480b      	ldr	r0, [pc, #44]	; (8005740 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005712:	4b0c      	ldr	r3, [pc, #48]	; (8005744 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005714:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005716:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005718:	d3f6      	bcc.n	8005708 <CopyDataInit>
  ldr  r2, =_sbss
 800571a:	4a0b      	ldr	r2, [pc, #44]	; (8005748 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800571c:	e002      	b.n	8005724 <LoopFillZerobss>

0800571e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800571e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005720:	f842 3b04 	str.w	r3, [r2], #4

08005724 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005724:	4b09      	ldr	r3, [pc, #36]	; (800574c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005726:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005728:	d3f9      	bcc.n	800571e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800572a:	f7ff ff41 	bl	80055b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800572e:	f006 ffe9 	bl	800c704 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005732:	f7fe fc63 	bl	8003ffc <main>
  bx  lr    
 8005736:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005738:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800573c:	08011a94 	.word	0x08011a94
  ldr  r0, =_sdata
 8005740:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005744:	20000200 	.word	0x20000200
  ldr  r2, =_sbss
 8005748:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 800574c:	200147c8 	.word	0x200147c8

08005750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005750:	e7fe      	b.n	8005750 <ADC_IRQHandler>
	...

08005754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005758:	4b0e      	ldr	r3, [pc, #56]	; (8005794 <HAL_Init+0x40>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a0d      	ldr	r2, [pc, #52]	; (8005794 <HAL_Init+0x40>)
 800575e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005764:	4b0b      	ldr	r3, [pc, #44]	; (8005794 <HAL_Init+0x40>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a0a      	ldr	r2, [pc, #40]	; (8005794 <HAL_Init+0x40>)
 800576a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800576e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005770:	4b08      	ldr	r3, [pc, #32]	; (8005794 <HAL_Init+0x40>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a07      	ldr	r2, [pc, #28]	; (8005794 <HAL_Init+0x40>)
 8005776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800577a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800577c:	2003      	movs	r0, #3
 800577e:	f000 fb5e 	bl	8005e3e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005782:	200f      	movs	r0, #15
 8005784:	f7ff fd96 	bl	80052b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005788:	f7ff fb40 	bl	8004e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40023c00 	.word	0x40023c00

08005798 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800579c:	4b06      	ldr	r3, [pc, #24]	; (80057b8 <HAL_IncTick+0x20>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	461a      	mov	r2, r3
 80057a2:	4b06      	ldr	r3, [pc, #24]	; (80057bc <HAL_IncTick+0x24>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4413      	add	r3, r2
 80057a8:	4a04      	ldr	r2, [pc, #16]	; (80057bc <HAL_IncTick+0x24>)
 80057aa:	6013      	str	r3, [r2, #0]
}
 80057ac:	bf00      	nop
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	20000024 	.word	0x20000024
 80057bc:	2000194c 	.word	0x2000194c

080057c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	af00      	add	r7, sp, #0
  return uwTick;
 80057c4:	4b03      	ldr	r3, [pc, #12]	; (80057d4 <HAL_GetTick+0x14>)
 80057c6:	681b      	ldr	r3, [r3, #0]
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	2000194c 	.word	0x2000194c

080057d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80057e0:	f7ff ffee 	bl	80057c0 <HAL_GetTick>
 80057e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d005      	beq.n	80057fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80057f2:	4b0a      	ldr	r3, [pc, #40]	; (800581c <HAL_Delay+0x44>)
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	461a      	mov	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4413      	add	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80057fe:	bf00      	nop
 8005800:	f7ff ffde 	bl	80057c0 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	429a      	cmp	r2, r3
 800580e:	d8f7      	bhi.n	8005800 <HAL_Delay+0x28>
  {
  }
}
 8005810:	bf00      	nop
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000024 	.word	0x20000024

08005820 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005828:	2300      	movs	r3, #0
 800582a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e033      	b.n	800589e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583a:	2b00      	cmp	r3, #0
 800583c:	d109      	bne.n	8005852 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7ff fb0c 	bl	8004e5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005856:	f003 0310 	and.w	r3, r3, #16
 800585a:	2b00      	cmp	r3, #0
 800585c:	d118      	bne.n	8005890 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005866:	f023 0302 	bic.w	r3, r3, #2
 800586a:	f043 0202 	orr.w	r2, r3, #2
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f93a 	bl	8005aec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	f023 0303 	bic.w	r3, r3, #3
 8005886:	f043 0201 	orr.w	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	641a      	str	r2, [r3, #64]	; 0x40
 800588e:	e001      	b.n	8005894 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800589c:	7bfb      	ldrb	r3, [r7, #15]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d101      	bne.n	80058c4 <HAL_ADC_ConfigChannel+0x1c>
 80058c0:	2302      	movs	r3, #2
 80058c2:	e105      	b.n	8005ad0 <HAL_ADC_ConfigChannel+0x228>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b09      	cmp	r3, #9
 80058d2:	d925      	bls.n	8005920 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68d9      	ldr	r1, [r3, #12]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	b29b      	uxth	r3, r3
 80058e0:	461a      	mov	r2, r3
 80058e2:	4613      	mov	r3, r2
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	4413      	add	r3, r2
 80058e8:	3b1e      	subs	r3, #30
 80058ea:	2207      	movs	r2, #7
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43da      	mvns	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	400a      	ands	r2, r1
 80058f8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68d9      	ldr	r1, [r3, #12]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	b29b      	uxth	r3, r3
 800590a:	4618      	mov	r0, r3
 800590c:	4603      	mov	r3, r0
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	4403      	add	r3, r0
 8005912:	3b1e      	subs	r3, #30
 8005914:	409a      	lsls	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	60da      	str	r2, [r3, #12]
 800591e:	e022      	b.n	8005966 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6919      	ldr	r1, [r3, #16]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	b29b      	uxth	r3, r3
 800592c:	461a      	mov	r2, r3
 800592e:	4613      	mov	r3, r2
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	4413      	add	r3, r2
 8005934:	2207      	movs	r2, #7
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	43da      	mvns	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	400a      	ands	r2, r1
 8005942:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6919      	ldr	r1, [r3, #16]
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	689a      	ldr	r2, [r3, #8]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	b29b      	uxth	r3, r3
 8005954:	4618      	mov	r0, r3
 8005956:	4603      	mov	r3, r0
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	4403      	add	r3, r0
 800595c:	409a      	lsls	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	430a      	orrs	r2, r1
 8005964:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2b06      	cmp	r3, #6
 800596c:	d824      	bhi.n	80059b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	3b05      	subs	r3, #5
 8005980:	221f      	movs	r2, #31
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	43da      	mvns	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	400a      	ands	r2, r1
 800598e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	b29b      	uxth	r3, r3
 800599c:	4618      	mov	r0, r3
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	3b05      	subs	r3, #5
 80059aa:	fa00 f203 	lsl.w	r2, r0, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	635a      	str	r2, [r3, #52]	; 0x34
 80059b6:	e04c      	b.n	8005a52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b0c      	cmp	r3, #12
 80059be:	d824      	bhi.n	8005a0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	4613      	mov	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4413      	add	r3, r2
 80059d0:	3b23      	subs	r3, #35	; 0x23
 80059d2:	221f      	movs	r2, #31
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	43da      	mvns	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	400a      	ands	r2, r1
 80059e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	4618      	mov	r0, r3
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	4613      	mov	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4413      	add	r3, r2
 80059fa:	3b23      	subs	r3, #35	; 0x23
 80059fc:	fa00 f203 	lsl.w	r2, r0, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	430a      	orrs	r2, r1
 8005a06:	631a      	str	r2, [r3, #48]	; 0x30
 8005a08:	e023      	b.n	8005a52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	4613      	mov	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4413      	add	r3, r2
 8005a1a:	3b41      	subs	r3, #65	; 0x41
 8005a1c:	221f      	movs	r2, #31
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	43da      	mvns	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	400a      	ands	r2, r1
 8005a2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	4618      	mov	r0, r3
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	3b41      	subs	r3, #65	; 0x41
 8005a46:	fa00 f203 	lsl.w	r2, r0, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a52:	4b22      	ldr	r3, [pc, #136]	; (8005adc <HAL_ADC_ConfigChannel+0x234>)
 8005a54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a21      	ldr	r2, [pc, #132]	; (8005ae0 <HAL_ADC_ConfigChannel+0x238>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d109      	bne.n	8005a74 <HAL_ADC_ConfigChannel+0x1cc>
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b12      	cmp	r3, #18
 8005a66:	d105      	bne.n	8005a74 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a19      	ldr	r2, [pc, #100]	; (8005ae0 <HAL_ADC_ConfigChannel+0x238>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d123      	bne.n	8005ac6 <HAL_ADC_ConfigChannel+0x21e>
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b10      	cmp	r3, #16
 8005a84:	d003      	beq.n	8005a8e <HAL_ADC_ConfigChannel+0x1e6>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2b11      	cmp	r3, #17
 8005a8c:	d11b      	bne.n	8005ac6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b10      	cmp	r3, #16
 8005aa0:	d111      	bne.n	8005ac6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005aa2:	4b10      	ldr	r3, [pc, #64]	; (8005ae4 <HAL_ADC_ConfigChannel+0x23c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a10      	ldr	r2, [pc, #64]	; (8005ae8 <HAL_ADC_ConfigChannel+0x240>)
 8005aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8005aac:	0c9a      	lsrs	r2, r3, #18
 8005aae:	4613      	mov	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	4413      	add	r3, r2
 8005ab4:	005b      	lsls	r3, r3, #1
 8005ab6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005ab8:	e002      	b.n	8005ac0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	3b01      	subs	r3, #1
 8005abe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1f9      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	40012300 	.word	0x40012300
 8005ae0:	40012000 	.word	0x40012000
 8005ae4:	20000004 	.word	0x20000004
 8005ae8:	431bde83 	.word	0x431bde83

08005aec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005af4:	4b79      	ldr	r3, [pc, #484]	; (8005cdc <ADC_Init+0x1f0>)
 8005af6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	685a      	ldr	r2, [r3, #4]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6859      	ldr	r1, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	021a      	lsls	r2, r3, #8
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005b44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6859      	ldr	r1, [r3, #4]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689a      	ldr	r2, [r3, #8]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6899      	ldr	r1, [r3, #8]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7e:	4a58      	ldr	r2, [pc, #352]	; (8005ce0 <ADC_Init+0x1f4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d022      	beq.n	8005bca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689a      	ldr	r2, [r3, #8]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6899      	ldr	r1, [r3, #8]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005bb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6899      	ldr	r1, [r3, #8]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	609a      	str	r2, [r3, #8]
 8005bc8:	e00f      	b.n	8005bea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005be8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689a      	ldr	r2, [r3, #8]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0202 	bic.w	r2, r2, #2
 8005bf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	6899      	ldr	r1, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	7e1b      	ldrb	r3, [r3, #24]
 8005c04:	005a      	lsls	r2, r3, #1
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d01b      	beq.n	8005c50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c26:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005c36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6859      	ldr	r1, [r3, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	3b01      	subs	r3, #1
 8005c44:	035a      	lsls	r2, r3, #13
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	605a      	str	r2, [r3, #4]
 8005c4e:	e007      	b.n	8005c60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	69db      	ldr	r3, [r3, #28]
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	051a      	lsls	r2, r3, #20
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689a      	ldr	r2, [r3, #8]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6899      	ldr	r1, [r3, #8]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ca2:	025a      	lsls	r2, r3, #9
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6899      	ldr	r1, [r3, #8]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	029a      	lsls	r2, r3, #10
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	609a      	str	r2, [r3, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	40012300 	.word	0x40012300
 8005ce0:	0f000001 	.word	0x0f000001

08005ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f003 0307 	and.w	r3, r3, #7
 8005cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cf4:	4b0c      	ldr	r3, [pc, #48]	; (8005d28 <__NVIC_SetPriorityGrouping+0x44>)
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d00:	4013      	ands	r3, r2
 8005d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d16:	4a04      	ldr	r2, [pc, #16]	; (8005d28 <__NVIC_SetPriorityGrouping+0x44>)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	60d3      	str	r3, [r2, #12]
}
 8005d1c:	bf00      	nop
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	e000ed00 	.word	0xe000ed00

08005d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d30:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <__NVIC_GetPriorityGrouping+0x18>)
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	0a1b      	lsrs	r3, r3, #8
 8005d36:	f003 0307 	and.w	r3, r3, #7
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	e000ed00 	.word	0xe000ed00

08005d48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	4603      	mov	r3, r0
 8005d50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	db0b      	blt.n	8005d72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d5a:	79fb      	ldrb	r3, [r7, #7]
 8005d5c:	f003 021f 	and.w	r2, r3, #31
 8005d60:	4907      	ldr	r1, [pc, #28]	; (8005d80 <__NVIC_EnableIRQ+0x38>)
 8005d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d66:	095b      	lsrs	r3, r3, #5
 8005d68:	2001      	movs	r0, #1
 8005d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	e000e100 	.word	0xe000e100

08005d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	6039      	str	r1, [r7, #0]
 8005d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	db0a      	blt.n	8005dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	490c      	ldr	r1, [pc, #48]	; (8005dd0 <__NVIC_SetPriority+0x4c>)
 8005d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da2:	0112      	lsls	r2, r2, #4
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	440b      	add	r3, r1
 8005da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005dac:	e00a      	b.n	8005dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	b2da      	uxtb	r2, r3
 8005db2:	4908      	ldr	r1, [pc, #32]	; (8005dd4 <__NVIC_SetPriority+0x50>)
 8005db4:	79fb      	ldrb	r3, [r7, #7]
 8005db6:	f003 030f 	and.w	r3, r3, #15
 8005dba:	3b04      	subs	r3, #4
 8005dbc:	0112      	lsls	r2, r2, #4
 8005dbe:	b2d2      	uxtb	r2, r2
 8005dc0:	440b      	add	r3, r1
 8005dc2:	761a      	strb	r2, [r3, #24]
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr
 8005dd0:	e000e100 	.word	0xe000e100
 8005dd4:	e000ed00 	.word	0xe000ed00

08005dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b089      	sub	sp, #36	; 0x24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	f1c3 0307 	rsb	r3, r3, #7
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	bf28      	it	cs
 8005df6:	2304      	movcs	r3, #4
 8005df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	2b06      	cmp	r3, #6
 8005e00:	d902      	bls.n	8005e08 <NVIC_EncodePriority+0x30>
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	3b03      	subs	r3, #3
 8005e06:	e000      	b.n	8005e0a <NVIC_EncodePriority+0x32>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	fa02 f303 	lsl.w	r3, r2, r3
 8005e16:	43da      	mvns	r2, r3
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e20:	f04f 31ff 	mov.w	r1, #4294967295
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	fa01 f303 	lsl.w	r3, r1, r3
 8005e2a:	43d9      	mvns	r1, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e30:	4313      	orrs	r3, r2
         );
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3724      	adds	r7, #36	; 0x24
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b082      	sub	sp, #8
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7ff ff4c 	bl	8005ce4 <__NVIC_SetPriorityGrouping>
}
 8005e4c:	bf00      	nop
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e66:	f7ff ff61 	bl	8005d2c <__NVIC_GetPriorityGrouping>
 8005e6a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	6978      	ldr	r0, [r7, #20]
 8005e72:	f7ff ffb1 	bl	8005dd8 <NVIC_EncodePriority>
 8005e76:	4602      	mov	r2, r0
 8005e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7ff ff80 	bl	8005d84 <__NVIC_SetPriority>
}
 8005e84:	bf00      	nop
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7ff ff54 	bl	8005d48 <__NVIC_EnableIRQ>
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005eb4:	f7ff fc84 	bl	80057c0 <HAL_GetTick>
 8005eb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e099      	b.n	8005ff8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0201 	bic.w	r2, r2, #1
 8005ee2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ee4:	e00f      	b.n	8005f06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ee6:	f7ff fc6b 	bl	80057c0 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b05      	cmp	r3, #5
 8005ef2:	d908      	bls.n	8005f06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2203      	movs	r2, #3
 8005efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e078      	b.n	8005ff8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e8      	bne.n	8005ee6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	4b38      	ldr	r3, [pc, #224]	; (8006000 <HAL_DMA_Init+0x158>)
 8005f20:	4013      	ands	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a1b      	ldr	r3, [r3, #32]
 8005f50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d107      	bne.n	8005f70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f023 0307 	bic.w	r3, r3, #7
 8005f86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d117      	bne.n	8005fca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00e      	beq.n	8005fca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f9e9 	bl	8006384 <DMA_CheckFifoParam>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d008      	beq.n	8005fca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2240      	movs	r2, #64	; 0x40
 8005fbc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e016      	b.n	8005ff8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f9a0 	bl	8006318 <DMA_CalcBaseAndBitshift>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe0:	223f      	movs	r2, #63	; 0x3f
 8005fe2:	409a      	lsls	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	f010803f 	.word	0xf010803f

08006004 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006010:	4b8e      	ldr	r3, [pc, #568]	; (800624c <HAL_DMA_IRQHandler+0x248>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a8e      	ldr	r2, [pc, #568]	; (8006250 <HAL_DMA_IRQHandler+0x24c>)
 8006016:	fba2 2303 	umull	r2, r3, r2, r3
 800601a:	0a9b      	lsrs	r3, r3, #10
 800601c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006022:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602e:	2208      	movs	r2, #8
 8006030:	409a      	lsls	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	4013      	ands	r3, r2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d01a      	beq.n	8006070 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b00      	cmp	r3, #0
 8006046:	d013      	beq.n	8006070 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0204 	bic.w	r2, r2, #4
 8006056:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800605c:	2208      	movs	r2, #8
 800605e:	409a      	lsls	r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006068:	f043 0201 	orr.w	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006074:	2201      	movs	r2, #1
 8006076:	409a      	lsls	r2, r3
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4013      	ands	r3, r2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d012      	beq.n	80060a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00b      	beq.n	80060a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006092:	2201      	movs	r2, #1
 8006094:	409a      	lsls	r2, r3
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800609e:	f043 0202 	orr.w	r2, r3, #2
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060aa:	2204      	movs	r2, #4
 80060ac:	409a      	lsls	r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	4013      	ands	r3, r2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d012      	beq.n	80060dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00b      	beq.n	80060dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060c8:	2204      	movs	r2, #4
 80060ca:	409a      	lsls	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d4:	f043 0204 	orr.w	r2, r3, #4
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060e0:	2210      	movs	r2, #16
 80060e2:	409a      	lsls	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4013      	ands	r3, r2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d043      	beq.n	8006174 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d03c      	beq.n	8006174 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060fe:	2210      	movs	r2, #16
 8006100:	409a      	lsls	r2, r3
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d018      	beq.n	8006146 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d108      	bne.n	8006134 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006126:	2b00      	cmp	r3, #0
 8006128:	d024      	beq.n	8006174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	4798      	blx	r3
 8006132:	e01f      	b.n	8006174 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01b      	beq.n	8006174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	4798      	blx	r3
 8006144:	e016      	b.n	8006174 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006150:	2b00      	cmp	r3, #0
 8006152:	d107      	bne.n	8006164 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0208 	bic.w	r2, r2, #8
 8006162:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006178:	2220      	movs	r2, #32
 800617a:	409a      	lsls	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	4013      	ands	r3, r2
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 808f 	beq.w	80062a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0310 	and.w	r3, r3, #16
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 8087 	beq.w	80062a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800619a:	2220      	movs	r2, #32
 800619c:	409a      	lsls	r2, r3
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b05      	cmp	r3, #5
 80061ac:	d136      	bne.n	800621c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f022 0216 	bic.w	r2, r2, #22
 80061bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	695a      	ldr	r2, [r3, #20]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d103      	bne.n	80061de <HAL_DMA_IRQHandler+0x1da>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d007      	beq.n	80061ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0208 	bic.w	r2, r2, #8
 80061ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061f2:	223f      	movs	r2, #63	; 0x3f
 80061f4:	409a      	lsls	r2, r3
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800620e:	2b00      	cmp	r3, #0
 8006210:	d07e      	beq.n	8006310 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	4798      	blx	r3
        }
        return;
 800621a:	e079      	b.n	8006310 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d01d      	beq.n	8006266 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10d      	bne.n	8006254 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623c:	2b00      	cmp	r3, #0
 800623e:	d031      	beq.n	80062a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	4798      	blx	r3
 8006248:	e02c      	b.n	80062a4 <HAL_DMA_IRQHandler+0x2a0>
 800624a:	bf00      	nop
 800624c:	20000004 	.word	0x20000004
 8006250:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006258:	2b00      	cmp	r3, #0
 800625a:	d023      	beq.n	80062a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	4798      	blx	r3
 8006264:	e01e      	b.n	80062a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006270:	2b00      	cmp	r3, #0
 8006272:	d10f      	bne.n	8006294 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0210 	bic.w	r2, r2, #16
 8006282:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006298:	2b00      	cmp	r3, #0
 800629a:	d003      	beq.n	80062a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d032      	beq.n	8006312 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d022      	beq.n	80062fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2205      	movs	r2, #5
 80062bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f022 0201 	bic.w	r2, r2, #1
 80062ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	3301      	adds	r3, #1
 80062d4:	60bb      	str	r3, [r7, #8]
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d307      	bcc.n	80062ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1f2      	bne.n	80062d0 <HAL_DMA_IRQHandler+0x2cc>
 80062ea:	e000      	b.n	80062ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80062ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006302:	2b00      	cmp	r3, #0
 8006304:	d005      	beq.n	8006312 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	4798      	blx	r3
 800630e:	e000      	b.n	8006312 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006310:	bf00      	nop
    }
  }
}
 8006312:	3718      	adds	r7, #24
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	b2db      	uxtb	r3, r3
 8006326:	3b10      	subs	r3, #16
 8006328:	4a14      	ldr	r2, [pc, #80]	; (800637c <DMA_CalcBaseAndBitshift+0x64>)
 800632a:	fba2 2303 	umull	r2, r3, r2, r3
 800632e:	091b      	lsrs	r3, r3, #4
 8006330:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006332:	4a13      	ldr	r2, [pc, #76]	; (8006380 <DMA_CalcBaseAndBitshift+0x68>)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4413      	add	r3, r2
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2b03      	cmp	r3, #3
 8006344:	d909      	bls.n	800635a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800634e:	f023 0303 	bic.w	r3, r3, #3
 8006352:	1d1a      	adds	r2, r3, #4
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	659a      	str	r2, [r3, #88]	; 0x58
 8006358:	e007      	b.n	800636a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006362:	f023 0303 	bic.w	r3, r3, #3
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800636e:	4618      	mov	r0, r3
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	aaaaaaab 	.word	0xaaaaaaab
 8006380:	080115cc 	.word	0x080115cc

08006384 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006394:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d11f      	bne.n	80063de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d856      	bhi.n	8006452 <DMA_CheckFifoParam+0xce>
 80063a4:	a201      	add	r2, pc, #4	; (adr r2, 80063ac <DMA_CheckFifoParam+0x28>)
 80063a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063aa:	bf00      	nop
 80063ac:	080063bd 	.word	0x080063bd
 80063b0:	080063cf 	.word	0x080063cf
 80063b4:	080063bd 	.word	0x080063bd
 80063b8:	08006453 	.word	0x08006453
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d046      	beq.n	8006456 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063cc:	e043      	b.n	8006456 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80063d6:	d140      	bne.n	800645a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063dc:	e03d      	b.n	800645a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e6:	d121      	bne.n	800642c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2b03      	cmp	r3, #3
 80063ec:	d837      	bhi.n	800645e <DMA_CheckFifoParam+0xda>
 80063ee:	a201      	add	r2, pc, #4	; (adr r2, 80063f4 <DMA_CheckFifoParam+0x70>)
 80063f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f4:	08006405 	.word	0x08006405
 80063f8:	0800640b 	.word	0x0800640b
 80063fc:	08006405 	.word	0x08006405
 8006400:	0800641d 	.word	0x0800641d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	73fb      	strb	r3, [r7, #15]
      break;
 8006408:	e030      	b.n	800646c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800640e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d025      	beq.n	8006462 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800641a:	e022      	b.n	8006462 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006420:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006424:	d11f      	bne.n	8006466 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800642a:	e01c      	b.n	8006466 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d903      	bls.n	800643a <DMA_CheckFifoParam+0xb6>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b03      	cmp	r3, #3
 8006436:	d003      	beq.n	8006440 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006438:	e018      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
      break;
 800643e:	e015      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00e      	beq.n	800646a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	73fb      	strb	r3, [r7, #15]
      break;
 8006450:	e00b      	b.n	800646a <DMA_CheckFifoParam+0xe6>
      break;
 8006452:	bf00      	nop
 8006454:	e00a      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 8006456:	bf00      	nop
 8006458:	e008      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800645a:	bf00      	nop
 800645c:	e006      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800645e:	bf00      	nop
 8006460:	e004      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 8006462:	bf00      	nop
 8006464:	e002      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;   
 8006466:	bf00      	nop
 8006468:	e000      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800646a:	bf00      	nop
    }
  } 
  
  return status; 
 800646c:	7bfb      	ldrb	r3, [r7, #15]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop

0800647c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	; 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006486:	2300      	movs	r3, #0
 8006488:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800648a:	2300      	movs	r3, #0
 800648c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800648e:	2300      	movs	r3, #0
 8006490:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006492:	2300      	movs	r3, #0
 8006494:	61fb      	str	r3, [r7, #28]
 8006496:	e16b      	b.n	8006770 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006498:	2201      	movs	r2, #1
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	697a      	ldr	r2, [r7, #20]
 80064a8:	4013      	ands	r3, r2
 80064aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	f040 815a 	bne.w	800676a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	f003 0303 	and.w	r3, r3, #3
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d005      	beq.n	80064ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d130      	bne.n	8006530 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	2203      	movs	r2, #3
 80064da:	fa02 f303 	lsl.w	r3, r2, r3
 80064de:	43db      	mvns	r3, r3
 80064e0:	69ba      	ldr	r2, [r7, #24]
 80064e2:	4013      	ands	r3, r2
 80064e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	005b      	lsls	r3, r3, #1
 80064ee:	fa02 f303 	lsl.w	r3, r2, r3
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	69ba      	ldr	r2, [r7, #24]
 80064fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006504:	2201      	movs	r2, #1
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	fa02 f303 	lsl.w	r3, r2, r3
 800650c:	43db      	mvns	r3, r3
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	4013      	ands	r3, r2
 8006512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	091b      	lsrs	r3, r3, #4
 800651a:	f003 0201 	and.w	r2, r3, #1
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	fa02 f303 	lsl.w	r3, r2, r3
 8006524:	69ba      	ldr	r2, [r7, #24]
 8006526:	4313      	orrs	r3, r2
 8006528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69ba      	ldr	r2, [r7, #24]
 800652e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	f003 0303 	and.w	r3, r3, #3
 8006538:	2b03      	cmp	r3, #3
 800653a:	d017      	beq.n	800656c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	2203      	movs	r2, #3
 8006548:	fa02 f303 	lsl.w	r3, r2, r3
 800654c:	43db      	mvns	r3, r3
 800654e:	69ba      	ldr	r2, [r7, #24]
 8006550:	4013      	ands	r3, r2
 8006552:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	69ba      	ldr	r2, [r7, #24]
 8006562:	4313      	orrs	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f003 0303 	and.w	r3, r3, #3
 8006574:	2b02      	cmp	r3, #2
 8006576:	d123      	bne.n	80065c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	08da      	lsrs	r2, r3, #3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	3208      	adds	r2, #8
 8006580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006584:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	f003 0307 	and.w	r3, r3, #7
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	220f      	movs	r2, #15
 8006590:	fa02 f303 	lsl.w	r3, r2, r3
 8006594:	43db      	mvns	r3, r3
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	4013      	ands	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	691a      	ldr	r2, [r3, #16]
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f003 0307 	and.w	r3, r3, #7
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	08da      	lsrs	r2, r3, #3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	3208      	adds	r2, #8
 80065ba:	69b9      	ldr	r1, [r7, #24]
 80065bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	2203      	movs	r2, #3
 80065cc:	fa02 f303 	lsl.w	r3, r2, r3
 80065d0:	43db      	mvns	r3, r3
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	4013      	ands	r3, r2
 80065d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	f003 0203 	and.w	r2, r3, #3
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	fa02 f303 	lsl.w	r3, r2, r3
 80065e8:	69ba      	ldr	r2, [r7, #24]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 80b4 	beq.w	800676a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006602:	2300      	movs	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
 8006606:	4b60      	ldr	r3, [pc, #384]	; (8006788 <HAL_GPIO_Init+0x30c>)
 8006608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800660a:	4a5f      	ldr	r2, [pc, #380]	; (8006788 <HAL_GPIO_Init+0x30c>)
 800660c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006610:	6453      	str	r3, [r2, #68]	; 0x44
 8006612:	4b5d      	ldr	r3, [pc, #372]	; (8006788 <HAL_GPIO_Init+0x30c>)
 8006614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800661e:	4a5b      	ldr	r2, [pc, #364]	; (800678c <HAL_GPIO_Init+0x310>)
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	089b      	lsrs	r3, r3, #2
 8006624:	3302      	adds	r3, #2
 8006626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800662a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	220f      	movs	r2, #15
 8006636:	fa02 f303 	lsl.w	r3, r2, r3
 800663a:	43db      	mvns	r3, r3
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	4013      	ands	r3, r2
 8006640:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a52      	ldr	r2, [pc, #328]	; (8006790 <HAL_GPIO_Init+0x314>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d02b      	beq.n	80066a2 <HAL_GPIO_Init+0x226>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a51      	ldr	r2, [pc, #324]	; (8006794 <HAL_GPIO_Init+0x318>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d025      	beq.n	800669e <HAL_GPIO_Init+0x222>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a50      	ldr	r2, [pc, #320]	; (8006798 <HAL_GPIO_Init+0x31c>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d01f      	beq.n	800669a <HAL_GPIO_Init+0x21e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a4f      	ldr	r2, [pc, #316]	; (800679c <HAL_GPIO_Init+0x320>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d019      	beq.n	8006696 <HAL_GPIO_Init+0x21a>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a4e      	ldr	r2, [pc, #312]	; (80067a0 <HAL_GPIO_Init+0x324>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d013      	beq.n	8006692 <HAL_GPIO_Init+0x216>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a4d      	ldr	r2, [pc, #308]	; (80067a4 <HAL_GPIO_Init+0x328>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00d      	beq.n	800668e <HAL_GPIO_Init+0x212>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a4c      	ldr	r2, [pc, #304]	; (80067a8 <HAL_GPIO_Init+0x32c>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d007      	beq.n	800668a <HAL_GPIO_Init+0x20e>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a4b      	ldr	r2, [pc, #300]	; (80067ac <HAL_GPIO_Init+0x330>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d101      	bne.n	8006686 <HAL_GPIO_Init+0x20a>
 8006682:	2307      	movs	r3, #7
 8006684:	e00e      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 8006686:	2308      	movs	r3, #8
 8006688:	e00c      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 800668a:	2306      	movs	r3, #6
 800668c:	e00a      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 800668e:	2305      	movs	r3, #5
 8006690:	e008      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 8006692:	2304      	movs	r3, #4
 8006694:	e006      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 8006696:	2303      	movs	r3, #3
 8006698:	e004      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 800669a:	2302      	movs	r3, #2
 800669c:	e002      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 800669e:	2301      	movs	r3, #1
 80066a0:	e000      	b.n	80066a4 <HAL_GPIO_Init+0x228>
 80066a2:	2300      	movs	r3, #0
 80066a4:	69fa      	ldr	r2, [r7, #28]
 80066a6:	f002 0203 	and.w	r2, r2, #3
 80066aa:	0092      	lsls	r2, r2, #2
 80066ac:	4093      	lsls	r3, r2
 80066ae:	69ba      	ldr	r2, [r7, #24]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066b4:	4935      	ldr	r1, [pc, #212]	; (800678c <HAL_GPIO_Init+0x310>)
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	089b      	lsrs	r3, r3, #2
 80066ba:	3302      	adds	r3, #2
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80066c2:	4b3b      	ldr	r3, [pc, #236]	; (80067b0 <HAL_GPIO_Init+0x334>)
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	43db      	mvns	r3, r3
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	4013      	ands	r3, r2
 80066d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80066de:	69ba      	ldr	r2, [r7, #24]
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80066e6:	4a32      	ldr	r2, [pc, #200]	; (80067b0 <HAL_GPIO_Init+0x334>)
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80066ec:	4b30      	ldr	r3, [pc, #192]	; (80067b0 <HAL_GPIO_Init+0x334>)
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	43db      	mvns	r3, r3
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	4013      	ands	r3, r2
 80066fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006710:	4a27      	ldr	r2, [pc, #156]	; (80067b0 <HAL_GPIO_Init+0x334>)
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006716:	4b26      	ldr	r3, [pc, #152]	; (80067b0 <HAL_GPIO_Init+0x334>)
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	43db      	mvns	r3, r3
 8006720:	69ba      	ldr	r2, [r7, #24]
 8006722:	4013      	ands	r3, r2
 8006724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800673a:	4a1d      	ldr	r2, [pc, #116]	; (80067b0 <HAL_GPIO_Init+0x334>)
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006740:	4b1b      	ldr	r3, [pc, #108]	; (80067b0 <HAL_GPIO_Init+0x334>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	43db      	mvns	r3, r3
 800674a:	69ba      	ldr	r2, [r7, #24]
 800674c:	4013      	ands	r3, r2
 800674e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800675c:	69ba      	ldr	r2, [r7, #24]
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	4313      	orrs	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006764:	4a12      	ldr	r2, [pc, #72]	; (80067b0 <HAL_GPIO_Init+0x334>)
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	3301      	adds	r3, #1
 800676e:	61fb      	str	r3, [r7, #28]
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	2b0f      	cmp	r3, #15
 8006774:	f67f ae90 	bls.w	8006498 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006778:	bf00      	nop
 800677a:	bf00      	nop
 800677c:	3724      	adds	r7, #36	; 0x24
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	40023800 	.word	0x40023800
 800678c:	40013800 	.word	0x40013800
 8006790:	40020000 	.word	0x40020000
 8006794:	40020400 	.word	0x40020400
 8006798:	40020800 	.word	0x40020800
 800679c:	40020c00 	.word	0x40020c00
 80067a0:	40021000 	.word	0x40021000
 80067a4:	40021400 	.word	0x40021400
 80067a8:	40021800 	.word	0x40021800
 80067ac:	40021c00 	.word	0x40021c00
 80067b0:	40013c00 	.word	0x40013c00

080067b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067be:	2300      	movs	r3, #0
 80067c0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80067c6:	2300      	movs	r3, #0
 80067c8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067ca:	2300      	movs	r3, #0
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	e0cd      	b.n	800696c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067d0:	2201      	movs	r2, #1
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	4013      	ands	r3, r2
 80067e0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	f040 80bd 	bne.w	8006966 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80067ec:	4a65      	ldr	r2, [pc, #404]	; (8006984 <HAL_GPIO_DeInit+0x1d0>)
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	089b      	lsrs	r3, r3, #2
 80067f2:	3302      	adds	r3, #2
 80067f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067f8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	220f      	movs	r2, #15
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	4013      	ands	r3, r2
 800680c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a5d      	ldr	r2, [pc, #372]	; (8006988 <HAL_GPIO_DeInit+0x1d4>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d02b      	beq.n	800686e <HAL_GPIO_DeInit+0xba>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a5c      	ldr	r2, [pc, #368]	; (800698c <HAL_GPIO_DeInit+0x1d8>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d025      	beq.n	800686a <HAL_GPIO_DeInit+0xb6>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a5b      	ldr	r2, [pc, #364]	; (8006990 <HAL_GPIO_DeInit+0x1dc>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d01f      	beq.n	8006866 <HAL_GPIO_DeInit+0xb2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a5a      	ldr	r2, [pc, #360]	; (8006994 <HAL_GPIO_DeInit+0x1e0>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d019      	beq.n	8006862 <HAL_GPIO_DeInit+0xae>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a59      	ldr	r2, [pc, #356]	; (8006998 <HAL_GPIO_DeInit+0x1e4>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d013      	beq.n	800685e <HAL_GPIO_DeInit+0xaa>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a58      	ldr	r2, [pc, #352]	; (800699c <HAL_GPIO_DeInit+0x1e8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d00d      	beq.n	800685a <HAL_GPIO_DeInit+0xa6>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a57      	ldr	r2, [pc, #348]	; (80069a0 <HAL_GPIO_DeInit+0x1ec>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d007      	beq.n	8006856 <HAL_GPIO_DeInit+0xa2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a56      	ldr	r2, [pc, #344]	; (80069a4 <HAL_GPIO_DeInit+0x1f0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d101      	bne.n	8006852 <HAL_GPIO_DeInit+0x9e>
 800684e:	2307      	movs	r3, #7
 8006850:	e00e      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 8006852:	2308      	movs	r3, #8
 8006854:	e00c      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 8006856:	2306      	movs	r3, #6
 8006858:	e00a      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 800685a:	2305      	movs	r3, #5
 800685c:	e008      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 800685e:	2304      	movs	r3, #4
 8006860:	e006      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 8006862:	2303      	movs	r3, #3
 8006864:	e004      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 8006866:	2302      	movs	r3, #2
 8006868:	e002      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 800686a:	2301      	movs	r3, #1
 800686c:	e000      	b.n	8006870 <HAL_GPIO_DeInit+0xbc>
 800686e:	2300      	movs	r3, #0
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	f002 0203 	and.w	r2, r2, #3
 8006876:	0092      	lsls	r2, r2, #2
 8006878:	4093      	lsls	r3, r2
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	429a      	cmp	r2, r3
 800687e:	d132      	bne.n	80068e6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006880:	4b49      	ldr	r3, [pc, #292]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	43db      	mvns	r3, r3
 8006888:	4947      	ldr	r1, [pc, #284]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 800688a:	4013      	ands	r3, r2
 800688c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800688e:	4b46      	ldr	r3, [pc, #280]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 8006890:	685a      	ldr	r2, [r3, #4]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	43db      	mvns	r3, r3
 8006896:	4944      	ldr	r1, [pc, #272]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 8006898:	4013      	ands	r3, r2
 800689a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800689c:	4b42      	ldr	r3, [pc, #264]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 800689e:	68da      	ldr	r2, [r3, #12]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	43db      	mvns	r3, r3
 80068a4:	4940      	ldr	r1, [pc, #256]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 80068a6:	4013      	ands	r3, r2
 80068a8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80068aa:	4b3f      	ldr	r3, [pc, #252]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 80068ac:	689a      	ldr	r2, [r3, #8]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	43db      	mvns	r3, r3
 80068b2:	493d      	ldr	r1, [pc, #244]	; (80069a8 <HAL_GPIO_DeInit+0x1f4>)
 80068b4:	4013      	ands	r3, r2
 80068b6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f003 0303 	and.w	r3, r3, #3
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	220f      	movs	r2, #15
 80068c2:	fa02 f303 	lsl.w	r3, r2, r3
 80068c6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80068c8:	4a2e      	ldr	r2, [pc, #184]	; (8006984 <HAL_GPIO_DeInit+0x1d0>)
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	089b      	lsrs	r3, r3, #2
 80068ce:	3302      	adds	r3, #2
 80068d0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	43da      	mvns	r2, r3
 80068d8:	482a      	ldr	r0, [pc, #168]	; (8006984 <HAL_GPIO_DeInit+0x1d0>)
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	089b      	lsrs	r3, r3, #2
 80068de:	400a      	ands	r2, r1
 80068e0:	3302      	adds	r3, #2
 80068e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	2103      	movs	r1, #3
 80068f0:	fa01 f303 	lsl.w	r3, r1, r3
 80068f4:	43db      	mvns	r3, r3
 80068f6:	401a      	ands	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	08da      	lsrs	r2, r3, #3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	3208      	adds	r2, #8
 8006904:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	220f      	movs	r2, #15
 8006912:	fa02 f303 	lsl.w	r3, r2, r3
 8006916:	43db      	mvns	r3, r3
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	08d2      	lsrs	r2, r2, #3
 800691c:	4019      	ands	r1, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	3208      	adds	r2, #8
 8006922:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68da      	ldr	r2, [r3, #12]
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	005b      	lsls	r3, r3, #1
 800692e:	2103      	movs	r1, #3
 8006930:	fa01 f303 	lsl.w	r3, r1, r3
 8006934:	43db      	mvns	r3, r3
 8006936:	401a      	ands	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	2101      	movs	r1, #1
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	fa01 f303 	lsl.w	r3, r1, r3
 8006948:	43db      	mvns	r3, r3
 800694a:	401a      	ands	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689a      	ldr	r2, [r3, #8]
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	2103      	movs	r1, #3
 800695a:	fa01 f303 	lsl.w	r3, r1, r3
 800695e:	43db      	mvns	r3, r3
 8006960:	401a      	ands	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	3301      	adds	r3, #1
 800696a:	617b      	str	r3, [r7, #20]
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	2b0f      	cmp	r3, #15
 8006970:	f67f af2e 	bls.w	80067d0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	40013800 	.word	0x40013800
 8006988:	40020000 	.word	0x40020000
 800698c:	40020400 	.word	0x40020400
 8006990:	40020800 	.word	0x40020800
 8006994:	40020c00 	.word	0x40020c00
 8006998:	40021000 	.word	0x40021000
 800699c:	40021400 	.word	0x40021400
 80069a0:	40021800 	.word	0x40021800
 80069a4:	40021c00 	.word	0x40021c00
 80069a8:	40013c00 	.word	0x40013c00

080069ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	807b      	strh	r3, [r7, #2]
 80069b8:	4613      	mov	r3, r2
 80069ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069bc:	787b      	ldrb	r3, [r7, #1]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069c2:	887a      	ldrh	r2, [r7, #2]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80069c8:	e003      	b.n	80069d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80069ca:	887b      	ldrh	r3, [r7, #2]
 80069cc:	041a      	lsls	r2, r3, #16
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	619a      	str	r2, [r3, #24]
}
 80069d2:	bf00      	nop
 80069d4:	370c      	adds	r7, #12
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr

080069de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
 80069e6:	460b      	mov	r3, r1
 80069e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80069f0:	887a      	ldrh	r2, [r7, #2]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4013      	ands	r3, r2
 80069f6:	041a      	lsls	r2, r3, #16
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	43d9      	mvns	r1, r3
 80069fc:	887b      	ldrh	r3, [r7, #2]
 80069fe:	400b      	ands	r3, r1
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	619a      	str	r2, [r3, #24]
}
 8006a06:	bf00      	nop
 8006a08:	3714      	adds	r7, #20
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
	...

08006a14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a1e:	4b08      	ldr	r3, [pc, #32]	; (8006a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a20:	695a      	ldr	r2, [r3, #20]
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	4013      	ands	r3, r2
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d006      	beq.n	8006a38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a2a:	4a05      	ldr	r2, [pc, #20]	; (8006a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a2c:	88fb      	ldrh	r3, [r7, #6]
 8006a2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a30:	88fb      	ldrh	r3, [r7, #6]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fd fdfe 	bl	8004634 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a38:	bf00      	nop
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	40013c00 	.word	0x40013c00

08006a44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e12b      	b.n	8006cae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d106      	bne.n	8006a70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fe fa6e 	bl	8004f4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2224      	movs	r2, #36	; 0x24
 8006a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0201 	bic.w	r2, r2, #1
 8006a86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006aa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006aa8:	f001 fa0c 	bl	8007ec4 <HAL_RCC_GetPCLK1Freq>
 8006aac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	4a81      	ldr	r2, [pc, #516]	; (8006cb8 <HAL_I2C_Init+0x274>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d807      	bhi.n	8006ac8 <HAL_I2C_Init+0x84>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	4a80      	ldr	r2, [pc, #512]	; (8006cbc <HAL_I2C_Init+0x278>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	bf94      	ite	ls
 8006ac0:	2301      	movls	r3, #1
 8006ac2:	2300      	movhi	r3, #0
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	e006      	b.n	8006ad6 <HAL_I2C_Init+0x92>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4a7d      	ldr	r2, [pc, #500]	; (8006cc0 <HAL_I2C_Init+0x27c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	bf94      	ite	ls
 8006ad0:	2301      	movls	r3, #1
 8006ad2:	2300      	movhi	r3, #0
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d001      	beq.n	8006ade <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e0e7      	b.n	8006cae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	4a78      	ldr	r2, [pc, #480]	; (8006cc4 <HAL_I2C_Init+0x280>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	0c9b      	lsrs	r3, r3, #18
 8006ae8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68ba      	ldr	r2, [r7, #8]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	4a6a      	ldr	r2, [pc, #424]	; (8006cb8 <HAL_I2C_Init+0x274>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d802      	bhi.n	8006b18 <HAL_I2C_Init+0xd4>
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	3301      	adds	r3, #1
 8006b16:	e009      	b.n	8006b2c <HAL_I2C_Init+0xe8>
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b1e:	fb02 f303 	mul.w	r3, r2, r3
 8006b22:	4a69      	ldr	r2, [pc, #420]	; (8006cc8 <HAL_I2C_Init+0x284>)
 8006b24:	fba2 2303 	umull	r2, r3, r2, r3
 8006b28:	099b      	lsrs	r3, r3, #6
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6812      	ldr	r2, [r2, #0]
 8006b30:	430b      	orrs	r3, r1
 8006b32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	495c      	ldr	r1, [pc, #368]	; (8006cb8 <HAL_I2C_Init+0x274>)
 8006b48:	428b      	cmp	r3, r1
 8006b4a:	d819      	bhi.n	8006b80 <HAL_I2C_Init+0x13c>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	1e59      	subs	r1, r3, #1
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	005b      	lsls	r3, r3, #1
 8006b56:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b5a:	1c59      	adds	r1, r3, #1
 8006b5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006b60:	400b      	ands	r3, r1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00a      	beq.n	8006b7c <HAL_I2C_Init+0x138>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	1e59      	subs	r1, r3, #1
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b74:	3301      	adds	r3, #1
 8006b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b7a:	e051      	b.n	8006c20 <HAL_I2C_Init+0x1dc>
 8006b7c:	2304      	movs	r3, #4
 8006b7e:	e04f      	b.n	8006c20 <HAL_I2C_Init+0x1dc>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d111      	bne.n	8006bac <HAL_I2C_Init+0x168>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	1e58      	subs	r0, r3, #1
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6859      	ldr	r1, [r3, #4]
 8006b90:	460b      	mov	r3, r1
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	440b      	add	r3, r1
 8006b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	bf0c      	ite	eq
 8006ba4:	2301      	moveq	r3, #1
 8006ba6:	2300      	movne	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	e012      	b.n	8006bd2 <HAL_I2C_Init+0x18e>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	1e58      	subs	r0, r3, #1
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6859      	ldr	r1, [r3, #4]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	440b      	add	r3, r1
 8006bba:	0099      	lsls	r1, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	bf0c      	ite	eq
 8006bcc:	2301      	moveq	r3, #1
 8006bce:	2300      	movne	r3, #0
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <HAL_I2C_Init+0x196>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e022      	b.n	8006c20 <HAL_I2C_Init+0x1dc>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10e      	bne.n	8006c00 <HAL_I2C_Init+0x1bc>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1e58      	subs	r0, r3, #1
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6859      	ldr	r1, [r3, #4]
 8006bea:	460b      	mov	r3, r1
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	440b      	add	r3, r1
 8006bf0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bfe:	e00f      	b.n	8006c20 <HAL_I2C_Init+0x1dc>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	1e58      	subs	r0, r3, #1
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6859      	ldr	r1, [r3, #4]
 8006c08:	460b      	mov	r3, r1
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	440b      	add	r3, r1
 8006c0e:	0099      	lsls	r1, r3, #2
 8006c10:	440b      	add	r3, r1
 8006c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c16:	3301      	adds	r3, #1
 8006c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c20:	6879      	ldr	r1, [r7, #4]
 8006c22:	6809      	ldr	r1, [r1, #0]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	69da      	ldr	r2, [r3, #28]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	6911      	ldr	r1, [r2, #16]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	68d2      	ldr	r2, [r2, #12]
 8006c5a:	4311      	orrs	r1, r2
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	6812      	ldr	r2, [r2, #0]
 8006c60:	430b      	orrs	r3, r1
 8006c62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	695a      	ldr	r2, [r3, #20]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0201 	orr.w	r2, r2, #1
 8006c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2220      	movs	r2, #32
 8006c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	000186a0 	.word	0x000186a0
 8006cbc:	001e847f 	.word	0x001e847f
 8006cc0:	003d08ff 	.word	0x003d08ff
 8006cc4:	431bde83 	.word	0x431bde83
 8006cc8:	10624dd3 	.word	0x10624dd3

08006ccc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b088      	sub	sp, #32
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e128      	b.n	8006f30 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a90      	ldr	r2, [pc, #576]	; (8006f38 <HAL_I2S_Init+0x26c>)
 8006cf6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f7fe f96f 	bl	8004fdc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2202      	movs	r2, #2
 8006d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	69db      	ldr	r3, [r3, #28]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6812      	ldr	r2, [r2, #0]
 8006d10:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006d14:	f023 030f 	bic.w	r3, r3, #15
 8006d18:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d060      	beq.n	8006dec <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d102      	bne.n	8006d38 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006d32:	2310      	movs	r3, #16
 8006d34:	617b      	str	r3, [r7, #20]
 8006d36:	e001      	b.n	8006d3c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006d38:	2320      	movs	r3, #32
 8006d3a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	d802      	bhi.n	8006d4a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006d4a:	2001      	movs	r0, #1
 8006d4c:	f001 f9f6 	bl	800813c <HAL_RCCEx_GetPeriphCLKFreq>
 8006d50:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d5a:	d125      	bne.n	8006da8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d010      	beq.n	8006d86 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d6e:	4613      	mov	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4413      	add	r3, r2
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	461a      	mov	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d80:	3305      	adds	r3, #5
 8006d82:	613b      	str	r3, [r7, #16]
 8006d84:	e01f      	b.n	8006dc6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	00db      	lsls	r3, r3, #3
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d90:	4613      	mov	r3, r2
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	461a      	mov	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	3305      	adds	r3, #5
 8006da4:	613b      	str	r3, [r7, #16]
 8006da6:	e00e      	b.n	8006dc6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	fbb2 f2f3 	udiv	r2, r2, r3
 8006db0:	4613      	mov	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	005b      	lsls	r3, r3, #1
 8006db8:	461a      	mov	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc2:	3305      	adds	r3, #5
 8006dc4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	4a5c      	ldr	r2, [pc, #368]	; (8006f3c <HAL_I2S_Init+0x270>)
 8006dca:	fba2 2303 	umull	r2, r3, r2, r3
 8006dce:	08db      	lsrs	r3, r3, #3
 8006dd0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006dda:	693a      	ldr	r2, [r7, #16]
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	085b      	lsrs	r3, r3, #1
 8006de2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	021b      	lsls	r3, r3, #8
 8006de8:	61bb      	str	r3, [r7, #24]
 8006dea:	e003      	b.n	8006df4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006dec:	2302      	movs	r3, #2
 8006dee:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d902      	bls.n	8006e00 <HAL_I2S_Init+0x134>
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	2bff      	cmp	r3, #255	; 0xff
 8006dfe:	d907      	bls.n	8006e10 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e04:	f043 0210 	orr.w	r2, r3, #16
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e08f      	b.n	8006f30 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	691a      	ldr	r2, [r3, #16]
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	ea42 0103 	orr.w	r1, r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006e2e:	f023 030f 	bic.w	r3, r3, #15
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	6851      	ldr	r1, [r2, #4]
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6892      	ldr	r2, [r2, #8]
 8006e3a:	4311      	orrs	r1, r2
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	68d2      	ldr	r2, [r2, #12]
 8006e40:	4311      	orrs	r1, r2
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	6992      	ldr	r2, [r2, #24]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e52:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d161      	bne.n	8006f20 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a38      	ldr	r2, [pc, #224]	; (8006f40 <HAL_I2S_Init+0x274>)
 8006e60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a37      	ldr	r2, [pc, #220]	; (8006f44 <HAL_I2S_Init+0x278>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d101      	bne.n	8006e70 <HAL_I2S_Init+0x1a4>
 8006e6c:	4b36      	ldr	r3, [pc, #216]	; (8006f48 <HAL_I2S_Init+0x27c>)
 8006e6e:	e001      	b.n	8006e74 <HAL_I2S_Init+0x1a8>
 8006e70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	6812      	ldr	r2, [r2, #0]
 8006e7a:	4932      	ldr	r1, [pc, #200]	; (8006f44 <HAL_I2S_Init+0x278>)
 8006e7c:	428a      	cmp	r2, r1
 8006e7e:	d101      	bne.n	8006e84 <HAL_I2S_Init+0x1b8>
 8006e80:	4a31      	ldr	r2, [pc, #196]	; (8006f48 <HAL_I2S_Init+0x27c>)
 8006e82:	e001      	b.n	8006e88 <HAL_I2S_Init+0x1bc>
 8006e84:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006e88:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006e8c:	f023 030f 	bic.w	r3, r3, #15
 8006e90:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a2b      	ldr	r2, [pc, #172]	; (8006f44 <HAL_I2S_Init+0x278>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d101      	bne.n	8006ea0 <HAL_I2S_Init+0x1d4>
 8006e9c:	4b2a      	ldr	r3, [pc, #168]	; (8006f48 <HAL_I2S_Init+0x27c>)
 8006e9e:	e001      	b.n	8006ea4 <HAL_I2S_Init+0x1d8>
 8006ea0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ea4:	2202      	movs	r2, #2
 8006ea6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a25      	ldr	r2, [pc, #148]	; (8006f44 <HAL_I2S_Init+0x278>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d101      	bne.n	8006eb6 <HAL_I2S_Init+0x1ea>
 8006eb2:	4b25      	ldr	r3, [pc, #148]	; (8006f48 <HAL_I2S_Init+0x27c>)
 8006eb4:	e001      	b.n	8006eba <HAL_I2S_Init+0x1ee>
 8006eb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006eba:	69db      	ldr	r3, [r3, #28]
 8006ebc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ec6:	d003      	beq.n	8006ed0 <HAL_I2S_Init+0x204>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d103      	bne.n	8006ed8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006ed0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	e001      	b.n	8006edc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	68db      	ldr	r3, [r3, #12]
 8006eee:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	699b      	ldr	r3, [r3, #24]
 8006ef8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006efa:	4313      	orrs	r3, r2
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	897b      	ldrh	r3, [r7, #10]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f08:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a0d      	ldr	r2, [pc, #52]	; (8006f44 <HAL_I2S_Init+0x278>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d101      	bne.n	8006f18 <HAL_I2S_Init+0x24c>
 8006f14:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <HAL_I2S_Init+0x27c>)
 8006f16:	e001      	b.n	8006f1c <HAL_I2S_Init+0x250>
 8006f18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f1c:	897a      	ldrh	r2, [r7, #10]
 8006f1e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3720      	adds	r7, #32
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	0800701b 	.word	0x0800701b
 8006f3c:	cccccccd 	.word	0xcccccccd
 8006f40:	08007131 	.word	0x08007131
 8006f44:	40003800 	.word	0x40003800
 8006f48:	40003400 	.word	0x40003400

08006f4c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006f54:	bf00      	nop
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6c:	881a      	ldrh	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f78:	1c9a      	adds	r2, r3, #2
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	3b01      	subs	r3, #1
 8006f86:	b29a      	uxth	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10e      	bne.n	8006fb4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	685a      	ldr	r2, [r3, #4]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006fa4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7fa f822 	bl	8000ff8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006fb4:	bf00      	nop
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fce:	b292      	uxth	r2, r2
 8006fd0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fd6:	1c9a      	adds	r2, r3, #2
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10e      	bne.n	8007012 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	685a      	ldr	r2, [r3, #4]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007002:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff ff9d 	bl	8006f4c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007012:	bf00      	nop
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b086      	sub	sp, #24
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b04      	cmp	r3, #4
 8007034:	d13a      	bne.n	80070ac <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b01      	cmp	r3, #1
 800703e:	d109      	bne.n	8007054 <I2S_IRQHandler+0x3a>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704a:	2b40      	cmp	r3, #64	; 0x40
 800704c:	d102      	bne.n	8007054 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff ffb4 	bl	8006fbc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800705a:	2b40      	cmp	r3, #64	; 0x40
 800705c:	d126      	bne.n	80070ac <I2S_IRQHandler+0x92>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f003 0320 	and.w	r3, r3, #32
 8007068:	2b20      	cmp	r3, #32
 800706a:	d11f      	bne.n	80070ac <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800707a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800707c:	2300      	movs	r3, #0
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	613b      	str	r3, [r7, #16]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	613b      	str	r3, [r7, #16]
 8007090:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800709e:	f043 0202 	orr.w	r2, r3, #2
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f7f9 ffc0 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b03      	cmp	r3, #3
 80070b6:	d136      	bne.n	8007126 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f003 0302 	and.w	r3, r3, #2
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d109      	bne.n	80070d6 <I2S_IRQHandler+0xbc>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070cc:	2b80      	cmp	r3, #128	; 0x80
 80070ce:	d102      	bne.n	80070d6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7ff ff45 	bl	8006f60 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f003 0308 	and.w	r3, r3, #8
 80070dc:	2b08      	cmp	r3, #8
 80070de:	d122      	bne.n	8007126 <I2S_IRQHandler+0x10c>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	f003 0320 	and.w	r3, r3, #32
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	d11b      	bne.n	8007126 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070fc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80070fe:	2300      	movs	r3, #0
 8007100:	60fb      	str	r3, [r7, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	60fb      	str	r3, [r7, #12]
 800710a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007118:	f043 0204 	orr.w	r2, r3, #4
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7f9 ff83 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007126:	bf00      	nop
 8007128:	3718      	adds	r7, #24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
	...

08007130 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b088      	sub	sp, #32
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a92      	ldr	r2, [pc, #584]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d101      	bne.n	800714e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800714a:	4b92      	ldr	r3, [pc, #584]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800714c:	e001      	b.n	8007152 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800714e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a8b      	ldr	r2, [pc, #556]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d101      	bne.n	800716c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007168:	4b8a      	ldr	r3, [pc, #552]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800716a:	e001      	b.n	8007170 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800716c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800717c:	d004      	beq.n	8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	f040 8099 	bne.w	80072ba <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b02      	cmp	r3, #2
 8007190:	d107      	bne.n	80071a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007198:	2b00      	cmp	r3, #0
 800719a:	d002      	beq.n	80071a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f925 	bl	80073ec <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d107      	bne.n	80071bc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d002      	beq.n	80071bc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f9c8 	bl	800754c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c2:	2b40      	cmp	r3, #64	; 0x40
 80071c4:	d13a      	bne.n	800723c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	f003 0320 	and.w	r3, r3, #32
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d035      	beq.n	800723c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a6e      	ldr	r2, [pc, #440]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d101      	bne.n	80071de <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80071da:	4b6e      	ldr	r3, [pc, #440]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80071dc:	e001      	b.n	80071e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80071de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4969      	ldr	r1, [pc, #420]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80071ea:	428b      	cmp	r3, r1
 80071ec:	d101      	bne.n	80071f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80071ee:	4b69      	ldr	r3, [pc, #420]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80071f0:	e001      	b.n	80071f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80071f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80071fa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800720a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	60fb      	str	r3, [r7, #12]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	60fb      	str	r3, [r7, #12]
 8007220:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800722e:	f043 0202 	orr.w	r2, r3, #2
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f7f9 fef8 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	f003 0308 	and.w	r3, r3, #8
 8007242:	2b08      	cmp	r3, #8
 8007244:	f040 80c3 	bne.w	80073ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	f003 0320 	and.w	r3, r3, #32
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 80bd 	beq.w	80073ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007262:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a49      	ldr	r2, [pc, #292]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d101      	bne.n	8007272 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800726e:	4b49      	ldr	r3, [pc, #292]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007270:	e001      	b.n	8007276 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007272:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4944      	ldr	r1, [pc, #272]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800727e:	428b      	cmp	r3, r1
 8007280:	d101      	bne.n	8007286 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007282:	4b44      	ldr	r3, [pc, #272]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007284:	e001      	b.n	800728a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007286:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800728a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800728e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007290:	2300      	movs	r3, #0
 8007292:	60bb      	str	r3, [r7, #8]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	60bb      	str	r3, [r7, #8]
 800729c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072aa:	f043 0204 	orr.w	r2, r3, #4
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f7f9 feba 	bl	800102c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80072b8:	e089      	b.n	80073ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	f003 0302 	and.w	r3, r3, #2
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d107      	bne.n	80072d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d002      	beq.n	80072d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f8be 	bl	8007450 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d107      	bne.n	80072ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f8fd 	bl	80074e8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f4:	2b40      	cmp	r3, #64	; 0x40
 80072f6:	d12f      	bne.n	8007358 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f003 0320 	and.w	r3, r3, #32
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d02a      	beq.n	8007358 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007310:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a1e      	ldr	r2, [pc, #120]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d101      	bne.n	8007320 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800731c:	4b1d      	ldr	r3, [pc, #116]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800731e:	e001      	b.n	8007324 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4919      	ldr	r1, [pc, #100]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800732c:	428b      	cmp	r3, r1
 800732e:	d101      	bne.n	8007334 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007330:	4b18      	ldr	r3, [pc, #96]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007332:	e001      	b.n	8007338 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007334:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007338:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800733c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800734a:	f043 0202 	orr.w	r2, r3, #2
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f7f9 fe6a 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	f003 0308 	and.w	r3, r3, #8
 800735e:	2b08      	cmp	r3, #8
 8007360:	d136      	bne.n	80073d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	f003 0320 	and.w	r3, r3, #32
 8007368:	2b00      	cmp	r3, #0
 800736a:	d031      	beq.n	80073d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a07      	ldr	r2, [pc, #28]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d101      	bne.n	800737a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007376:	4b07      	ldr	r3, [pc, #28]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007378:	e001      	b.n	800737e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800737a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4902      	ldr	r1, [pc, #8]	; (8007390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007386:	428b      	cmp	r3, r1
 8007388:	d106      	bne.n	8007398 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800738a:	4b02      	ldr	r3, [pc, #8]	; (8007394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800738c:	e006      	b.n	800739c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800738e:	bf00      	nop
 8007390:	40003800 	.word	0x40003800
 8007394:	40003400 	.word	0x40003400
 8007398:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800739c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80073a0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80073b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073be:	f043 0204 	orr.w	r2, r3, #4
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7f9 fe30 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80073cc:	e000      	b.n	80073d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80073ce:	bf00      	nop
}
 80073d0:	bf00      	nop
 80073d2:	3720      	adds	r7, #32
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	1c99      	adds	r1, r3, #2
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	6251      	str	r1, [r2, #36]	; 0x24
 80073fe:	881a      	ldrh	r2, [r3, #0]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800740a:	b29b      	uxth	r3, r3
 800740c:	3b01      	subs	r3, #1
 800740e:	b29a      	uxth	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007418:	b29b      	uxth	r3, r3
 800741a:	2b00      	cmp	r3, #0
 800741c:	d113      	bne.n	8007446 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800742c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007432:	b29b      	uxth	r3, r3
 8007434:	2b00      	cmp	r3, #0
 8007436:	d106      	bne.n	8007446 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff ffc9 	bl	80073d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007446:	bf00      	nop
 8007448:	3708      	adds	r7, #8
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
	...

08007450 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	1c99      	adds	r1, r3, #2
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	6251      	str	r1, [r2, #36]	; 0x24
 8007462:	8819      	ldrh	r1, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a1d      	ldr	r2, [pc, #116]	; (80074e0 <I2SEx_TxISR_I2SExt+0x90>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d101      	bne.n	8007472 <I2SEx_TxISR_I2SExt+0x22>
 800746e:	4b1d      	ldr	r3, [pc, #116]	; (80074e4 <I2SEx_TxISR_I2SExt+0x94>)
 8007470:	e001      	b.n	8007476 <I2SEx_TxISR_I2SExt+0x26>
 8007472:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007476:	460a      	mov	r2, r1
 8007478:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800747e:	b29b      	uxth	r3, r3
 8007480:	3b01      	subs	r3, #1
 8007482:	b29a      	uxth	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748c:	b29b      	uxth	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d121      	bne.n	80074d6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a12      	ldr	r2, [pc, #72]	; (80074e0 <I2SEx_TxISR_I2SExt+0x90>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d101      	bne.n	80074a0 <I2SEx_TxISR_I2SExt+0x50>
 800749c:	4b11      	ldr	r3, [pc, #68]	; (80074e4 <I2SEx_TxISR_I2SExt+0x94>)
 800749e:	e001      	b.n	80074a4 <I2SEx_TxISR_I2SExt+0x54>
 80074a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	490d      	ldr	r1, [pc, #52]	; (80074e0 <I2SEx_TxISR_I2SExt+0x90>)
 80074ac:	428b      	cmp	r3, r1
 80074ae:	d101      	bne.n	80074b4 <I2SEx_TxISR_I2SExt+0x64>
 80074b0:	4b0c      	ldr	r3, [pc, #48]	; (80074e4 <I2SEx_TxISR_I2SExt+0x94>)
 80074b2:	e001      	b.n	80074b8 <I2SEx_TxISR_I2SExt+0x68>
 80074b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80074b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80074bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d106      	bne.n	80074d6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f7ff ff81 	bl	80073d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80074d6:	bf00      	nop
 80074d8:	3708      	adds	r7, #8
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	40003800 	.word	0x40003800
 80074e4:	40003400 	.word	0x40003400

080074e8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68d8      	ldr	r0, [r3, #12]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fa:	1c99      	adds	r1, r3, #2
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007500:	b282      	uxth	r2, r0
 8007502:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007508:	b29b      	uxth	r3, r3
 800750a:	3b01      	subs	r3, #1
 800750c:	b29a      	uxth	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007516:	b29b      	uxth	r3, r3
 8007518:	2b00      	cmp	r3, #0
 800751a:	d113      	bne.n	8007544 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800752a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007530:	b29b      	uxth	r3, r3
 8007532:	2b00      	cmp	r3, #0
 8007534:	d106      	bne.n	8007544 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7ff ff4a 	bl	80073d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007544:	bf00      	nop
 8007546:	3708      	adds	r7, #8
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a20      	ldr	r2, [pc, #128]	; (80075dc <I2SEx_RxISR_I2SExt+0x90>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d101      	bne.n	8007562 <I2SEx_RxISR_I2SExt+0x16>
 800755e:	4b20      	ldr	r3, [pc, #128]	; (80075e0 <I2SEx_RxISR_I2SExt+0x94>)
 8007560:	e001      	b.n	8007566 <I2SEx_RxISR_I2SExt+0x1a>
 8007562:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007566:	68d8      	ldr	r0, [r3, #12]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800756c:	1c99      	adds	r1, r3, #2
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007572:	b282      	uxth	r2, r0
 8007574:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800757a:	b29b      	uxth	r3, r3
 800757c:	3b01      	subs	r3, #1
 800757e:	b29a      	uxth	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007588:	b29b      	uxth	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d121      	bne.n	80075d2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a12      	ldr	r2, [pc, #72]	; (80075dc <I2SEx_RxISR_I2SExt+0x90>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d101      	bne.n	800759c <I2SEx_RxISR_I2SExt+0x50>
 8007598:	4b11      	ldr	r3, [pc, #68]	; (80075e0 <I2SEx_RxISR_I2SExt+0x94>)
 800759a:	e001      	b.n	80075a0 <I2SEx_RxISR_I2SExt+0x54>
 800759c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	490d      	ldr	r1, [pc, #52]	; (80075dc <I2SEx_RxISR_I2SExt+0x90>)
 80075a8:	428b      	cmp	r3, r1
 80075aa:	d101      	bne.n	80075b0 <I2SEx_RxISR_I2SExt+0x64>
 80075ac:	4b0c      	ldr	r3, [pc, #48]	; (80075e0 <I2SEx_RxISR_I2SExt+0x94>)
 80075ae:	e001      	b.n	80075b4 <I2SEx_RxISR_I2SExt+0x68>
 80075b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80075b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80075b8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d106      	bne.n	80075d2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f7ff ff03 	bl	80073d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80075d2:	bf00      	nop
 80075d4:	3708      	adds	r7, #8
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	40003800 	.word	0x40003800
 80075e0:	40003400 	.word	0x40003400

080075e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b086      	sub	sp, #24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e267      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d075      	beq.n	80076ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007602:	4b88      	ldr	r3, [pc, #544]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 030c 	and.w	r3, r3, #12
 800760a:	2b04      	cmp	r3, #4
 800760c:	d00c      	beq.n	8007628 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800760e:	4b85      	ldr	r3, [pc, #532]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007616:	2b08      	cmp	r3, #8
 8007618:	d112      	bne.n	8007640 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800761a:	4b82      	ldr	r3, [pc, #520]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007622:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007626:	d10b      	bne.n	8007640 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007628:	4b7e      	ldr	r3, [pc, #504]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d05b      	beq.n	80076ec <HAL_RCC_OscConfig+0x108>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d157      	bne.n	80076ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e242      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007648:	d106      	bne.n	8007658 <HAL_RCC_OscConfig+0x74>
 800764a:	4b76      	ldr	r3, [pc, #472]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a75      	ldr	r2, [pc, #468]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007654:	6013      	str	r3, [r2, #0]
 8007656:	e01d      	b.n	8007694 <HAL_RCC_OscConfig+0xb0>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007660:	d10c      	bne.n	800767c <HAL_RCC_OscConfig+0x98>
 8007662:	4b70      	ldr	r3, [pc, #448]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a6f      	ldr	r2, [pc, #444]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	4b6d      	ldr	r3, [pc, #436]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a6c      	ldr	r2, [pc, #432]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	e00b      	b.n	8007694 <HAL_RCC_OscConfig+0xb0>
 800767c:	4b69      	ldr	r3, [pc, #420]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a68      	ldr	r2, [pc, #416]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	4b66      	ldr	r3, [pc, #408]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a65      	ldr	r2, [pc, #404]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 800768e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d013      	beq.n	80076c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800769c:	f7fe f890 	bl	80057c0 <HAL_GetTick>
 80076a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076a4:	f7fe f88c 	bl	80057c0 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b64      	cmp	r3, #100	; 0x64
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e207      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076b6:	4b5b      	ldr	r3, [pc, #364]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0f0      	beq.n	80076a4 <HAL_RCC_OscConfig+0xc0>
 80076c2:	e014      	b.n	80076ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c4:	f7fe f87c 	bl	80057c0 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076ca:	e008      	b.n	80076de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076cc:	f7fe f878 	bl	80057c0 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	2b64      	cmp	r3, #100	; 0x64
 80076d8:	d901      	bls.n	80076de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e1f3      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076de:	4b51      	ldr	r3, [pc, #324]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1f0      	bne.n	80076cc <HAL_RCC_OscConfig+0xe8>
 80076ea:	e000      	b.n	80076ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 0302 	and.w	r3, r3, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d063      	beq.n	80077c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80076fa:	4b4a      	ldr	r3, [pc, #296]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f003 030c 	and.w	r3, r3, #12
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00b      	beq.n	800771e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007706:	4b47      	ldr	r3, [pc, #284]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800770e:	2b08      	cmp	r3, #8
 8007710:	d11c      	bne.n	800774c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007712:	4b44      	ldr	r3, [pc, #272]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d116      	bne.n	800774c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800771e:	4b41      	ldr	r3, [pc, #260]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b00      	cmp	r3, #0
 8007728:	d005      	beq.n	8007736 <HAL_RCC_OscConfig+0x152>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d001      	beq.n	8007736 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e1c7      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007736:	4b3b      	ldr	r3, [pc, #236]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	4937      	ldr	r1, [pc, #220]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007746:	4313      	orrs	r3, r2
 8007748:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800774a:	e03a      	b.n	80077c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d020      	beq.n	8007796 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007754:	4b34      	ldr	r3, [pc, #208]	; (8007828 <HAL_RCC_OscConfig+0x244>)
 8007756:	2201      	movs	r2, #1
 8007758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800775a:	f7fe f831 	bl	80057c0 <HAL_GetTick>
 800775e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007760:	e008      	b.n	8007774 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007762:	f7fe f82d 	bl	80057c0 <HAL_GetTick>
 8007766:	4602      	mov	r2, r0
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	2b02      	cmp	r3, #2
 800776e:	d901      	bls.n	8007774 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007770:	2303      	movs	r3, #3
 8007772:	e1a8      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007774:	4b2b      	ldr	r3, [pc, #172]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b00      	cmp	r3, #0
 800777e:	d0f0      	beq.n	8007762 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007780:	4b28      	ldr	r3, [pc, #160]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	00db      	lsls	r3, r3, #3
 800778e:	4925      	ldr	r1, [pc, #148]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 8007790:	4313      	orrs	r3, r2
 8007792:	600b      	str	r3, [r1, #0]
 8007794:	e015      	b.n	80077c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007796:	4b24      	ldr	r3, [pc, #144]	; (8007828 <HAL_RCC_OscConfig+0x244>)
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800779c:	f7fe f810 	bl	80057c0 <HAL_GetTick>
 80077a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077a2:	e008      	b.n	80077b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80077a4:	f7fe f80c 	bl	80057c0 <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d901      	bls.n	80077b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	e187      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077b6:	4b1b      	ldr	r3, [pc, #108]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0302 	and.w	r3, r3, #2
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1f0      	bne.n	80077a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0308 	and.w	r3, r3, #8
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d036      	beq.n	800783c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d016      	beq.n	8007804 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077d6:	4b15      	ldr	r3, [pc, #84]	; (800782c <HAL_RCC_OscConfig+0x248>)
 80077d8:	2201      	movs	r2, #1
 80077da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077dc:	f7fd fff0 	bl	80057c0 <HAL_GetTick>
 80077e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077e2:	e008      	b.n	80077f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077e4:	f7fd ffec 	bl	80057c0 <HAL_GetTick>
 80077e8:	4602      	mov	r2, r0
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d901      	bls.n	80077f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e167      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077f6:	4b0b      	ldr	r3, [pc, #44]	; (8007824 <HAL_RCC_OscConfig+0x240>)
 80077f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d0f0      	beq.n	80077e4 <HAL_RCC_OscConfig+0x200>
 8007802:	e01b      	b.n	800783c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007804:	4b09      	ldr	r3, [pc, #36]	; (800782c <HAL_RCC_OscConfig+0x248>)
 8007806:	2200      	movs	r2, #0
 8007808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800780a:	f7fd ffd9 	bl	80057c0 <HAL_GetTick>
 800780e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007810:	e00e      	b.n	8007830 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007812:	f7fd ffd5 	bl	80057c0 <HAL_GetTick>
 8007816:	4602      	mov	r2, r0
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	2b02      	cmp	r3, #2
 800781e:	d907      	bls.n	8007830 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007820:	2303      	movs	r3, #3
 8007822:	e150      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
 8007824:	40023800 	.word	0x40023800
 8007828:	42470000 	.word	0x42470000
 800782c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007830:	4b88      	ldr	r3, [pc, #544]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007832:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007834:	f003 0302 	and.w	r3, r3, #2
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1ea      	bne.n	8007812 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 0304 	and.w	r3, r3, #4
 8007844:	2b00      	cmp	r3, #0
 8007846:	f000 8097 	beq.w	8007978 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800784a:	2300      	movs	r3, #0
 800784c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800784e:	4b81      	ldr	r3, [pc, #516]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d10f      	bne.n	800787a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800785a:	2300      	movs	r3, #0
 800785c:	60bb      	str	r3, [r7, #8]
 800785e:	4b7d      	ldr	r3, [pc, #500]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007862:	4a7c      	ldr	r2, [pc, #496]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007868:	6413      	str	r3, [r2, #64]	; 0x40
 800786a:	4b7a      	ldr	r3, [pc, #488]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 800786c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007872:	60bb      	str	r3, [r7, #8]
 8007874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007876:	2301      	movs	r3, #1
 8007878:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800787a:	4b77      	ldr	r3, [pc, #476]	; (8007a58 <HAL_RCC_OscConfig+0x474>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007882:	2b00      	cmp	r3, #0
 8007884:	d118      	bne.n	80078b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007886:	4b74      	ldr	r3, [pc, #464]	; (8007a58 <HAL_RCC_OscConfig+0x474>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a73      	ldr	r2, [pc, #460]	; (8007a58 <HAL_RCC_OscConfig+0x474>)
 800788c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007892:	f7fd ff95 	bl	80057c0 <HAL_GetTick>
 8007896:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007898:	e008      	b.n	80078ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800789a:	f7fd ff91 	bl	80057c0 <HAL_GetTick>
 800789e:	4602      	mov	r2, r0
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d901      	bls.n	80078ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80078a8:	2303      	movs	r3, #3
 80078aa:	e10c      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ac:	4b6a      	ldr	r3, [pc, #424]	; (8007a58 <HAL_RCC_OscConfig+0x474>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0f0      	beq.n	800789a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d106      	bne.n	80078ce <HAL_RCC_OscConfig+0x2ea>
 80078c0:	4b64      	ldr	r3, [pc, #400]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c4:	4a63      	ldr	r2, [pc, #396]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078c6:	f043 0301 	orr.w	r3, r3, #1
 80078ca:	6713      	str	r3, [r2, #112]	; 0x70
 80078cc:	e01c      	b.n	8007908 <HAL_RCC_OscConfig+0x324>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	2b05      	cmp	r3, #5
 80078d4:	d10c      	bne.n	80078f0 <HAL_RCC_OscConfig+0x30c>
 80078d6:	4b5f      	ldr	r3, [pc, #380]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078da:	4a5e      	ldr	r2, [pc, #376]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078dc:	f043 0304 	orr.w	r3, r3, #4
 80078e0:	6713      	str	r3, [r2, #112]	; 0x70
 80078e2:	4b5c      	ldr	r3, [pc, #368]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078e6:	4a5b      	ldr	r2, [pc, #364]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078e8:	f043 0301 	orr.w	r3, r3, #1
 80078ec:	6713      	str	r3, [r2, #112]	; 0x70
 80078ee:	e00b      	b.n	8007908 <HAL_RCC_OscConfig+0x324>
 80078f0:	4b58      	ldr	r3, [pc, #352]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078f4:	4a57      	ldr	r2, [pc, #348]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078f6:	f023 0301 	bic.w	r3, r3, #1
 80078fa:	6713      	str	r3, [r2, #112]	; 0x70
 80078fc:	4b55      	ldr	r3, [pc, #340]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80078fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007900:	4a54      	ldr	r2, [pc, #336]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007902:	f023 0304 	bic.w	r3, r3, #4
 8007906:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d015      	beq.n	800793c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007910:	f7fd ff56 	bl	80057c0 <HAL_GetTick>
 8007914:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007916:	e00a      	b.n	800792e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007918:	f7fd ff52 	bl	80057c0 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	f241 3288 	movw	r2, #5000	; 0x1388
 8007926:	4293      	cmp	r3, r2
 8007928:	d901      	bls.n	800792e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e0cb      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800792e:	4b49      	ldr	r3, [pc, #292]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0ee      	beq.n	8007918 <HAL_RCC_OscConfig+0x334>
 800793a:	e014      	b.n	8007966 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800793c:	f7fd ff40 	bl	80057c0 <HAL_GetTick>
 8007940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007942:	e00a      	b.n	800795a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007944:	f7fd ff3c 	bl	80057c0 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007952:	4293      	cmp	r3, r2
 8007954:	d901      	bls.n	800795a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e0b5      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800795a:	4b3e      	ldr	r3, [pc, #248]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1ee      	bne.n	8007944 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007966:	7dfb      	ldrb	r3, [r7, #23]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d105      	bne.n	8007978 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800796c:	4b39      	ldr	r3, [pc, #228]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 800796e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007970:	4a38      	ldr	r2, [pc, #224]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007976:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 80a1 	beq.w	8007ac4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007982:	4b34      	ldr	r3, [pc, #208]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f003 030c 	and.w	r3, r3, #12
 800798a:	2b08      	cmp	r3, #8
 800798c:	d05c      	beq.n	8007a48 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	2b02      	cmp	r3, #2
 8007994:	d141      	bne.n	8007a1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007996:	4b31      	ldr	r3, [pc, #196]	; (8007a5c <HAL_RCC_OscConfig+0x478>)
 8007998:	2200      	movs	r2, #0
 800799a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800799c:	f7fd ff10 	bl	80057c0 <HAL_GetTick>
 80079a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079a4:	f7fd ff0c 	bl	80057c0 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e087      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079b6:	4b27      	ldr	r3, [pc, #156]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1f0      	bne.n	80079a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	69da      	ldr	r2, [r3, #28]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	431a      	orrs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d0:	019b      	lsls	r3, r3, #6
 80079d2:	431a      	orrs	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	3b01      	subs	r3, #1
 80079dc:	041b      	lsls	r3, r3, #16
 80079de:	431a      	orrs	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e4:	061b      	lsls	r3, r3, #24
 80079e6:	491b      	ldr	r1, [pc, #108]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079ec:	4b1b      	ldr	r3, [pc, #108]	; (8007a5c <HAL_RCC_OscConfig+0x478>)
 80079ee:	2201      	movs	r2, #1
 80079f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079f2:	f7fd fee5 	bl	80057c0 <HAL_GetTick>
 80079f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079f8:	e008      	b.n	8007a0c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079fa:	f7fd fee1 	bl	80057c0 <HAL_GetTick>
 80079fe:	4602      	mov	r2, r0
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d901      	bls.n	8007a0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e05c      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a0c:	4b11      	ldr	r3, [pc, #68]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0f0      	beq.n	80079fa <HAL_RCC_OscConfig+0x416>
 8007a18:	e054      	b.n	8007ac4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <HAL_RCC_OscConfig+0x478>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a20:	f7fd fece 	bl	80057c0 <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a26:	e008      	b.n	8007a3a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a28:	f7fd feca 	bl	80057c0 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d901      	bls.n	8007a3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e045      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a3a:	4b06      	ldr	r3, [pc, #24]	; (8007a54 <HAL_RCC_OscConfig+0x470>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1f0      	bne.n	8007a28 <HAL_RCC_OscConfig+0x444>
 8007a46:	e03d      	b.n	8007ac4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d107      	bne.n	8007a60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	e038      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
 8007a54:	40023800 	.word	0x40023800
 8007a58:	40007000 	.word	0x40007000
 8007a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a60:	4b1b      	ldr	r3, [pc, #108]	; (8007ad0 <HAL_RCC_OscConfig+0x4ec>)
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d028      	beq.n	8007ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d121      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d11a      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007a90:	4013      	ands	r3, r2
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d111      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aa6:	085b      	lsrs	r3, r3, #1
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d107      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d001      	beq.n	8007ac4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e000      	b.n	8007ac6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3718      	adds	r7, #24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	40023800 	.word	0x40023800

08007ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d101      	bne.n	8007ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e0cc      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ae8:	4b68      	ldr	r3, [pc, #416]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0307 	and.w	r3, r3, #7
 8007af0:	683a      	ldr	r2, [r7, #0]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d90c      	bls.n	8007b10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007af6:	4b65      	ldr	r3, [pc, #404]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	b2d2      	uxtb	r2, r2
 8007afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007afe:	4b63      	ldr	r3, [pc, #396]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0307 	and.w	r3, r3, #7
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d001      	beq.n	8007b10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e0b8      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d020      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 0304 	and.w	r3, r3, #4
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d005      	beq.n	8007b34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b28:	4b59      	ldr	r3, [pc, #356]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	4a58      	ldr	r2, [pc, #352]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007b32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 0308 	and.w	r3, r3, #8
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d005      	beq.n	8007b4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b40:	4b53      	ldr	r3, [pc, #332]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	4a52      	ldr	r2, [pc, #328]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007b4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b4c:	4b50      	ldr	r3, [pc, #320]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	494d      	ldr	r1, [pc, #308]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0301 	and.w	r3, r3, #1
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d044      	beq.n	8007bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d107      	bne.n	8007b82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b72:	4b47      	ldr	r3, [pc, #284]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d119      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e07f      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d003      	beq.n	8007b92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b8e:	2b03      	cmp	r3, #3
 8007b90:	d107      	bne.n	8007ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b92:	4b3f      	ldr	r3, [pc, #252]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d109      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e06f      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ba2:	4b3b      	ldr	r3, [pc, #236]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0302 	and.w	r3, r3, #2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e067      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bb2:	4b37      	ldr	r3, [pc, #220]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f023 0203 	bic.w	r2, r3, #3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	4934      	ldr	r1, [pc, #208]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bc4:	f7fd fdfc 	bl	80057c0 <HAL_GetTick>
 8007bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bca:	e00a      	b.n	8007be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bcc:	f7fd fdf8 	bl	80057c0 <HAL_GetTick>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	1ad3      	subs	r3, r2, r3
 8007bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d901      	bls.n	8007be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bde:	2303      	movs	r3, #3
 8007be0:	e04f      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007be2:	4b2b      	ldr	r3, [pc, #172]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 020c 	and.w	r2, r3, #12
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d1eb      	bne.n	8007bcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007bf4:	4b25      	ldr	r3, [pc, #148]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0307 	and.w	r3, r3, #7
 8007bfc:	683a      	ldr	r2, [r7, #0]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d20c      	bcs.n	8007c1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c02:	4b22      	ldr	r3, [pc, #136]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	b2d2      	uxtb	r2, r2
 8007c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c0a:	4b20      	ldr	r3, [pc, #128]	; (8007c8c <HAL_RCC_ClockConfig+0x1b8>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0307 	and.w	r3, r3, #7
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d001      	beq.n	8007c1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e032      	b.n	8007c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d008      	beq.n	8007c3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c28:	4b19      	ldr	r3, [pc, #100]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	4916      	ldr	r1, [pc, #88]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007c36:	4313      	orrs	r3, r2
 8007c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0308 	and.w	r3, r3, #8
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d009      	beq.n	8007c5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c46:	4b12      	ldr	r3, [pc, #72]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	00db      	lsls	r3, r3, #3
 8007c54:	490e      	ldr	r1, [pc, #56]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007c56:	4313      	orrs	r3, r2
 8007c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c5a:	f000 f821 	bl	8007ca0 <HAL_RCC_GetSysClockFreq>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	4b0b      	ldr	r3, [pc, #44]	; (8007c90 <HAL_RCC_ClockConfig+0x1bc>)
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	091b      	lsrs	r3, r3, #4
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	490a      	ldr	r1, [pc, #40]	; (8007c94 <HAL_RCC_ClockConfig+0x1c0>)
 8007c6c:	5ccb      	ldrb	r3, [r1, r3]
 8007c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c72:	4a09      	ldr	r2, [pc, #36]	; (8007c98 <HAL_RCC_ClockConfig+0x1c4>)
 8007c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007c76:	4b09      	ldr	r3, [pc, #36]	; (8007c9c <HAL_RCC_ClockConfig+0x1c8>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fd fb1a 	bl	80052b4 <HAL_InitTick>

  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	40023c00 	.word	0x40023c00
 8007c90:	40023800 	.word	0x40023800
 8007c94:	080115b4 	.word	0x080115b4
 8007c98:	20000004 	.word	0x20000004
 8007c9c:	20000020 	.word	0x20000020

08007ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ca4:	b094      	sub	sp, #80	; 0x50
 8007ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	647b      	str	r3, [r7, #68]	; 0x44
 8007cac:	2300      	movs	r3, #0
 8007cae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007cb8:	4b79      	ldr	r3, [pc, #484]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f003 030c 	and.w	r3, r3, #12
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	d00d      	beq.n	8007ce0 <HAL_RCC_GetSysClockFreq+0x40>
 8007cc4:	2b08      	cmp	r3, #8
 8007cc6:	f200 80e1 	bhi.w	8007e8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d003      	beq.n	8007cda <HAL_RCC_GetSysClockFreq+0x3a>
 8007cd2:	e0db      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007cd4:	4b73      	ldr	r3, [pc, #460]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007cd6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007cd8:	e0db      	b.n	8007e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cda:	4b73      	ldr	r3, [pc, #460]	; (8007ea8 <HAL_RCC_GetSysClockFreq+0x208>)
 8007cdc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007cde:	e0d8      	b.n	8007e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ce0:	4b6f      	ldr	r3, [pc, #444]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ce8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007cea:	4b6d      	ldr	r3, [pc, #436]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d063      	beq.n	8007dbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cf6:	4b6a      	ldr	r3, [pc, #424]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	099b      	lsrs	r3, r3, #6
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d08:	633b      	str	r3, [r7, #48]	; 0x30
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	637b      	str	r3, [r7, #52]	; 0x34
 8007d0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007d12:	4622      	mov	r2, r4
 8007d14:	462b      	mov	r3, r5
 8007d16:	f04f 0000 	mov.w	r0, #0
 8007d1a:	f04f 0100 	mov.w	r1, #0
 8007d1e:	0159      	lsls	r1, r3, #5
 8007d20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d24:	0150      	lsls	r0, r2, #5
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	1a51      	subs	r1, r2, r1
 8007d2e:	6139      	str	r1, [r7, #16]
 8007d30:	4629      	mov	r1, r5
 8007d32:	eb63 0301 	sbc.w	r3, r3, r1
 8007d36:	617b      	str	r3, [r7, #20]
 8007d38:	f04f 0200 	mov.w	r2, #0
 8007d3c:	f04f 0300 	mov.w	r3, #0
 8007d40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007d44:	4659      	mov	r1, fp
 8007d46:	018b      	lsls	r3, r1, #6
 8007d48:	4651      	mov	r1, sl
 8007d4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d4e:	4651      	mov	r1, sl
 8007d50:	018a      	lsls	r2, r1, #6
 8007d52:	4651      	mov	r1, sl
 8007d54:	ebb2 0801 	subs.w	r8, r2, r1
 8007d58:	4659      	mov	r1, fp
 8007d5a:	eb63 0901 	sbc.w	r9, r3, r1
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	f04f 0300 	mov.w	r3, #0
 8007d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d72:	4690      	mov	r8, r2
 8007d74:	4699      	mov	r9, r3
 8007d76:	4623      	mov	r3, r4
 8007d78:	eb18 0303 	adds.w	r3, r8, r3
 8007d7c:	60bb      	str	r3, [r7, #8]
 8007d7e:	462b      	mov	r3, r5
 8007d80:	eb49 0303 	adc.w	r3, r9, r3
 8007d84:	60fb      	str	r3, [r7, #12]
 8007d86:	f04f 0200 	mov.w	r2, #0
 8007d8a:	f04f 0300 	mov.w	r3, #0
 8007d8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007d92:	4629      	mov	r1, r5
 8007d94:	024b      	lsls	r3, r1, #9
 8007d96:	4621      	mov	r1, r4
 8007d98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	024a      	lsls	r2, r1, #9
 8007da0:	4610      	mov	r0, r2
 8007da2:	4619      	mov	r1, r3
 8007da4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007da6:	2200      	movs	r2, #0
 8007da8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007daa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007dac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007db0:	f7f8 ff6a 	bl	8000c88 <__aeabi_uldivmod>
 8007db4:	4602      	mov	r2, r0
 8007db6:	460b      	mov	r3, r1
 8007db8:	4613      	mov	r3, r2
 8007dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dbc:	e058      	b.n	8007e70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dbe:	4b38      	ldr	r3, [pc, #224]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	099b      	lsrs	r3, r3, #6
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	4611      	mov	r1, r2
 8007dca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007dce:	623b      	str	r3, [r7, #32]
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8007dd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007dd8:	4642      	mov	r2, r8
 8007dda:	464b      	mov	r3, r9
 8007ddc:	f04f 0000 	mov.w	r0, #0
 8007de0:	f04f 0100 	mov.w	r1, #0
 8007de4:	0159      	lsls	r1, r3, #5
 8007de6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007dea:	0150      	lsls	r0, r2, #5
 8007dec:	4602      	mov	r2, r0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4641      	mov	r1, r8
 8007df2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007df6:	4649      	mov	r1, r9
 8007df8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007e08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007e0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007e10:	ebb2 040a 	subs.w	r4, r2, sl
 8007e14:	eb63 050b 	sbc.w	r5, r3, fp
 8007e18:	f04f 0200 	mov.w	r2, #0
 8007e1c:	f04f 0300 	mov.w	r3, #0
 8007e20:	00eb      	lsls	r3, r5, #3
 8007e22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e26:	00e2      	lsls	r2, r4, #3
 8007e28:	4614      	mov	r4, r2
 8007e2a:	461d      	mov	r5, r3
 8007e2c:	4643      	mov	r3, r8
 8007e2e:	18e3      	adds	r3, r4, r3
 8007e30:	603b      	str	r3, [r7, #0]
 8007e32:	464b      	mov	r3, r9
 8007e34:	eb45 0303 	adc.w	r3, r5, r3
 8007e38:	607b      	str	r3, [r7, #4]
 8007e3a:	f04f 0200 	mov.w	r2, #0
 8007e3e:	f04f 0300 	mov.w	r3, #0
 8007e42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007e46:	4629      	mov	r1, r5
 8007e48:	028b      	lsls	r3, r1, #10
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e50:	4621      	mov	r1, r4
 8007e52:	028a      	lsls	r2, r1, #10
 8007e54:	4610      	mov	r0, r2
 8007e56:	4619      	mov	r1, r3
 8007e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	61bb      	str	r3, [r7, #24]
 8007e5e:	61fa      	str	r2, [r7, #28]
 8007e60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e64:	f7f8 ff10 	bl	8000c88 <__aeabi_uldivmod>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007e70:	4b0b      	ldr	r3, [pc, #44]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	0c1b      	lsrs	r3, r3, #16
 8007e76:	f003 0303 	and.w	r3, r3, #3
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	005b      	lsls	r3, r3, #1
 8007e7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007e80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007e8a:	e002      	b.n	8007e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e8c:	4b05      	ldr	r3, [pc, #20]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007e90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3750      	adds	r7, #80	; 0x50
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e9e:	bf00      	nop
 8007ea0:	40023800 	.word	0x40023800
 8007ea4:	00f42400 	.word	0x00f42400
 8007ea8:	007a1200 	.word	0x007a1200

08007eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007eac:	b480      	push	{r7}
 8007eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007eb0:	4b03      	ldr	r3, [pc, #12]	; (8007ec0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	20000004 	.word	0x20000004

08007ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007ec8:	f7ff fff0 	bl	8007eac <HAL_RCC_GetHCLKFreq>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	4b05      	ldr	r3, [pc, #20]	; (8007ee4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	0a9b      	lsrs	r3, r3, #10
 8007ed4:	f003 0307 	and.w	r3, r3, #7
 8007ed8:	4903      	ldr	r1, [pc, #12]	; (8007ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007eda:	5ccb      	ldrb	r3, [r1, r3]
 8007edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	40023800 	.word	0x40023800
 8007ee8:	080115c4 	.word	0x080115c4

08007eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007ef0:	f7ff ffdc 	bl	8007eac <HAL_RCC_GetHCLKFreq>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	4b05      	ldr	r3, [pc, #20]	; (8007f0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	0b5b      	lsrs	r3, r3, #13
 8007efc:	f003 0307 	and.w	r3, r3, #7
 8007f00:	4903      	ldr	r1, [pc, #12]	; (8007f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f02:	5ccb      	ldrb	r3, [r1, r3]
 8007f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	40023800 	.word	0x40023800
 8007f10:	080115c4 	.word	0x080115c4

08007f14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	220f      	movs	r2, #15
 8007f22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007f24:	4b12      	ldr	r3, [pc, #72]	; (8007f70 <HAL_RCC_GetClockConfig+0x5c>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f003 0203 	and.w	r2, r3, #3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007f30:	4b0f      	ldr	r3, [pc, #60]	; (8007f70 <HAL_RCC_GetClockConfig+0x5c>)
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007f3c:	4b0c      	ldr	r3, [pc, #48]	; (8007f70 <HAL_RCC_GetClockConfig+0x5c>)
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007f48:	4b09      	ldr	r3, [pc, #36]	; (8007f70 <HAL_RCC_GetClockConfig+0x5c>)
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	08db      	lsrs	r3, r3, #3
 8007f4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f56:	4b07      	ldr	r3, [pc, #28]	; (8007f74 <HAL_RCC_GetClockConfig+0x60>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0207 	and.w	r2, r3, #7
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	601a      	str	r2, [r3, #0]
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	40023800 	.word	0x40023800
 8007f74:	40023c00 	.word	0x40023c00

08007f78 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b086      	sub	sp, #24
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007f80:	2300      	movs	r3, #0
 8007f82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0301 	and.w	r3, r3, #1
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d105      	bne.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d035      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007fa0:	4b62      	ldr	r3, [pc, #392]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007fa6:	f7fd fc0b 	bl	80057c0 <HAL_GetTick>
 8007faa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007fac:	e008      	b.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007fae:	f7fd fc07 	bl	80057c0 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	2b02      	cmp	r3, #2
 8007fba:	d901      	bls.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e0b0      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007fc0:	4b5b      	ldr	r3, [pc, #364]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1f0      	bne.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	019a      	lsls	r2, r3, #6
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	071b      	lsls	r3, r3, #28
 8007fd8:	4955      	ldr	r1, [pc, #340]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007fe0:	4b52      	ldr	r3, [pc, #328]	; (800812c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007fe6:	f7fd fbeb 	bl	80057c0 <HAL_GetTick>
 8007fea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007fec:	e008      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007fee:	f7fd fbe7 	bl	80057c0 <HAL_GetTick>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d901      	bls.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	e090      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008000:	4b4b      	ldr	r3, [pc, #300]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008008:	2b00      	cmp	r3, #0
 800800a:	d0f0      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0302 	and.w	r3, r3, #2
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 8083 	beq.w	8008120 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800801a:	2300      	movs	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
 800801e:	4b44      	ldr	r3, [pc, #272]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008022:	4a43      	ldr	r2, [pc, #268]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008028:	6413      	str	r3, [r2, #64]	; 0x40
 800802a:	4b41      	ldr	r3, [pc, #260]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800802c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008036:	4b3f      	ldr	r3, [pc, #252]	; (8008134 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a3e      	ldr	r2, [pc, #248]	; (8008134 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800803c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008040:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008042:	f7fd fbbd 	bl	80057c0 <HAL_GetTick>
 8008046:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008048:	e008      	b.n	800805c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800804a:	f7fd fbb9 	bl	80057c0 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	2b02      	cmp	r3, #2
 8008056:	d901      	bls.n	800805c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e062      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800805c:	4b35      	ldr	r3, [pc, #212]	; (8008134 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008064:	2b00      	cmp	r3, #0
 8008066:	d0f0      	beq.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008068:	4b31      	ldr	r3, [pc, #196]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800806a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800806c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008070:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d02f      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	429a      	cmp	r2, r3
 8008084:	d028      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008086:	4b2a      	ldr	r3, [pc, #168]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800808a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800808e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008090:	4b29      	ldr	r3, [pc, #164]	; (8008138 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008092:	2201      	movs	r2, #1
 8008094:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008096:	4b28      	ldr	r3, [pc, #160]	; (8008138 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800809c:	4a24      	ldr	r2, [pc, #144]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80080a2:	4b23      	ldr	r3, [pc, #140]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80080a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d114      	bne.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80080ae:	f7fd fb87 	bl	80057c0 <HAL_GetTick>
 80080b2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080b4:	e00a      	b.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80080b6:	f7fd fb83 	bl	80057c0 <HAL_GetTick>
 80080ba:	4602      	mov	r2, r0
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d901      	bls.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e02a      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080cc:	4b18      	ldr	r3, [pc, #96]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80080ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d0ee      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080e4:	d10d      	bne.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80080e6:	4b12      	ldr	r3, [pc, #72]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80080f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080fa:	490d      	ldr	r1, [pc, #52]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	608b      	str	r3, [r1, #8]
 8008100:	e005      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008102:	4b0b      	ldr	r3, [pc, #44]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	4a0a      	ldr	r2, [pc, #40]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008108:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800810c:	6093      	str	r3, [r2, #8]
 800810e:	4b08      	ldr	r3, [pc, #32]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008110:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800811a:	4905      	ldr	r1, [pc, #20]	; (8008130 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800811c:	4313      	orrs	r3, r2
 800811e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3718      	adds	r7, #24
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	42470068 	.word	0x42470068
 8008130:	40023800 	.word	0x40023800
 8008134:	40007000 	.word	0x40007000
 8008138:	42470e40 	.word	0x42470e40

0800813c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800813c:	b480      	push	{r7}
 800813e:	b087      	sub	sp, #28
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008148:	2300      	movs	r3, #0
 800814a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008150:	2300      	movs	r3, #0
 8008152:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b01      	cmp	r3, #1
 8008158:	d13e      	bne.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800815a:	4b23      	ldr	r3, [pc, #140]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008162:	60fb      	str	r3, [r7, #12]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d005      	beq.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d12f      	bne.n	80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008170:	4b1e      	ldr	r3, [pc, #120]	; (80081ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008172:	617b      	str	r3, [r7, #20]
          break;
 8008174:	e02f      	b.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008176:	4b1c      	ldr	r3, [pc, #112]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800817e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008182:	d108      	bne.n	8008196 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008184:	4b18      	ldr	r3, [pc, #96]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800818c:	4a18      	ldr	r2, [pc, #96]	; (80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800818e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008192:	613b      	str	r3, [r7, #16]
 8008194:	e007      	b.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008196:	4b14      	ldr	r3, [pc, #80]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800819e:	4a15      	ldr	r2, [pc, #84]	; (80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80081a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80081a6:	4b10      	ldr	r3, [pc, #64]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80081a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081ac:	099b      	lsrs	r3, r3, #6
 80081ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	fb02 f303 	mul.w	r3, r2, r3
 80081b8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80081ba:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80081bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081c0:	0f1b      	lsrs	r3, r3, #28
 80081c2:	f003 0307 	and.w	r3, r3, #7
 80081c6:	68ba      	ldr	r2, [r7, #8]
 80081c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081cc:	617b      	str	r3, [r7, #20]
          break;
 80081ce:	e002      	b.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80081d0:	2300      	movs	r3, #0
 80081d2:	617b      	str	r3, [r7, #20]
          break;
 80081d4:	bf00      	nop
        }
      }
      break;
 80081d6:	bf00      	nop
    }
  }
  return frequency;
 80081d8:	697b      	ldr	r3, [r7, #20]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	371c      	adds	r7, #28
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	40023800 	.word	0x40023800
 80081ec:	00bb8000 	.word	0x00bb8000
 80081f0:	007a1200 	.word	0x007a1200
 80081f4:	00f42400 	.word	0x00f42400

080081f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e07b      	b.n	8008302 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820e:	2b00      	cmp	r3, #0
 8008210:	d108      	bne.n	8008224 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800821a:	d009      	beq.n	8008230 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	61da      	str	r2, [r3, #28]
 8008222:	e005      	b.n	8008230 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800823c:	b2db      	uxtb	r3, r3
 800823e:	2b00      	cmp	r3, #0
 8008240:	d106      	bne.n	8008250 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f7fc ff84 	bl	8005158 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	681a      	ldr	r2, [r3, #0]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008266:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008278:	431a      	orrs	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008282:	431a      	orrs	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	f003 0302 	and.w	r3, r3, #2
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	f003 0301 	and.w	r3, r3, #1
 8008296:	431a      	orrs	r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082a0:	431a      	orrs	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	69db      	ldr	r3, [r3, #28]
 80082a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082aa:	431a      	orrs	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6a1b      	ldr	r3, [r3, #32]
 80082b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082b4:	ea42 0103 	orr.w	r1, r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	699b      	ldr	r3, [r3, #24]
 80082cc:	0c1b      	lsrs	r3, r3, #16
 80082ce:	f003 0104 	and.w	r1, r3, #4
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d6:	f003 0210 	and.w	r2, r3, #16
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	430a      	orrs	r2, r1
 80082e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	69da      	ldr	r2, [r3, #28]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80082f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3708      	adds	r7, #8
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b082      	sub	sp, #8
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d101      	bne.n	800831c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	e01a      	b.n	8008352 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2202      	movs	r2, #2
 8008320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008332:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7fc ff57 	bl	80051e8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b088      	sub	sp, #32
 800835e:	af00      	add	r7, sp, #0
 8008360:	60f8      	str	r0, [r7, #12]
 8008362:	60b9      	str	r1, [r7, #8]
 8008364:	603b      	str	r3, [r7, #0]
 8008366:	4613      	mov	r3, r2
 8008368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_SPI_Transmit+0x22>
 8008378:	2302      	movs	r3, #2
 800837a:	e126      	b.n	80085ca <HAL_SPI_Transmit+0x270>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008384:	f7fd fa1c 	bl	80057c0 <HAL_GetTick>
 8008388:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800838a:	88fb      	ldrh	r3, [r7, #6]
 800838c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b01      	cmp	r3, #1
 8008398:	d002      	beq.n	80083a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800839a:	2302      	movs	r3, #2
 800839c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800839e:	e10b      	b.n	80085b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d002      	beq.n	80083ac <HAL_SPI_Transmit+0x52>
 80083a6:	88fb      	ldrh	r3, [r7, #6]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d102      	bne.n	80083b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80083b0:	e102      	b.n	80085b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2203      	movs	r2, #3
 80083b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2200      	movs	r2, #0
 80083be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	68ba      	ldr	r2, [r7, #8]
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	88fa      	ldrh	r2, [r7, #6]
 80083ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	88fa      	ldrh	r2, [r7, #6]
 80083d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2200      	movs	r2, #0
 80083e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083f8:	d10f      	bne.n	800841a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008408:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008418:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008424:	2b40      	cmp	r3, #64	; 0x40
 8008426:	d007      	beq.n	8008438 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008436:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008440:	d14b      	bne.n	80084da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d002      	beq.n	8008450 <HAL_SPI_Transmit+0xf6>
 800844a:	8afb      	ldrh	r3, [r7, #22]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d13e      	bne.n	80084ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008454:	881a      	ldrh	r2, [r3, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008460:	1c9a      	adds	r2, r3, #2
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800846a:	b29b      	uxth	r3, r3
 800846c:	3b01      	subs	r3, #1
 800846e:	b29a      	uxth	r2, r3
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008474:	e02b      	b.n	80084ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	f003 0302 	and.w	r3, r3, #2
 8008480:	2b02      	cmp	r3, #2
 8008482:	d112      	bne.n	80084aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008488:	881a      	ldrh	r2, [r3, #0]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008494:	1c9a      	adds	r2, r3, #2
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800849e:	b29b      	uxth	r3, r3
 80084a0:	3b01      	subs	r3, #1
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80084a8:	e011      	b.n	80084ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084aa:	f7fd f989 	bl	80057c0 <HAL_GetTick>
 80084ae:	4602      	mov	r2, r0
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	1ad3      	subs	r3, r2, r3
 80084b4:	683a      	ldr	r2, [r7, #0]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d803      	bhi.n	80084c2 <HAL_SPI_Transmit+0x168>
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c0:	d102      	bne.n	80084c8 <HAL_SPI_Transmit+0x16e>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d102      	bne.n	80084ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80084cc:	e074      	b.n	80085b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1ce      	bne.n	8008476 <HAL_SPI_Transmit+0x11c>
 80084d8:	e04c      	b.n	8008574 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d002      	beq.n	80084e8 <HAL_SPI_Transmit+0x18e>
 80084e2:	8afb      	ldrh	r3, [r7, #22]
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d140      	bne.n	800856a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	330c      	adds	r3, #12
 80084f2:	7812      	ldrb	r2, [r2, #0]
 80084f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008504:	b29b      	uxth	r3, r3
 8008506:	3b01      	subs	r3, #1
 8008508:	b29a      	uxth	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800850e:	e02c      	b.n	800856a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	f003 0302 	and.w	r3, r3, #2
 800851a:	2b02      	cmp	r3, #2
 800851c:	d113      	bne.n	8008546 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	330c      	adds	r3, #12
 8008528:	7812      	ldrb	r2, [r2, #0]
 800852a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800853a:	b29b      	uxth	r3, r3
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	86da      	strh	r2, [r3, #54]	; 0x36
 8008544:	e011      	b.n	800856a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008546:	f7fd f93b 	bl	80057c0 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	429a      	cmp	r2, r3
 8008554:	d803      	bhi.n	800855e <HAL_SPI_Transmit+0x204>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855c:	d102      	bne.n	8008564 <HAL_SPI_Transmit+0x20a>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008564:	2303      	movs	r3, #3
 8008566:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008568:	e026      	b.n	80085b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800856e:	b29b      	uxth	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	d1cd      	bne.n	8008510 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008574:	69ba      	ldr	r2, [r7, #24]
 8008576:	6839      	ldr	r1, [r7, #0]
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 fbcb 	bl	8008d14 <SPI_EndRxTxTransaction>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2220      	movs	r2, #32
 8008588:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10a      	bne.n	80085a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008592:	2300      	movs	r3, #0
 8008594:	613b      	str	r3, [r7, #16]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	613b      	str	r3, [r7, #16]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	613b      	str	r3, [r7, #16]
 80085a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d002      	beq.n	80085b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	77fb      	strb	r3, [r7, #31]
 80085b4:	e000      	b.n	80085b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80085b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80085c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3720      	adds	r7, #32
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b088      	sub	sp, #32
 80085d6:	af02      	add	r7, sp, #8
 80085d8:	60f8      	str	r0, [r7, #12]
 80085da:	60b9      	str	r1, [r7, #8]
 80085dc:	603b      	str	r3, [r7, #0]
 80085de:	4613      	mov	r3, r2
 80085e0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80085e2:	2300      	movs	r3, #0
 80085e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085ee:	d112      	bne.n	8008616 <HAL_SPI_Receive+0x44>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10e      	bne.n	8008616 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2204      	movs	r2, #4
 80085fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008600:	88fa      	ldrh	r2, [r7, #6]
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	4613      	mov	r3, r2
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	68b9      	ldr	r1, [r7, #8]
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f000 f8f1 	bl	80087f4 <HAL_SPI_TransmitReceive>
 8008612:	4603      	mov	r3, r0
 8008614:	e0ea      	b.n	80087ec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800861c:	2b01      	cmp	r3, #1
 800861e:	d101      	bne.n	8008624 <HAL_SPI_Receive+0x52>
 8008620:	2302      	movs	r3, #2
 8008622:	e0e3      	b.n	80087ec <HAL_SPI_Receive+0x21a>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800862c:	f7fd f8c8 	bl	80057c0 <HAL_GetTick>
 8008630:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b01      	cmp	r3, #1
 800863c:	d002      	beq.n	8008644 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800863e:	2302      	movs	r3, #2
 8008640:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008642:	e0ca      	b.n	80087da <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d002      	beq.n	8008650 <HAL_SPI_Receive+0x7e>
 800864a:	88fb      	ldrh	r3, [r7, #6]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d102      	bne.n	8008656 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008654:	e0c1      	b.n	80087da <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2204      	movs	r2, #4
 800865a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2200      	movs	r2, #0
 8008662:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	88fa      	ldrh	r2, [r7, #6]
 800866e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	88fa      	ldrh	r2, [r7, #6]
 8008674:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2200      	movs	r2, #0
 800867a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800869c:	d10f      	bne.n	80086be <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80086bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c8:	2b40      	cmp	r3, #64	; 0x40
 80086ca:	d007      	beq.n	80086dc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d162      	bne.n	80087aa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80086e4:	e02e      	b.n	8008744 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d115      	bne.n	8008720 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f103 020c 	add.w	r2, r3, #12
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008700:	7812      	ldrb	r2, [r2, #0]
 8008702:	b2d2      	uxtb	r2, r2
 8008704:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870a:	1c5a      	adds	r2, r3, #1
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008714:	b29b      	uxth	r3, r3
 8008716:	3b01      	subs	r3, #1
 8008718:	b29a      	uxth	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800871e:	e011      	b.n	8008744 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008720:	f7fd f84e 	bl	80057c0 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d803      	bhi.n	8008738 <HAL_SPI_Receive+0x166>
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008736:	d102      	bne.n	800873e <HAL_SPI_Receive+0x16c>
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d102      	bne.n	8008744 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008742:	e04a      	b.n	80087da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008748:	b29b      	uxth	r3, r3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1cb      	bne.n	80086e6 <HAL_SPI_Receive+0x114>
 800874e:	e031      	b.n	80087b4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f003 0301 	and.w	r3, r3, #1
 800875a:	2b01      	cmp	r3, #1
 800875c:	d113      	bne.n	8008786 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	68da      	ldr	r2, [r3, #12]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008768:	b292      	uxth	r2, r2
 800876a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008770:	1c9a      	adds	r2, r3, #2
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800877a:	b29b      	uxth	r3, r3
 800877c:	3b01      	subs	r3, #1
 800877e:	b29a      	uxth	r2, r3
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008784:	e011      	b.n	80087aa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008786:	f7fd f81b 	bl	80057c0 <HAL_GetTick>
 800878a:	4602      	mov	r2, r0
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	1ad3      	subs	r3, r2, r3
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	d803      	bhi.n	800879e <HAL_SPI_Receive+0x1cc>
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879c:	d102      	bne.n	80087a4 <HAL_SPI_Receive+0x1d2>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d102      	bne.n	80087aa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80087a4:	2303      	movs	r3, #3
 80087a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80087a8:	e017      	b.n	80087da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1cd      	bne.n	8008750 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	68f8      	ldr	r0, [r7, #12]
 80087ba:	f000 fa45 	bl	8008c48 <SPI_EndRxTransaction>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d002      	beq.n	80087ca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2220      	movs	r2, #32
 80087c8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d002      	beq.n	80087d8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	75fb      	strb	r3, [r7, #23]
 80087d6:	e000      	b.n	80087da <HAL_SPI_Receive+0x208>
  }

error :
 80087d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80087ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3718      	adds	r7, #24
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b08c      	sub	sp, #48	; 0x30
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
 8008800:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008802:	2301      	movs	r3, #1
 8008804:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008806:	2300      	movs	r3, #0
 8008808:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008812:	2b01      	cmp	r3, #1
 8008814:	d101      	bne.n	800881a <HAL_SPI_TransmitReceive+0x26>
 8008816:	2302      	movs	r3, #2
 8008818:	e18a      	b.n	8008b30 <HAL_SPI_TransmitReceive+0x33c>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008822:	f7fc ffcd 	bl	80057c0 <HAL_GetTick>
 8008826:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800882e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008838:	887b      	ldrh	r3, [r7, #2]
 800883a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800883c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008840:	2b01      	cmp	r3, #1
 8008842:	d00f      	beq.n	8008864 <HAL_SPI_TransmitReceive+0x70>
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800884a:	d107      	bne.n	800885c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d103      	bne.n	800885c <HAL_SPI_TransmitReceive+0x68>
 8008854:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008858:	2b04      	cmp	r3, #4
 800885a:	d003      	beq.n	8008864 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800885c:	2302      	movs	r3, #2
 800885e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008862:	e15b      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d005      	beq.n	8008876 <HAL_SPI_TransmitReceive+0x82>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <HAL_SPI_TransmitReceive+0x82>
 8008870:	887b      	ldrh	r3, [r7, #2]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d103      	bne.n	800887e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800887c:	e14e      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008884:	b2db      	uxtb	r3, r3
 8008886:	2b04      	cmp	r3, #4
 8008888:	d003      	beq.n	8008892 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2205      	movs	r2, #5
 800888e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	687a      	ldr	r2, [r7, #4]
 800889c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	887a      	ldrh	r2, [r7, #2]
 80088a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	887a      	ldrh	r2, [r7, #2]
 80088a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	887a      	ldrh	r2, [r7, #2]
 80088b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	887a      	ldrh	r2, [r7, #2]
 80088ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2200      	movs	r2, #0
 80088c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2200      	movs	r2, #0
 80088c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d2:	2b40      	cmp	r3, #64	; 0x40
 80088d4:	d007      	beq.n	80088e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088ee:	d178      	bne.n	80089e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d002      	beq.n	80088fe <HAL_SPI_TransmitReceive+0x10a>
 80088f8:	8b7b      	ldrh	r3, [r7, #26]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d166      	bne.n	80089cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008902:	881a      	ldrh	r2, [r3, #0]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890e:	1c9a      	adds	r2, r3, #2
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008918:	b29b      	uxth	r3, r3
 800891a:	3b01      	subs	r3, #1
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008922:	e053      	b.n	80089cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f003 0302 	and.w	r3, r3, #2
 800892e:	2b02      	cmp	r3, #2
 8008930:	d11b      	bne.n	800896a <HAL_SPI_TransmitReceive+0x176>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008936:	b29b      	uxth	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	d016      	beq.n	800896a <HAL_SPI_TransmitReceive+0x176>
 800893c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893e:	2b01      	cmp	r3, #1
 8008940:	d113      	bne.n	800896a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008946:	881a      	ldrh	r2, [r3, #0]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008952:	1c9a      	adds	r2, r3, #2
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800895c:	b29b      	uxth	r3, r3
 800895e:	3b01      	subs	r3, #1
 8008960:	b29a      	uxth	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008966:	2300      	movs	r3, #0
 8008968:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b01      	cmp	r3, #1
 8008976:	d119      	bne.n	80089ac <HAL_SPI_TransmitReceive+0x1b8>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800897c:	b29b      	uxth	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d014      	beq.n	80089ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898c:	b292      	uxth	r2, r2
 800898e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008994:	1c9a      	adds	r2, r3, #2
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800899e:	b29b      	uxth	r3, r3
 80089a0:	3b01      	subs	r3, #1
 80089a2:	b29a      	uxth	r2, r3
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089a8:	2301      	movs	r3, #1
 80089aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80089ac:	f7fc ff08 	bl	80057c0 <HAL_GetTick>
 80089b0:	4602      	mov	r2, r0
 80089b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b4:	1ad3      	subs	r3, r2, r3
 80089b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d807      	bhi.n	80089cc <HAL_SPI_TransmitReceive+0x1d8>
 80089bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c2:	d003      	beq.n	80089cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80089c4:	2303      	movs	r3, #3
 80089c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80089ca:	e0a7      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1a6      	bne.n	8008924 <HAL_SPI_TransmitReceive+0x130>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089da:	b29b      	uxth	r3, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1a1      	bne.n	8008924 <HAL_SPI_TransmitReceive+0x130>
 80089e0:	e07c      	b.n	8008adc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d002      	beq.n	80089f0 <HAL_SPI_TransmitReceive+0x1fc>
 80089ea:	8b7b      	ldrh	r3, [r7, #26]
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d16b      	bne.n	8008ac8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	330c      	adds	r3, #12
 80089fa:	7812      	ldrb	r2, [r2, #0]
 80089fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a16:	e057      	b.n	8008ac8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	2b02      	cmp	r3, #2
 8008a24:	d11c      	bne.n	8008a60 <HAL_SPI_TransmitReceive+0x26c>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d017      	beq.n	8008a60 <HAL_SPI_TransmitReceive+0x26c>
 8008a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d114      	bne.n	8008a60 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	330c      	adds	r3, #12
 8008a40:	7812      	ldrb	r2, [r2, #0]
 8008a42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a48:	1c5a      	adds	r2, r3, #1
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d119      	bne.n	8008aa2 <HAL_SPI_TransmitReceive+0x2ae>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d014      	beq.n	8008aa2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68da      	ldr	r2, [r3, #12]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a82:	b2d2      	uxtb	r2, r2
 8008a84:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	3b01      	subs	r3, #1
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008aa2:	f7fc fe8d 	bl	80057c0 <HAL_GetTick>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d803      	bhi.n	8008aba <HAL_SPI_TransmitReceive+0x2c6>
 8008ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab8:	d102      	bne.n	8008ac0 <HAL_SPI_TransmitReceive+0x2cc>
 8008aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d103      	bne.n	8008ac8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ac6:	e029      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1a2      	bne.n	8008a18 <HAL_SPI_TransmitReceive+0x224>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d19d      	bne.n	8008a18 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ade:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f000 f917 	bl	8008d14 <SPI_EndRxTxTransaction>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d006      	beq.n	8008afa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008aec:	2301      	movs	r3, #1
 8008aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2220      	movs	r2, #32
 8008af6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008af8:	e010      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10b      	bne.n	8008b1a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b02:	2300      	movs	r3, #0
 8008b04:	617b      	str	r3, [r7, #20]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	617b      	str	r3, [r7, #20]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	617b      	str	r3, [r7, #20]
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	e000      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008b1a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008b2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3730      	adds	r7, #48	; 0x30
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b088      	sub	sp, #32
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	4613      	mov	r3, r2
 8008b46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008b48:	f7fc fe3a 	bl	80057c0 <HAL_GetTick>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	683a      	ldr	r2, [r7, #0]
 8008b54:	4413      	add	r3, r2
 8008b56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008b58:	f7fc fe32 	bl	80057c0 <HAL_GetTick>
 8008b5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008b5e:	4b39      	ldr	r3, [pc, #228]	; (8008c44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	015b      	lsls	r3, r3, #5
 8008b64:	0d1b      	lsrs	r3, r3, #20
 8008b66:	69fa      	ldr	r2, [r7, #28]
 8008b68:	fb02 f303 	mul.w	r3, r2, r3
 8008b6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b6e:	e054      	b.n	8008c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b76:	d050      	beq.n	8008c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b78:	f7fc fe22 	bl	80057c0 <HAL_GetTick>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	69fa      	ldr	r2, [r7, #28]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d902      	bls.n	8008b8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d13d      	bne.n	8008c0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	685a      	ldr	r2, [r3, #4]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008b9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ba6:	d111      	bne.n	8008bcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bb0:	d004      	beq.n	8008bbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bba:	d107      	bne.n	8008bcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bd4:	d10f      	bne.n	8008bf6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008bf4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e017      	b.n	8008c3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	3b01      	subs	r3, #1
 8008c18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	689a      	ldr	r2, [r3, #8]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	4013      	ands	r3, r2
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	bf0c      	ite	eq
 8008c2a:	2301      	moveq	r3, #1
 8008c2c:	2300      	movne	r3, #0
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	461a      	mov	r2, r3
 8008c32:	79fb      	ldrb	r3, [r7, #7]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d19b      	bne.n	8008b70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3720      	adds	r7, #32
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20000004 	.word	0x20000004

08008c48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b086      	sub	sp, #24
 8008c4c:	af02      	add	r7, sp, #8
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c5c:	d111      	bne.n	8008c82 <SPI_EndRxTransaction+0x3a>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c66:	d004      	beq.n	8008c72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c70:	d107      	bne.n	8008c82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c80:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c8a:	d12a      	bne.n	8008ce2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c94:	d012      	beq.n	8008cbc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	2180      	movs	r1, #128	; 0x80
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f7ff ff49 	bl	8008b38 <SPI_WaitFlagStateUntilTimeout>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d02d      	beq.n	8008d08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb0:	f043 0220 	orr.w	r2, r3, #32
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	e026      	b.n	8008d0a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	9300      	str	r3, [sp, #0]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	2101      	movs	r1, #1
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	f7ff ff36 	bl	8008b38 <SPI_WaitFlagStateUntilTimeout>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d01a      	beq.n	8008d08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd6:	f043 0220 	orr.w	r2, r3, #32
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e013      	b.n	8008d0a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	9300      	str	r3, [sp, #0]
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	2101      	movs	r1, #1
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f7ff ff23 	bl	8008b38 <SPI_WaitFlagStateUntilTimeout>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d007      	beq.n	8008d08 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cfc:	f043 0220 	orr.w	r2, r3, #32
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e000      	b.n	8008d0a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
	...

08008d14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af02      	add	r7, sp, #8
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008d20:	4b1b      	ldr	r3, [pc, #108]	; (8008d90 <SPI_EndRxTxTransaction+0x7c>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a1b      	ldr	r2, [pc, #108]	; (8008d94 <SPI_EndRxTxTransaction+0x80>)
 8008d26:	fba2 2303 	umull	r2, r3, r2, r3
 8008d2a:	0d5b      	lsrs	r3, r3, #21
 8008d2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008d30:	fb02 f303 	mul.w	r3, r2, r3
 8008d34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d3e:	d112      	bne.n	8008d66 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	2200      	movs	r2, #0
 8008d48:	2180      	movs	r1, #128	; 0x80
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f7ff fef4 	bl	8008b38 <SPI_WaitFlagStateUntilTimeout>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d016      	beq.n	8008d84 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d5a:	f043 0220 	orr.w	r2, r3, #32
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e00f      	b.n	8008d86 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00a      	beq.n	8008d82 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d7c:	2b80      	cmp	r3, #128	; 0x80
 8008d7e:	d0f2      	beq.n	8008d66 <SPI_EndRxTxTransaction+0x52>
 8008d80:	e000      	b.n	8008d84 <SPI_EndRxTxTransaction+0x70>
        break;
 8008d82:	bf00      	nop
  }

  return HAL_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3718      	adds	r7, #24
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	20000004 	.word	0x20000004
 8008d94:	165e9f81 	.word	0x165e9f81

08008d98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e041      	b.n	8008e2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d106      	bne.n	8008dc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f839 	bl	8008e36 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	f000 f9d8 	bl	800918c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008e36:	b480      	push	{r7}
 8008e38:	b083      	sub	sp, #12
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008e3e:	bf00      	nop
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
	...

08008e4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d001      	beq.n	8008e64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	e04e      	b.n	8008f02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2202      	movs	r2, #2
 8008e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68da      	ldr	r2, [r3, #12]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f042 0201 	orr.w	r2, r2, #1
 8008e7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a23      	ldr	r2, [pc, #140]	; (8008f10 <HAL_TIM_Base_Start_IT+0xc4>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d022      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e8e:	d01d      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a1f      	ldr	r2, [pc, #124]	; (8008f14 <HAL_TIM_Base_Start_IT+0xc8>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d018      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a1e      	ldr	r2, [pc, #120]	; (8008f18 <HAL_TIM_Base_Start_IT+0xcc>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d013      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a1c      	ldr	r2, [pc, #112]	; (8008f1c <HAL_TIM_Base_Start_IT+0xd0>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00e      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a1b      	ldr	r2, [pc, #108]	; (8008f20 <HAL_TIM_Base_Start_IT+0xd4>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d009      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a19      	ldr	r2, [pc, #100]	; (8008f24 <HAL_TIM_Base_Start_IT+0xd8>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d004      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x80>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a18      	ldr	r2, [pc, #96]	; (8008f28 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d111      	bne.n	8008ef0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f003 0307 	and.w	r3, r3, #7
 8008ed6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2b06      	cmp	r3, #6
 8008edc:	d010      	beq.n	8008f00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f042 0201 	orr.w	r2, r2, #1
 8008eec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eee:	e007      	b.n	8008f00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f042 0201 	orr.w	r2, r2, #1
 8008efe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40010000 	.word	0x40010000
 8008f14:	40000400 	.word	0x40000400
 8008f18:	40000800 	.word	0x40000800
 8008f1c:	40000c00 	.word	0x40000c00
 8008f20:	40010400 	.word	0x40010400
 8008f24:	40014000 	.word	0x40014000
 8008f28:	40001800 	.word	0x40001800

08008f2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	f003 0302 	and.w	r3, r3, #2
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d122      	bne.n	8008f88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	f003 0302 	and.w	r3, r3, #2
 8008f4c:	2b02      	cmp	r3, #2
 8008f4e:	d11b      	bne.n	8008f88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f06f 0202 	mvn.w	r2, #2
 8008f58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	f003 0303 	and.w	r3, r3, #3
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d003      	beq.n	8008f76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 f8ee 	bl	8009150 <HAL_TIM_IC_CaptureCallback>
 8008f74:	e005      	b.n	8008f82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f8e0 	bl	800913c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 f8f1 	bl	8009164 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	f003 0304 	and.w	r3, r3, #4
 8008f92:	2b04      	cmp	r3, #4
 8008f94:	d122      	bne.n	8008fdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	f003 0304 	and.w	r3, r3, #4
 8008fa0:	2b04      	cmp	r3, #4
 8008fa2:	d11b      	bne.n	8008fdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f06f 0204 	mvn.w	r2, #4
 8008fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2202      	movs	r2, #2
 8008fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d003      	beq.n	8008fca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f8c4 	bl	8009150 <HAL_TIM_IC_CaptureCallback>
 8008fc8:	e005      	b.n	8008fd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f8b6 	bl	800913c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 f8c7 	bl	8009164 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	f003 0308 	and.w	r3, r3, #8
 8008fe6:	2b08      	cmp	r3, #8
 8008fe8:	d122      	bne.n	8009030 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	f003 0308 	and.w	r3, r3, #8
 8008ff4:	2b08      	cmp	r3, #8
 8008ff6:	d11b      	bne.n	8009030 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f06f 0208 	mvn.w	r2, #8
 8009000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2204      	movs	r2, #4
 8009006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	69db      	ldr	r3, [r3, #28]
 800900e:	f003 0303 	and.w	r3, r3, #3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d003      	beq.n	800901e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f89a 	bl	8009150 <HAL_TIM_IC_CaptureCallback>
 800901c:	e005      	b.n	800902a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f88c 	bl	800913c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 f89d 	bl	8009164 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	f003 0310 	and.w	r3, r3, #16
 800903a:	2b10      	cmp	r3, #16
 800903c:	d122      	bne.n	8009084 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68db      	ldr	r3, [r3, #12]
 8009044:	f003 0310 	and.w	r3, r3, #16
 8009048:	2b10      	cmp	r3, #16
 800904a:	d11b      	bne.n	8009084 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f06f 0210 	mvn.w	r2, #16
 8009054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2208      	movs	r2, #8
 800905a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	69db      	ldr	r3, [r3, #28]
 8009062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009066:	2b00      	cmp	r3, #0
 8009068:	d003      	beq.n	8009072 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f870 	bl	8009150 <HAL_TIM_IC_CaptureCallback>
 8009070:	e005      	b.n	800907e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f862 	bl	800913c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 f873 	bl	8009164 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	691b      	ldr	r3, [r3, #16]
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b01      	cmp	r3, #1
 8009090:	d10e      	bne.n	80090b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	f003 0301 	and.w	r3, r3, #1
 800909c:	2b01      	cmp	r3, #1
 800909e:	d107      	bne.n	80090b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f06f 0201 	mvn.w	r2, #1
 80090a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f7fb fb12 	bl	80046d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ba:	2b80      	cmp	r3, #128	; 0x80
 80090bc:	d10e      	bne.n	80090dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090c8:	2b80      	cmp	r3, #128	; 0x80
 80090ca:	d107      	bne.n	80090dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80090d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f902 	bl	80092e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090e6:	2b40      	cmp	r3, #64	; 0x40
 80090e8:	d10e      	bne.n	8009108 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090f4:	2b40      	cmp	r3, #64	; 0x40
 80090f6:	d107      	bne.n	8009108 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 f838 	bl	8009178 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	f003 0320 	and.w	r3, r3, #32
 8009112:	2b20      	cmp	r3, #32
 8009114:	d10e      	bne.n	8009134 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	f003 0320 	and.w	r3, r3, #32
 8009120:	2b20      	cmp	r3, #32
 8009122:	d107      	bne.n	8009134 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f06f 0220 	mvn.w	r2, #32
 800912c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 f8cc 	bl	80092cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009134:	bf00      	nop
 8009136:	3708      	adds	r7, #8
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009158:	bf00      	nop
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800918c:	b480      	push	{r7}
 800918e:	b085      	sub	sp, #20
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4a40      	ldr	r2, [pc, #256]	; (80092a0 <TIM_Base_SetConfig+0x114>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d013      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091aa:	d00f      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a3d      	ldr	r2, [pc, #244]	; (80092a4 <TIM_Base_SetConfig+0x118>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d00b      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a3c      	ldr	r2, [pc, #240]	; (80092a8 <TIM_Base_SetConfig+0x11c>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d007      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a3b      	ldr	r2, [pc, #236]	; (80092ac <TIM_Base_SetConfig+0x120>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d003      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a3a      	ldr	r2, [pc, #232]	; (80092b0 <TIM_Base_SetConfig+0x124>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d108      	bne.n	80091de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a2f      	ldr	r2, [pc, #188]	; (80092a0 <TIM_Base_SetConfig+0x114>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d02b      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091ec:	d027      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a2c      	ldr	r2, [pc, #176]	; (80092a4 <TIM_Base_SetConfig+0x118>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d023      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a2b      	ldr	r2, [pc, #172]	; (80092a8 <TIM_Base_SetConfig+0x11c>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d01f      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a2a      	ldr	r2, [pc, #168]	; (80092ac <TIM_Base_SetConfig+0x120>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d01b      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a29      	ldr	r2, [pc, #164]	; (80092b0 <TIM_Base_SetConfig+0x124>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d017      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a28      	ldr	r2, [pc, #160]	; (80092b4 <TIM_Base_SetConfig+0x128>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d013      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a27      	ldr	r2, [pc, #156]	; (80092b8 <TIM_Base_SetConfig+0x12c>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d00f      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a26      	ldr	r2, [pc, #152]	; (80092bc <TIM_Base_SetConfig+0x130>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d00b      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a25      	ldr	r2, [pc, #148]	; (80092c0 <TIM_Base_SetConfig+0x134>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d007      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a24      	ldr	r2, [pc, #144]	; (80092c4 <TIM_Base_SetConfig+0x138>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d003      	beq.n	800923e <TIM_Base_SetConfig+0xb2>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a23      	ldr	r2, [pc, #140]	; (80092c8 <TIM_Base_SetConfig+0x13c>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d108      	bne.n	8009250 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	68fa      	ldr	r2, [r7, #12]
 800924c:	4313      	orrs	r3, r2
 800924e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	4313      	orrs	r3, r2
 800925c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	689a      	ldr	r2, [r3, #8]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a0a      	ldr	r2, [pc, #40]	; (80092a0 <TIM_Base_SetConfig+0x114>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d003      	beq.n	8009284 <TIM_Base_SetConfig+0xf8>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	4a0c      	ldr	r2, [pc, #48]	; (80092b0 <TIM_Base_SetConfig+0x124>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d103      	bne.n	800928c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	691a      	ldr	r2, [r3, #16]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	615a      	str	r2, [r3, #20]
}
 8009292:	bf00      	nop
 8009294:	3714      	adds	r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	40010000 	.word	0x40010000
 80092a4:	40000400 	.word	0x40000400
 80092a8:	40000800 	.word	0x40000800
 80092ac:	40000c00 	.word	0x40000c00
 80092b0:	40010400 	.word	0x40010400
 80092b4:	40014000 	.word	0x40014000
 80092b8:	40014400 	.word	0x40014400
 80092bc:	40014800 	.word	0x40014800
 80092c0:	40001800 	.word	0x40001800
 80092c4:	40001c00 	.word	0x40001c00
 80092c8:	40002000 	.word	0x40002000

080092cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092d4:	bf00      	nop
 80092d6:	370c      	adds	r7, #12
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d101      	bne.n	8009306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	e03f      	b.n	8009386 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800930c:	b2db      	uxtb	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d106      	bne.n	8009320 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f7fb ff82 	bl	8005224 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2224      	movs	r2, #36	; 0x24
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009336:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f929 	bl	8009590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	691a      	ldr	r2, [r3, #16]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800934c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	695a      	ldr	r2, [r3, #20]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800935c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	68da      	ldr	r2, [r3, #12]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800936c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2220      	movs	r2, #32
 8009378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2220      	movs	r2, #32
 8009380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	3708      	adds	r7, #8
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}

0800938e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800938e:	b580      	push	{r7, lr}
 8009390:	b08a      	sub	sp, #40	; 0x28
 8009392:	af02      	add	r7, sp, #8
 8009394:	60f8      	str	r0, [r7, #12]
 8009396:	60b9      	str	r1, [r7, #8]
 8009398:	603b      	str	r3, [r7, #0]
 800939a:	4613      	mov	r3, r2
 800939c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800939e:	2300      	movs	r3, #0
 80093a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	2b20      	cmp	r3, #32
 80093ac:	d17c      	bne.n	80094a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d002      	beq.n	80093ba <HAL_UART_Transmit+0x2c>
 80093b4:	88fb      	ldrh	r3, [r7, #6]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d101      	bne.n	80093be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	e075      	b.n	80094aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d101      	bne.n	80093cc <HAL_UART_Transmit+0x3e>
 80093c8:	2302      	movs	r3, #2
 80093ca:	e06e      	b.n	80094aa <HAL_UART_Transmit+0x11c>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2201      	movs	r2, #1
 80093d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2200      	movs	r2, #0
 80093d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2221      	movs	r2, #33	; 0x21
 80093de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093e2:	f7fc f9ed 	bl	80057c0 <HAL_GetTick>
 80093e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	88fa      	ldrh	r2, [r7, #6]
 80093ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	88fa      	ldrh	r2, [r7, #6]
 80093f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093fc:	d108      	bne.n	8009410 <HAL_UART_Transmit+0x82>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d104      	bne.n	8009410 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009406:	2300      	movs	r3, #0
 8009408:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	61bb      	str	r3, [r7, #24]
 800940e:	e003      	b.n	8009418 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009414:	2300      	movs	r3, #0
 8009416:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2200      	movs	r2, #0
 800941c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009420:	e02a      	b.n	8009478 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	2200      	movs	r2, #0
 800942a:	2180      	movs	r1, #128	; 0x80
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f000 f840 	bl	80094b2 <UART_WaitOnFlagUntilTimeout>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d001      	beq.n	800943c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009438:	2303      	movs	r3, #3
 800943a:	e036      	b.n	80094aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800943c:	69fb      	ldr	r3, [r7, #28]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10b      	bne.n	800945a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009442:	69bb      	ldr	r3, [r7, #24]
 8009444:	881b      	ldrh	r3, [r3, #0]
 8009446:	461a      	mov	r2, r3
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009450:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009452:	69bb      	ldr	r3, [r7, #24]
 8009454:	3302      	adds	r3, #2
 8009456:	61bb      	str	r3, [r7, #24]
 8009458:	e007      	b.n	800946a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	781a      	ldrb	r2, [r3, #0]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	3301      	adds	r3, #1
 8009468:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800946e:	b29b      	uxth	r3, r3
 8009470:	3b01      	subs	r3, #1
 8009472:	b29a      	uxth	r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800947c:	b29b      	uxth	r3, r3
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1cf      	bne.n	8009422 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	2200      	movs	r2, #0
 800948a:	2140      	movs	r1, #64	; 0x40
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 f810 	bl	80094b2 <UART_WaitOnFlagUntilTimeout>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009498:	2303      	movs	r3, #3
 800949a:	e006      	b.n	80094aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2220      	movs	r2, #32
 80094a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80094a4:	2300      	movs	r3, #0
 80094a6:	e000      	b.n	80094aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80094a8:	2302      	movs	r3, #2
  }
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3720      	adds	r7, #32
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}

080094b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b090      	sub	sp, #64	; 0x40
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	60f8      	str	r0, [r7, #12]
 80094ba:	60b9      	str	r1, [r7, #8]
 80094bc:	603b      	str	r3, [r7, #0]
 80094be:	4613      	mov	r3, r2
 80094c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094c2:	e050      	b.n	8009566 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ca:	d04c      	beq.n	8009566 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80094cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d007      	beq.n	80094e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80094d2:	f7fc f975 	bl	80057c0 <HAL_GetTick>
 80094d6:	4602      	mov	r2, r0
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	1ad3      	subs	r3, r2, r3
 80094dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094de:	429a      	cmp	r2, r3
 80094e0:	d241      	bcs.n	8009566 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	330c      	adds	r3, #12
 80094e8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ec:	e853 3f00 	ldrex	r3, [r3]
 80094f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80094f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	330c      	adds	r3, #12
 8009500:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009502:	637a      	str	r2, [r7, #52]	; 0x34
 8009504:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009506:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009508:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800950a:	e841 2300 	strex	r3, r2, [r1]
 800950e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1e5      	bne.n	80094e2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3314      	adds	r3, #20
 800951c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	e853 3f00 	ldrex	r3, [r3]
 8009524:	613b      	str	r3, [r7, #16]
   return(result);
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f023 0301 	bic.w	r3, r3, #1
 800952c:	63bb      	str	r3, [r7, #56]	; 0x38
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3314      	adds	r3, #20
 8009534:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009536:	623a      	str	r2, [r7, #32]
 8009538:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953a:	69f9      	ldr	r1, [r7, #28]
 800953c:	6a3a      	ldr	r2, [r7, #32]
 800953e:	e841 2300 	strex	r3, r2, [r1]
 8009542:	61bb      	str	r3, [r7, #24]
   return(result);
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1e5      	bne.n	8009516 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2220      	movs	r2, #32
 800954e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2220      	movs	r2, #32
 8009556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e00f      	b.n	8009586 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	4013      	ands	r3, r2
 8009570:	68ba      	ldr	r2, [r7, #8]
 8009572:	429a      	cmp	r2, r3
 8009574:	bf0c      	ite	eq
 8009576:	2301      	moveq	r3, #1
 8009578:	2300      	movne	r3, #0
 800957a:	b2db      	uxtb	r3, r3
 800957c:	461a      	mov	r2, r3
 800957e:	79fb      	ldrb	r3, [r7, #7]
 8009580:	429a      	cmp	r2, r3
 8009582:	d09f      	beq.n	80094c4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3740      	adds	r7, #64	; 0x40
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009594:	b0c0      	sub	sp, #256	; 0x100
 8009596:	af00      	add	r7, sp, #0
 8009598:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800959c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80095a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095ac:	68d9      	ldr	r1, [r3, #12]
 80095ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	ea40 0301 	orr.w	r3, r0, r1
 80095b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095be:	689a      	ldr	r2, [r3, #8]
 80095c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	431a      	orrs	r2, r3
 80095c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	431a      	orrs	r2, r3
 80095d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095d4:	69db      	ldr	r3, [r3, #28]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80095dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80095e8:	f021 010c 	bic.w	r1, r1, #12
 80095ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80095f6:	430b      	orrs	r3, r1
 80095f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80095fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800960a:	6999      	ldr	r1, [r3, #24]
 800960c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	ea40 0301 	orr.w	r3, r0, r1
 8009616:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	4b8f      	ldr	r3, [pc, #572]	; (800985c <UART_SetConfig+0x2cc>)
 8009620:	429a      	cmp	r2, r3
 8009622:	d005      	beq.n	8009630 <UART_SetConfig+0xa0>
 8009624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	4b8d      	ldr	r3, [pc, #564]	; (8009860 <UART_SetConfig+0x2d0>)
 800962c:	429a      	cmp	r2, r3
 800962e:	d104      	bne.n	800963a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009630:	f7fe fc5c 	bl	8007eec <HAL_RCC_GetPCLK2Freq>
 8009634:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009638:	e003      	b.n	8009642 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800963a:	f7fe fc43 	bl	8007ec4 <HAL_RCC_GetPCLK1Freq>
 800963e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009646:	69db      	ldr	r3, [r3, #28]
 8009648:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800964c:	f040 810c 	bne.w	8009868 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009650:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009654:	2200      	movs	r2, #0
 8009656:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800965a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800965e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009662:	4622      	mov	r2, r4
 8009664:	462b      	mov	r3, r5
 8009666:	1891      	adds	r1, r2, r2
 8009668:	65b9      	str	r1, [r7, #88]	; 0x58
 800966a:	415b      	adcs	r3, r3
 800966c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800966e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009672:	4621      	mov	r1, r4
 8009674:	eb12 0801 	adds.w	r8, r2, r1
 8009678:	4629      	mov	r1, r5
 800967a:	eb43 0901 	adc.w	r9, r3, r1
 800967e:	f04f 0200 	mov.w	r2, #0
 8009682:	f04f 0300 	mov.w	r3, #0
 8009686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800968a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800968e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009692:	4690      	mov	r8, r2
 8009694:	4699      	mov	r9, r3
 8009696:	4623      	mov	r3, r4
 8009698:	eb18 0303 	adds.w	r3, r8, r3
 800969c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80096a0:	462b      	mov	r3, r5
 80096a2:	eb49 0303 	adc.w	r3, r9, r3
 80096a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80096aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80096b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80096ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80096be:	460b      	mov	r3, r1
 80096c0:	18db      	adds	r3, r3, r3
 80096c2:	653b      	str	r3, [r7, #80]	; 0x50
 80096c4:	4613      	mov	r3, r2
 80096c6:	eb42 0303 	adc.w	r3, r2, r3
 80096ca:	657b      	str	r3, [r7, #84]	; 0x54
 80096cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80096d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80096d4:	f7f7 fad8 	bl	8000c88 <__aeabi_uldivmod>
 80096d8:	4602      	mov	r2, r0
 80096da:	460b      	mov	r3, r1
 80096dc:	4b61      	ldr	r3, [pc, #388]	; (8009864 <UART_SetConfig+0x2d4>)
 80096de:	fba3 2302 	umull	r2, r3, r3, r2
 80096e2:	095b      	lsrs	r3, r3, #5
 80096e4:	011c      	lsls	r4, r3, #4
 80096e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80096ea:	2200      	movs	r2, #0
 80096ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80096f0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80096f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80096f8:	4642      	mov	r2, r8
 80096fa:	464b      	mov	r3, r9
 80096fc:	1891      	adds	r1, r2, r2
 80096fe:	64b9      	str	r1, [r7, #72]	; 0x48
 8009700:	415b      	adcs	r3, r3
 8009702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009704:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009708:	4641      	mov	r1, r8
 800970a:	eb12 0a01 	adds.w	sl, r2, r1
 800970e:	4649      	mov	r1, r9
 8009710:	eb43 0b01 	adc.w	fp, r3, r1
 8009714:	f04f 0200 	mov.w	r2, #0
 8009718:	f04f 0300 	mov.w	r3, #0
 800971c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009720:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009724:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009728:	4692      	mov	sl, r2
 800972a:	469b      	mov	fp, r3
 800972c:	4643      	mov	r3, r8
 800972e:	eb1a 0303 	adds.w	r3, sl, r3
 8009732:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009736:	464b      	mov	r3, r9
 8009738:	eb4b 0303 	adc.w	r3, fp, r3
 800973c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800974c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009750:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009754:	460b      	mov	r3, r1
 8009756:	18db      	adds	r3, r3, r3
 8009758:	643b      	str	r3, [r7, #64]	; 0x40
 800975a:	4613      	mov	r3, r2
 800975c:	eb42 0303 	adc.w	r3, r2, r3
 8009760:	647b      	str	r3, [r7, #68]	; 0x44
 8009762:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009766:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800976a:	f7f7 fa8d 	bl	8000c88 <__aeabi_uldivmod>
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	4611      	mov	r1, r2
 8009774:	4b3b      	ldr	r3, [pc, #236]	; (8009864 <UART_SetConfig+0x2d4>)
 8009776:	fba3 2301 	umull	r2, r3, r3, r1
 800977a:	095b      	lsrs	r3, r3, #5
 800977c:	2264      	movs	r2, #100	; 0x64
 800977e:	fb02 f303 	mul.w	r3, r2, r3
 8009782:	1acb      	subs	r3, r1, r3
 8009784:	00db      	lsls	r3, r3, #3
 8009786:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800978a:	4b36      	ldr	r3, [pc, #216]	; (8009864 <UART_SetConfig+0x2d4>)
 800978c:	fba3 2302 	umull	r2, r3, r3, r2
 8009790:	095b      	lsrs	r3, r3, #5
 8009792:	005b      	lsls	r3, r3, #1
 8009794:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009798:	441c      	add	r4, r3
 800979a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800979e:	2200      	movs	r2, #0
 80097a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80097a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80097ac:	4642      	mov	r2, r8
 80097ae:	464b      	mov	r3, r9
 80097b0:	1891      	adds	r1, r2, r2
 80097b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80097b4:	415b      	adcs	r3, r3
 80097b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80097bc:	4641      	mov	r1, r8
 80097be:	1851      	adds	r1, r2, r1
 80097c0:	6339      	str	r1, [r7, #48]	; 0x30
 80097c2:	4649      	mov	r1, r9
 80097c4:	414b      	adcs	r3, r1
 80097c6:	637b      	str	r3, [r7, #52]	; 0x34
 80097c8:	f04f 0200 	mov.w	r2, #0
 80097cc:	f04f 0300 	mov.w	r3, #0
 80097d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80097d4:	4659      	mov	r1, fp
 80097d6:	00cb      	lsls	r3, r1, #3
 80097d8:	4651      	mov	r1, sl
 80097da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097de:	4651      	mov	r1, sl
 80097e0:	00ca      	lsls	r2, r1, #3
 80097e2:	4610      	mov	r0, r2
 80097e4:	4619      	mov	r1, r3
 80097e6:	4603      	mov	r3, r0
 80097e8:	4642      	mov	r2, r8
 80097ea:	189b      	adds	r3, r3, r2
 80097ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80097f0:	464b      	mov	r3, r9
 80097f2:	460a      	mov	r2, r1
 80097f4:	eb42 0303 	adc.w	r3, r2, r3
 80097f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80097fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009808:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800980c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009810:	460b      	mov	r3, r1
 8009812:	18db      	adds	r3, r3, r3
 8009814:	62bb      	str	r3, [r7, #40]	; 0x28
 8009816:	4613      	mov	r3, r2
 8009818:	eb42 0303 	adc.w	r3, r2, r3
 800981c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800981e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009822:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009826:	f7f7 fa2f 	bl	8000c88 <__aeabi_uldivmod>
 800982a:	4602      	mov	r2, r0
 800982c:	460b      	mov	r3, r1
 800982e:	4b0d      	ldr	r3, [pc, #52]	; (8009864 <UART_SetConfig+0x2d4>)
 8009830:	fba3 1302 	umull	r1, r3, r3, r2
 8009834:	095b      	lsrs	r3, r3, #5
 8009836:	2164      	movs	r1, #100	; 0x64
 8009838:	fb01 f303 	mul.w	r3, r1, r3
 800983c:	1ad3      	subs	r3, r2, r3
 800983e:	00db      	lsls	r3, r3, #3
 8009840:	3332      	adds	r3, #50	; 0x32
 8009842:	4a08      	ldr	r2, [pc, #32]	; (8009864 <UART_SetConfig+0x2d4>)
 8009844:	fba2 2303 	umull	r2, r3, r2, r3
 8009848:	095b      	lsrs	r3, r3, #5
 800984a:	f003 0207 	and.w	r2, r3, #7
 800984e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4422      	add	r2, r4
 8009856:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009858:	e105      	b.n	8009a66 <UART_SetConfig+0x4d6>
 800985a:	bf00      	nop
 800985c:	40011000 	.word	0x40011000
 8009860:	40011400 	.word	0x40011400
 8009864:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800986c:	2200      	movs	r2, #0
 800986e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009872:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009876:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800987a:	4642      	mov	r2, r8
 800987c:	464b      	mov	r3, r9
 800987e:	1891      	adds	r1, r2, r2
 8009880:	6239      	str	r1, [r7, #32]
 8009882:	415b      	adcs	r3, r3
 8009884:	627b      	str	r3, [r7, #36]	; 0x24
 8009886:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800988a:	4641      	mov	r1, r8
 800988c:	1854      	adds	r4, r2, r1
 800988e:	4649      	mov	r1, r9
 8009890:	eb43 0501 	adc.w	r5, r3, r1
 8009894:	f04f 0200 	mov.w	r2, #0
 8009898:	f04f 0300 	mov.w	r3, #0
 800989c:	00eb      	lsls	r3, r5, #3
 800989e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098a2:	00e2      	lsls	r2, r4, #3
 80098a4:	4614      	mov	r4, r2
 80098a6:	461d      	mov	r5, r3
 80098a8:	4643      	mov	r3, r8
 80098aa:	18e3      	adds	r3, r4, r3
 80098ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80098b0:	464b      	mov	r3, r9
 80098b2:	eb45 0303 	adc.w	r3, r5, r3
 80098b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80098ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80098c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80098ca:	f04f 0200 	mov.w	r2, #0
 80098ce:	f04f 0300 	mov.w	r3, #0
 80098d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80098d6:	4629      	mov	r1, r5
 80098d8:	008b      	lsls	r3, r1, #2
 80098da:	4621      	mov	r1, r4
 80098dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098e0:	4621      	mov	r1, r4
 80098e2:	008a      	lsls	r2, r1, #2
 80098e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80098e8:	f7f7 f9ce 	bl	8000c88 <__aeabi_uldivmod>
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	4b60      	ldr	r3, [pc, #384]	; (8009a74 <UART_SetConfig+0x4e4>)
 80098f2:	fba3 2302 	umull	r2, r3, r3, r2
 80098f6:	095b      	lsrs	r3, r3, #5
 80098f8:	011c      	lsls	r4, r3, #4
 80098fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098fe:	2200      	movs	r2, #0
 8009900:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009904:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009908:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800990c:	4642      	mov	r2, r8
 800990e:	464b      	mov	r3, r9
 8009910:	1891      	adds	r1, r2, r2
 8009912:	61b9      	str	r1, [r7, #24]
 8009914:	415b      	adcs	r3, r3
 8009916:	61fb      	str	r3, [r7, #28]
 8009918:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800991c:	4641      	mov	r1, r8
 800991e:	1851      	adds	r1, r2, r1
 8009920:	6139      	str	r1, [r7, #16]
 8009922:	4649      	mov	r1, r9
 8009924:	414b      	adcs	r3, r1
 8009926:	617b      	str	r3, [r7, #20]
 8009928:	f04f 0200 	mov.w	r2, #0
 800992c:	f04f 0300 	mov.w	r3, #0
 8009930:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009934:	4659      	mov	r1, fp
 8009936:	00cb      	lsls	r3, r1, #3
 8009938:	4651      	mov	r1, sl
 800993a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800993e:	4651      	mov	r1, sl
 8009940:	00ca      	lsls	r2, r1, #3
 8009942:	4610      	mov	r0, r2
 8009944:	4619      	mov	r1, r3
 8009946:	4603      	mov	r3, r0
 8009948:	4642      	mov	r2, r8
 800994a:	189b      	adds	r3, r3, r2
 800994c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009950:	464b      	mov	r3, r9
 8009952:	460a      	mov	r2, r1
 8009954:	eb42 0303 	adc.w	r3, r2, r3
 8009958:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800995c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	67bb      	str	r3, [r7, #120]	; 0x78
 8009966:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009968:	f04f 0200 	mov.w	r2, #0
 800996c:	f04f 0300 	mov.w	r3, #0
 8009970:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009974:	4649      	mov	r1, r9
 8009976:	008b      	lsls	r3, r1, #2
 8009978:	4641      	mov	r1, r8
 800997a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800997e:	4641      	mov	r1, r8
 8009980:	008a      	lsls	r2, r1, #2
 8009982:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009986:	f7f7 f97f 	bl	8000c88 <__aeabi_uldivmod>
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	4b39      	ldr	r3, [pc, #228]	; (8009a74 <UART_SetConfig+0x4e4>)
 8009990:	fba3 1302 	umull	r1, r3, r3, r2
 8009994:	095b      	lsrs	r3, r3, #5
 8009996:	2164      	movs	r1, #100	; 0x64
 8009998:	fb01 f303 	mul.w	r3, r1, r3
 800999c:	1ad3      	subs	r3, r2, r3
 800999e:	011b      	lsls	r3, r3, #4
 80099a0:	3332      	adds	r3, #50	; 0x32
 80099a2:	4a34      	ldr	r2, [pc, #208]	; (8009a74 <UART_SetConfig+0x4e4>)
 80099a4:	fba2 2303 	umull	r2, r3, r2, r3
 80099a8:	095b      	lsrs	r3, r3, #5
 80099aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80099ae:	441c      	add	r4, r3
 80099b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099b4:	2200      	movs	r2, #0
 80099b6:	673b      	str	r3, [r7, #112]	; 0x70
 80099b8:	677a      	str	r2, [r7, #116]	; 0x74
 80099ba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80099be:	4642      	mov	r2, r8
 80099c0:	464b      	mov	r3, r9
 80099c2:	1891      	adds	r1, r2, r2
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	415b      	adcs	r3, r3
 80099c8:	60fb      	str	r3, [r7, #12]
 80099ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80099ce:	4641      	mov	r1, r8
 80099d0:	1851      	adds	r1, r2, r1
 80099d2:	6039      	str	r1, [r7, #0]
 80099d4:	4649      	mov	r1, r9
 80099d6:	414b      	adcs	r3, r1
 80099d8:	607b      	str	r3, [r7, #4]
 80099da:	f04f 0200 	mov.w	r2, #0
 80099de:	f04f 0300 	mov.w	r3, #0
 80099e2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80099e6:	4659      	mov	r1, fp
 80099e8:	00cb      	lsls	r3, r1, #3
 80099ea:	4651      	mov	r1, sl
 80099ec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099f0:	4651      	mov	r1, sl
 80099f2:	00ca      	lsls	r2, r1, #3
 80099f4:	4610      	mov	r0, r2
 80099f6:	4619      	mov	r1, r3
 80099f8:	4603      	mov	r3, r0
 80099fa:	4642      	mov	r2, r8
 80099fc:	189b      	adds	r3, r3, r2
 80099fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a00:	464b      	mov	r3, r9
 8009a02:	460a      	mov	r2, r1
 8009a04:	eb42 0303 	adc.w	r3, r2, r3
 8009a08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	663b      	str	r3, [r7, #96]	; 0x60
 8009a14:	667a      	str	r2, [r7, #100]	; 0x64
 8009a16:	f04f 0200 	mov.w	r2, #0
 8009a1a:	f04f 0300 	mov.w	r3, #0
 8009a1e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009a22:	4649      	mov	r1, r9
 8009a24:	008b      	lsls	r3, r1, #2
 8009a26:	4641      	mov	r1, r8
 8009a28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a2c:	4641      	mov	r1, r8
 8009a2e:	008a      	lsls	r2, r1, #2
 8009a30:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009a34:	f7f7 f928 	bl	8000c88 <__aeabi_uldivmod>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	4b0d      	ldr	r3, [pc, #52]	; (8009a74 <UART_SetConfig+0x4e4>)
 8009a3e:	fba3 1302 	umull	r1, r3, r3, r2
 8009a42:	095b      	lsrs	r3, r3, #5
 8009a44:	2164      	movs	r1, #100	; 0x64
 8009a46:	fb01 f303 	mul.w	r3, r1, r3
 8009a4a:	1ad3      	subs	r3, r2, r3
 8009a4c:	011b      	lsls	r3, r3, #4
 8009a4e:	3332      	adds	r3, #50	; 0x32
 8009a50:	4a08      	ldr	r2, [pc, #32]	; (8009a74 <UART_SetConfig+0x4e4>)
 8009a52:	fba2 2303 	umull	r2, r3, r2, r3
 8009a56:	095b      	lsrs	r3, r3, #5
 8009a58:	f003 020f 	and.w	r2, r3, #15
 8009a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4422      	add	r2, r4
 8009a64:	609a      	str	r2, [r3, #8]
}
 8009a66:	bf00      	nop
 8009a68:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a72:	bf00      	nop
 8009a74:	51eb851f 	.word	0x51eb851f

08009a78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	; 0x28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009a84:	f001 fae6 	bl	800b054 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009a88:	4b58      	ldr	r3, [pc, #352]	; (8009bec <pvPortMalloc+0x174>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d101      	bne.n	8009a94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009a90:	f000 f910 	bl	8009cb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009a94:	4b56      	ldr	r3, [pc, #344]	; (8009bf0 <pvPortMalloc+0x178>)
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f040 808e 	bne.w	8009bbe <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01d      	beq.n	8009ae4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009aa8:	2208      	movs	r2, #8
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4413      	add	r3, r2
 8009aae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f003 0307 	and.w	r3, r3, #7
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d014      	beq.n	8009ae4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f023 0307 	bic.w	r3, r3, #7
 8009ac0:	3308      	adds	r3, #8
 8009ac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f003 0307 	and.w	r3, r3, #7
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00a      	beq.n	8009ae4 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009ae0:	bf00      	nop
 8009ae2:	e7fe      	b.n	8009ae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d069      	beq.n	8009bbe <pvPortMalloc+0x146>
 8009aea:	4b42      	ldr	r3, [pc, #264]	; (8009bf4 <pvPortMalloc+0x17c>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d864      	bhi.n	8009bbe <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009af4:	4b40      	ldr	r3, [pc, #256]	; (8009bf8 <pvPortMalloc+0x180>)
 8009af6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009af8:	4b3f      	ldr	r3, [pc, #252]	; (8009bf8 <pvPortMalloc+0x180>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009afe:	e004      	b.n	8009b0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d903      	bls.n	8009b1c <pvPortMalloc+0xa4>
 8009b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1f1      	bne.n	8009b00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b1c:	4b33      	ldr	r3, [pc, #204]	; (8009bec <pvPortMalloc+0x174>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d04b      	beq.n	8009bbe <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2208      	movs	r2, #8
 8009b2c:	4413      	add	r3, r2
 8009b2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	6a3b      	ldr	r3, [r7, #32]
 8009b36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	1ad2      	subs	r2, r2, r3
 8009b40:	2308      	movs	r3, #8
 8009b42:	005b      	lsls	r3, r3, #1
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d91f      	bls.n	8009b88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	f003 0307 	and.w	r3, r3, #7
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00a      	beq.n	8009b70 <pvPortMalloc+0xf8>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	613b      	str	r3, [r7, #16]
}
 8009b6c:	bf00      	nop
 8009b6e:	e7fe      	b.n	8009b6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	1ad2      	subs	r2, r2, r3
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009b82:	69b8      	ldr	r0, [r7, #24]
 8009b84:	f000 f8f8 	bl	8009d78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009b88:	4b1a      	ldr	r3, [pc, #104]	; (8009bf4 <pvPortMalloc+0x17c>)
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	4a18      	ldr	r2, [pc, #96]	; (8009bf4 <pvPortMalloc+0x17c>)
 8009b94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009b96:	4b17      	ldr	r3, [pc, #92]	; (8009bf4 <pvPortMalloc+0x17c>)
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4b18      	ldr	r3, [pc, #96]	; (8009bfc <pvPortMalloc+0x184>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d203      	bcs.n	8009baa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ba2:	4b14      	ldr	r3, [pc, #80]	; (8009bf4 <pvPortMalloc+0x17c>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a15      	ldr	r2, [pc, #84]	; (8009bfc <pvPortMalloc+0x184>)
 8009ba8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	4b10      	ldr	r3, [pc, #64]	; (8009bf0 <pvPortMalloc+0x178>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	431a      	orrs	r2, r3
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	2200      	movs	r2, #0
 8009bbc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009bbe:	f001 fa57 	bl	800b070 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	f003 0307 	and.w	r3, r3, #7
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d00a      	beq.n	8009be2 <pvPortMalloc+0x16a>
	__asm volatile
 8009bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd0:	f383 8811 	msr	BASEPRI, r3
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	f3bf 8f4f 	dsb	sy
 8009bdc:	60fb      	str	r3, [r7, #12]
}
 8009bde:	bf00      	nop
 8009be0:	e7fe      	b.n	8009be0 <pvPortMalloc+0x168>
	return pvReturn;
 8009be2:	69fb      	ldr	r3, [r7, #28]
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3728      	adds	r7, #40	; 0x28
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}
 8009bec:	20014558 	.word	0x20014558
 8009bf0:	20014564 	.word	0x20014564
 8009bf4:	2001455c 	.word	0x2001455c
 8009bf8:	20014550 	.word	0x20014550
 8009bfc:	20014560 	.word	0x20014560

08009c00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b086      	sub	sp, #24
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d048      	beq.n	8009ca4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009c12:	2308      	movs	r3, #8
 8009c14:	425b      	negs	r3, r3
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	4413      	add	r3, r2
 8009c1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	685a      	ldr	r2, [r3, #4]
 8009c24:	4b21      	ldr	r3, [pc, #132]	; (8009cac <vPortFree+0xac>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4013      	ands	r3, r2
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10a      	bne.n	8009c44 <vPortFree+0x44>
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	60fb      	str	r3, [r7, #12]
}
 8009c40:	bf00      	nop
 8009c42:	e7fe      	b.n	8009c42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d00a      	beq.n	8009c62 <vPortFree+0x62>
	__asm volatile
 8009c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	60bb      	str	r3, [r7, #8]
}
 8009c5e:	bf00      	nop
 8009c60:	e7fe      	b.n	8009c60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	685a      	ldr	r2, [r3, #4]
 8009c66:	4b11      	ldr	r3, [pc, #68]	; (8009cac <vPortFree+0xac>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4013      	ands	r3, r2
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d019      	beq.n	8009ca4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d115      	bne.n	8009ca4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	4b0b      	ldr	r3, [pc, #44]	; (8009cac <vPortFree+0xac>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	43db      	mvns	r3, r3
 8009c82:	401a      	ands	r2, r3
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009c88:	f001 f9e4 	bl	800b054 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	685a      	ldr	r2, [r3, #4]
 8009c90:	4b07      	ldr	r3, [pc, #28]	; (8009cb0 <vPortFree+0xb0>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4413      	add	r3, r2
 8009c96:	4a06      	ldr	r2, [pc, #24]	; (8009cb0 <vPortFree+0xb0>)
 8009c98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009c9a:	6938      	ldr	r0, [r7, #16]
 8009c9c:	f000 f86c 	bl	8009d78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009ca0:	f001 f9e6 	bl	800b070 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009ca4:	bf00      	nop
 8009ca6:	3718      	adds	r7, #24
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	20014564 	.word	0x20014564
 8009cb0:	2001455c 	.word	0x2001455c

08009cb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b085      	sub	sp, #20
 8009cb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009cba:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8009cbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009cc0:	4b27      	ldr	r3, [pc, #156]	; (8009d60 <prvHeapInit+0xac>)
 8009cc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f003 0307 	and.w	r3, r3, #7
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00c      	beq.n	8009ce8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f023 0307 	bic.w	r3, r3, #7
 8009cda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009cdc:	68ba      	ldr	r2, [r7, #8]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	4a1f      	ldr	r2, [pc, #124]	; (8009d60 <prvHeapInit+0xac>)
 8009ce4:	4413      	add	r3, r2
 8009ce6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009cec:	4a1d      	ldr	r2, [pc, #116]	; (8009d64 <prvHeapInit+0xb0>)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009cf2:	4b1c      	ldr	r3, [pc, #112]	; (8009d64 <prvHeapInit+0xb0>)
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	4413      	add	r3, r2
 8009cfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009d00:	2208      	movs	r2, #8
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	1a9b      	subs	r3, r3, r2
 8009d06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f023 0307 	bic.w	r3, r3, #7
 8009d0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	4a15      	ldr	r2, [pc, #84]	; (8009d68 <prvHeapInit+0xb4>)
 8009d14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009d16:	4b14      	ldr	r3, [pc, #80]	; (8009d68 <prvHeapInit+0xb4>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009d1e:	4b12      	ldr	r3, [pc, #72]	; (8009d68 <prvHeapInit+0xb4>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2200      	movs	r2, #0
 8009d24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	1ad2      	subs	r2, r2, r3
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009d34:	4b0c      	ldr	r3, [pc, #48]	; (8009d68 <prvHeapInit+0xb4>)
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	4a0a      	ldr	r2, [pc, #40]	; (8009d6c <prvHeapInit+0xb8>)
 8009d42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	4a09      	ldr	r2, [pc, #36]	; (8009d70 <prvHeapInit+0xbc>)
 8009d4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009d4c:	4b09      	ldr	r3, [pc, #36]	; (8009d74 <prvHeapInit+0xc0>)
 8009d4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009d52:	601a      	str	r2, [r3, #0]
}
 8009d54:	bf00      	nop
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr
 8009d60:	20001950 	.word	0x20001950
 8009d64:	20014550 	.word	0x20014550
 8009d68:	20014558 	.word	0x20014558
 8009d6c:	20014560 	.word	0x20014560
 8009d70:	2001455c 	.word	0x2001455c
 8009d74:	20014564 	.word	0x20014564

08009d78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009d80:	4b28      	ldr	r3, [pc, #160]	; (8009e24 <prvInsertBlockIntoFreeList+0xac>)
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	e002      	b.n	8009d8c <prvInsertBlockIntoFreeList+0x14>
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	60fb      	str	r3, [r7, #12]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d8f7      	bhi.n	8009d86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	4413      	add	r3, r2
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d108      	bne.n	8009dba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	685a      	ldr	r2, [r3, #4]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	441a      	add	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	441a      	add	r2, r3
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d118      	bne.n	8009e00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	4b15      	ldr	r3, [pc, #84]	; (8009e28 <prvInsertBlockIntoFreeList+0xb0>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d00d      	beq.n	8009df6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	685a      	ldr	r2, [r3, #4]
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	441a      	add	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	681a      	ldr	r2, [r3, #0]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	601a      	str	r2, [r3, #0]
 8009df4:	e008      	b.n	8009e08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009df6:	4b0c      	ldr	r3, [pc, #48]	; (8009e28 <prvInsertBlockIntoFreeList+0xb0>)
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	601a      	str	r2, [r3, #0]
 8009dfe:	e003      	b.n	8009e08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009e08:	68fa      	ldr	r2, [r7, #12]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d002      	beq.n	8009e16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e16:	bf00      	nop
 8009e18:	3714      	adds	r7, #20
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
 8009e22:	bf00      	nop
 8009e24:	20014550 	.word	0x20014550
 8009e28:	20014558 	.word	0x20014558

08009e2c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f103 0208 	add.w	r2, r3, #8
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f04f 32ff 	mov.w	r2, #4294967295
 8009e44:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f103 0208 	add.w	r2, r3, #8
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f103 0208 	add.w	r2, r3, #8
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e60:	bf00      	nop
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009e7a:	bf00      	nop
 8009e7c:	370c      	adds	r7, #12
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr

08009e86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8009e86:	b480      	push	{r7}
 8009e88:	b085      	sub	sp, #20
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
 8009e8e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	689a      	ldr	r2, [r3, #8]
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	683a      	ldr	r2, [r7, #0]
 8009eaa:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	683a      	ldr	r2, [r7, #0]
 8009eb0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	1c5a      	adds	r2, r3, #1
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	601a      	str	r2, [r3, #0]
}
 8009ec2:	bf00      	nop
 8009ec4:	3714      	adds	r7, #20
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8009ece:	b480      	push	{r7}
 8009ed0:	b085      	sub	sp, #20
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
 8009ed6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee4:	d103      	bne.n	8009eee <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	691b      	ldr	r3, [r3, #16]
 8009eea:	60fb      	str	r3, [r7, #12]
 8009eec:	e00c      	b.n	8009f08 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	3308      	adds	r3, #8
 8009ef2:	60fb      	str	r3, [r7, #12]
 8009ef4:	e002      	b.n	8009efc <vListInsert+0x2e>
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	60fb      	str	r3, [r7, #12]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	68ba      	ldr	r2, [r7, #8]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d2f6      	bcs.n	8009ef6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	685a      	ldr	r2, [r3, #4]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	685b      	ldr	r3, [r3, #4]
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	68fa      	ldr	r2, [r7, #12]
 8009f1c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	683a      	ldr	r2, [r7, #0]
 8009f22:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	601a      	str	r2, [r3, #0]
}
 8009f34:	bf00      	nop
 8009f36:	3714      	adds	r7, #20
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	6892      	ldr	r2, [r2, #8]
 8009f56:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	6852      	ldr	r2, [r2, #4]
 8009f60:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d103      	bne.n	8009f74 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	689a      	ldr	r2, [r3, #8]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	1e5a      	subs	r2, r3, #1
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3714      	adds	r7, #20
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10a      	bne.n	8009fbe <xQueueGenericReset+0x2a>
	__asm volatile
 8009fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fac:	f383 8811 	msr	BASEPRI, r3
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	60bb      	str	r3, [r7, #8]
}
 8009fba:	bf00      	nop
 8009fbc:	e7fe      	b.n	8009fbc <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8009fbe:	f002 fa79 	bl	800c4b4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fca:	68f9      	ldr	r1, [r7, #12]
 8009fcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009fce:	fb01 f303 	mul.w	r3, r1, r3
 8009fd2:	441a      	add	r2, r3
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fee:	3b01      	subs	r3, #1
 8009ff0:	68f9      	ldr	r1, [r7, #12]
 8009ff2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009ff4:	fb01 f303 	mul.w	r3, r1, r3
 8009ff8:	441a      	add	r2, r3
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	22ff      	movs	r2, #255	; 0xff
 800a002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	22ff      	movs	r2, #255	; 0xff
 800a00a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d114      	bne.n	800a03e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	691b      	ldr	r3, [r3, #16]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d01a      	beq.n	800a052 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	3310      	adds	r3, #16
 800a020:	4618      	mov	r0, r3
 800a022:	f001 fa35 	bl	800b490 <xTaskRemoveFromEventList>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d012      	beq.n	800a052 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800a02c:	4b0c      	ldr	r3, [pc, #48]	; (800a060 <xQueueGenericReset+0xcc>)
 800a02e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a032:	601a      	str	r2, [r3, #0]
 800a034:	f3bf 8f4f 	dsb	sy
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	e009      	b.n	800a052 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	3310      	adds	r3, #16
 800a042:	4618      	mov	r0, r3
 800a044:	f7ff fef2 	bl	8009e2c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	3324      	adds	r3, #36	; 0x24
 800a04c:	4618      	mov	r0, r3
 800a04e:	f7ff feed 	bl	8009e2c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800a052:	f002 fa5f 	bl	800c514 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800a056:	2301      	movs	r3, #1
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3710      	adds	r7, #16
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	e000ed04 	.word	0xe000ed04

0800a064 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800a064:	b580      	push	{r7, lr}
 800a066:	b08c      	sub	sp, #48	; 0x30
 800a068:	af02      	add	r7, sp, #8
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	4613      	mov	r3, r2
 800a070:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10a      	bne.n	800a08e <xQueueGenericCreate+0x2a>
	__asm volatile
 800a078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07c:	f383 8811 	msr	BASEPRI, r3
 800a080:	f3bf 8f6f 	isb	sy
 800a084:	f3bf 8f4f 	dsb	sy
 800a088:	61bb      	str	r3, [r7, #24]
}
 800a08a:	bf00      	nop
 800a08c:	e7fe      	b.n	800a08c <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	68ba      	ldr	r2, [r7, #8]
 800a092:	fb02 f303 	mul.w	r3, r2, r3
 800a096:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d006      	beq.n	800a0ac <xQueueGenericCreate+0x48>
 800a09e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0a6:	68fa      	ldr	r2, [r7, #12]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d101      	bne.n	800a0b0 <xQueueGenericCreate+0x4c>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	e000      	b.n	800a0b2 <xQueueGenericCreate+0x4e>
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10a      	bne.n	800a0cc <xQueueGenericCreate+0x68>
	__asm volatile
 800a0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ba:	f383 8811 	msr	BASEPRI, r3
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f3bf 8f4f 	dsb	sy
 800a0c6:	617b      	str	r3, [r7, #20]
}
 800a0c8:	bf00      	nop
 800a0ca:	e7fe      	b.n	800a0ca <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800a0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ce:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800a0d2:	d90a      	bls.n	800a0ea <xQueueGenericCreate+0x86>
	__asm volatile
 800a0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d8:	f383 8811 	msr	BASEPRI, r3
 800a0dc:	f3bf 8f6f 	isb	sy
 800a0e0:	f3bf 8f4f 	dsb	sy
 800a0e4:	613b      	str	r3, [r7, #16]
}
 800a0e6:	bf00      	nop
 800a0e8:	e7fe      	b.n	800a0e8 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ec:	3350      	adds	r3, #80	; 0x50
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7ff fcc2 	bl	8009a78 <pvPortMalloc>
 800a0f4:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800a0f6:	6a3b      	ldr	r3, [r7, #32]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00d      	beq.n	800a118 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a0fc:	6a3b      	ldr	r3, [r7, #32]
 800a0fe:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a100:	69fb      	ldr	r3, [r7, #28]
 800a102:	3350      	adds	r3, #80	; 0x50
 800a104:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a106:	79fa      	ldrb	r2, [r7, #7]
 800a108:	6a3b      	ldr	r3, [r7, #32]
 800a10a:	9300      	str	r3, [sp, #0]
 800a10c:	4613      	mov	r3, r2
 800a10e:	69fa      	ldr	r2, [r7, #28]
 800a110:	68b9      	ldr	r1, [r7, #8]
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f000 f805 	bl	800a122 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800a118:	6a3b      	ldr	r3, [r7, #32]
    }
 800a11a:	4618      	mov	r0, r3
 800a11c:	3728      	adds	r7, #40	; 0x28
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	60f8      	str	r0, [r7, #12]
 800a12a:	60b9      	str	r1, [r7, #8]
 800a12c:	607a      	str	r2, [r7, #4]
 800a12e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d103      	bne.n	800a13e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a136:	69bb      	ldr	r3, [r7, #24]
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	e002      	b.n	800a144 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800a144:	69bb      	ldr	r3, [r7, #24]
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	68ba      	ldr	r2, [r7, #8]
 800a14e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a150:	2101      	movs	r1, #1
 800a152:	69b8      	ldr	r0, [r7, #24]
 800a154:	f7ff ff1e 	bl	8009f94 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	78fa      	ldrb	r2, [r7, #3]
 800a15c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800a160:	bf00      	nop
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08e      	sub	sp, #56	; 0x38
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	60b9      	str	r1, [r7, #8]
 800a172:	607a      	str	r2, [r7, #4]
 800a174:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a176:	2300      	movs	r3, #0
 800a178:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800a17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a180:	2b00      	cmp	r3, #0
 800a182:	d10a      	bne.n	800a19a <xQueueGenericSend+0x32>
	__asm volatile
 800a184:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a196:	bf00      	nop
 800a198:	e7fe      	b.n	800a198 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d103      	bne.n	800a1a8 <xQueueGenericSend+0x40>
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d101      	bne.n	800a1ac <xQueueGenericSend+0x44>
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e000      	b.n	800a1ae <xQueueGenericSend+0x46>
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10a      	bne.n	800a1c8 <xQueueGenericSend+0x60>
	__asm volatile
 800a1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b6:	f383 8811 	msr	BASEPRI, r3
 800a1ba:	f3bf 8f6f 	isb	sy
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a1c4:	bf00      	nop
 800a1c6:	e7fe      	b.n	800a1c6 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d103      	bne.n	800a1d6 <xQueueGenericSend+0x6e>
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d101      	bne.n	800a1da <xQueueGenericSend+0x72>
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e000      	b.n	800a1dc <xQueueGenericSend+0x74>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d10a      	bne.n	800a1f6 <xQueueGenericSend+0x8e>
	__asm volatile
 800a1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1e4:	f383 8811 	msr	BASEPRI, r3
 800a1e8:	f3bf 8f6f 	isb	sy
 800a1ec:	f3bf 8f4f 	dsb	sy
 800a1f0:	623b      	str	r3, [r7, #32]
}
 800a1f2:	bf00      	nop
 800a1f4:	e7fe      	b.n	800a1f4 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1f6:	f001 fae7 	bl	800b7c8 <xTaskGetSchedulerState>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d102      	bne.n	800a206 <xQueueGenericSend+0x9e>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <xQueueGenericSend+0xa2>
 800a206:	2301      	movs	r3, #1
 800a208:	e000      	b.n	800a20c <xQueueGenericSend+0xa4>
 800a20a:	2300      	movs	r3, #0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10a      	bne.n	800a226 <xQueueGenericSend+0xbe>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	61fb      	str	r3, [r7, #28]
}
 800a222:	bf00      	nop
 800a224:	e7fe      	b.n	800a224 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800a226:	f002 f945 	bl	800c4b4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a22c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a232:	429a      	cmp	r2, r3
 800a234:	d302      	bcc.n	800a23c <xQueueGenericSend+0xd4>
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	2b02      	cmp	r3, #2
 800a23a:	d129      	bne.n	800a290 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	68b9      	ldr	r1, [r7, #8]
 800a240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a242:	f000 fbd9 	bl	800a9f8 <prvCopyDataToQueue>
 800a246:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d010      	beq.n	800a272 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a252:	3324      	adds	r3, #36	; 0x24
 800a254:	4618      	mov	r0, r3
 800a256:	f001 f91b 	bl	800b490 <xTaskRemoveFromEventList>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d013      	beq.n	800a288 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800a260:	4b3f      	ldr	r3, [pc, #252]	; (800a360 <xQueueGenericSend+0x1f8>)
 800a262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a266:	601a      	str	r2, [r3, #0]
 800a268:	f3bf 8f4f 	dsb	sy
 800a26c:	f3bf 8f6f 	isb	sy
 800a270:	e00a      	b.n	800a288 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800a272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a274:	2b00      	cmp	r3, #0
 800a276:	d007      	beq.n	800a288 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800a278:	4b39      	ldr	r3, [pc, #228]	; (800a360 <xQueueGenericSend+0x1f8>)
 800a27a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a27e:	601a      	str	r2, [r3, #0]
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800a288:	f002 f944 	bl	800c514 <vPortExitCritical>
                return pdPASS;
 800a28c:	2301      	movs	r3, #1
 800a28e:	e063      	b.n	800a358 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d103      	bne.n	800a29e <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800a296:	f002 f93d 	bl	800c514 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800a29a:	2300      	movs	r3, #0
 800a29c:	e05c      	b.n	800a358 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800a29e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d106      	bne.n	800a2b2 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800a2a4:	f107 0314 	add.w	r3, r7, #20
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f001 f953 	bl	800b554 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800a2b2:	f002 f92f 	bl	800c514 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800a2b6:	f000 fecd 	bl	800b054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800a2ba:	f002 f8fb 	bl	800c4b4 <vPortEnterCritical>
 800a2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2c4:	b25b      	sxtb	r3, r3
 800a2c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ca:	d103      	bne.n	800a2d4 <xQueueGenericSend+0x16c>
 800a2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2da:	b25b      	sxtb	r3, r3
 800a2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e0:	d103      	bne.n	800a2ea <xQueueGenericSend+0x182>
 800a2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a2ea:	f002 f913 	bl	800c514 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a2ee:	1d3a      	adds	r2, r7, #4
 800a2f0:	f107 0314 	add.w	r3, r7, #20
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f001 f942 	bl	800b580 <xTaskCheckForTimeOut>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d124      	bne.n	800a34c <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a302:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a304:	f000 fc70 	bl	800abe8 <prvIsQueueFull>
 800a308:	4603      	mov	r3, r0
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d018      	beq.n	800a340 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a310:	3310      	adds	r3, #16
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	4611      	mov	r1, r2
 800a316:	4618      	mov	r0, r3
 800a318:	f001 f86a 	bl	800b3f0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800a31c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a31e:	f000 fbfb 	bl	800ab18 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800a322:	f000 fea5 	bl	800b070 <xTaskResumeAll>
 800a326:	4603      	mov	r3, r0
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f47f af7c 	bne.w	800a226 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800a32e:	4b0c      	ldr	r3, [pc, #48]	; (800a360 <xQueueGenericSend+0x1f8>)
 800a330:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a334:	601a      	str	r2, [r3, #0]
 800a336:	f3bf 8f4f 	dsb	sy
 800a33a:	f3bf 8f6f 	isb	sy
 800a33e:	e772      	b.n	800a226 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800a340:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a342:	f000 fbe9 	bl	800ab18 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800a346:	f000 fe93 	bl	800b070 <xTaskResumeAll>
 800a34a:	e76c      	b.n	800a226 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800a34c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a34e:	f000 fbe3 	bl	800ab18 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800a352:	f000 fe8d 	bl	800b070 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800a356:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3738      	adds	r7, #56	; 0x38
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	e000ed04 	.word	0xe000ed04

0800a364 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b090      	sub	sp, #64	; 0x40
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	607a      	str	r2, [r7, #4]
 800a370:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800a376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10a      	bne.n	800a392 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a37c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a380:	f383 8811 	msr	BASEPRI, r3
 800a384:	f3bf 8f6f 	isb	sy
 800a388:	f3bf 8f4f 	dsb	sy
 800a38c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a38e:	bf00      	nop
 800a390:	e7fe      	b.n	800a390 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d103      	bne.n	800a3a0 <xQueueGenericSendFromISR+0x3c>
 800a398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d101      	bne.n	800a3a4 <xQueueGenericSendFromISR+0x40>
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	e000      	b.n	800a3a6 <xQueueGenericSendFromISR+0x42>
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ae:	f383 8811 	msr	BASEPRI, r3
 800a3b2:	f3bf 8f6f 	isb	sy
 800a3b6:	f3bf 8f4f 	dsb	sy
 800a3ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a3bc:	bf00      	nop
 800a3be:	e7fe      	b.n	800a3be <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d103      	bne.n	800a3ce <xQueueGenericSendFromISR+0x6a>
 800a3c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d101      	bne.n	800a3d2 <xQueueGenericSendFromISR+0x6e>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e000      	b.n	800a3d4 <xQueueGenericSendFromISR+0x70>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10a      	bne.n	800a3ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3dc:	f383 8811 	msr	BASEPRI, r3
 800a3e0:	f3bf 8f6f 	isb	sy
 800a3e4:	f3bf 8f4f 	dsb	sy
 800a3e8:	623b      	str	r3, [r7, #32]
}
 800a3ea:	bf00      	nop
 800a3ec:	e7fe      	b.n	800a3ec <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a3ee:	f002 f943 	bl	800c678 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a3f2:	f3ef 8211 	mrs	r2, BASEPRI
 800a3f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fa:	f383 8811 	msr	BASEPRI, r3
 800a3fe:	f3bf 8f6f 	isb	sy
 800a402:	f3bf 8f4f 	dsb	sy
 800a406:	61fa      	str	r2, [r7, #28]
 800a408:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a40a:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a40c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a416:	429a      	cmp	r2, r3
 800a418:	d302      	bcc.n	800a420 <xQueueGenericSendFromISR+0xbc>
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	d13e      	bne.n	800a49e <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800a420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a422:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a42a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a42c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a42e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a430:	683a      	ldr	r2, [r7, #0]
 800a432:	68b9      	ldr	r1, [r7, #8]
 800a434:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a436:	f000 fadf 	bl	800a9f8 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800a43a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a43e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a442:	d112      	bne.n	800a46a <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d025      	beq.n	800a498 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a44c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a44e:	3324      	adds	r3, #36	; 0x24
 800a450:	4618      	mov	r0, r3
 800a452:	f001 f81d 	bl	800b490 <xTaskRemoveFromEventList>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d01d      	beq.n	800a498 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d01a      	beq.n	800a498 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2201      	movs	r2, #1
 800a466:	601a      	str	r2, [r3, #0]
 800a468:	e016      	b.n	800a498 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800a46a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a46e:	2b7f      	cmp	r3, #127	; 0x7f
 800a470:	d10a      	bne.n	800a488 <xQueueGenericSendFromISR+0x124>
	__asm volatile
 800a472:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a476:	f383 8811 	msr	BASEPRI, r3
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	f3bf 8f4f 	dsb	sy
 800a482:	617b      	str	r3, [r7, #20]
}
 800a484:	bf00      	nop
 800a486:	e7fe      	b.n	800a486 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a488:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a48c:	3301      	adds	r3, #1
 800a48e:	b2db      	uxtb	r3, r3
 800a490:	b25a      	sxtb	r2, r3
 800a492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800a498:	2301      	movs	r3, #1
 800a49a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800a49c:	e001      	b.n	800a4a2 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a4a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4a4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a4ac:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800a4ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3740      	adds	r7, #64	; 0x40
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b08e      	sub	sp, #56	; 0x38
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800a4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10a      	bne.n	800a4e2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d0:	f383 8811 	msr	BASEPRI, r3
 800a4d4:	f3bf 8f6f 	isb	sy
 800a4d8:	f3bf 8f4f 	dsb	sy
 800a4dc:	623b      	str	r3, [r7, #32]
}
 800a4de:	bf00      	nop
 800a4e0:	e7fe      	b.n	800a4e0 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800a4e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00a      	beq.n	800a500 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ee:	f383 8811 	msr	BASEPRI, r3
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	f3bf 8f4f 	dsb	sy
 800a4fa:	61fb      	str	r3, [r7, #28]
}
 800a4fc:	bf00      	nop
 800a4fe:	e7fe      	b.n	800a4fe <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d103      	bne.n	800a510 <xQueueGiveFromISR+0x58>
 800a508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d101      	bne.n	800a514 <xQueueGiveFromISR+0x5c>
 800a510:	2301      	movs	r3, #1
 800a512:	e000      	b.n	800a516 <xQueueGiveFromISR+0x5e>
 800a514:	2300      	movs	r3, #0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d10a      	bne.n	800a530 <xQueueGiveFromISR+0x78>
	__asm volatile
 800a51a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a51e:	f383 8811 	msr	BASEPRI, r3
 800a522:	f3bf 8f6f 	isb	sy
 800a526:	f3bf 8f4f 	dsb	sy
 800a52a:	61bb      	str	r3, [r7, #24]
}
 800a52c:	bf00      	nop
 800a52e:	e7fe      	b.n	800a52e <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a530:	f002 f8a2 	bl	800c678 <vPortValidateInterruptPriority>
	__asm volatile
 800a534:	f3ef 8211 	mrs	r2, BASEPRI
 800a538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a53c:	f383 8811 	msr	BASEPRI, r3
 800a540:	f3bf 8f6f 	isb	sy
 800a544:	f3bf 8f4f 	dsb	sy
 800a548:	617a      	str	r2, [r7, #20]
 800a54a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a54c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a54e:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a554:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800a556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a55a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d23a      	bcs.n	800a5d6 <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800a560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a562:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a566:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a56a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a56c:	1c5a      	adds	r2, r3, #1
 800a56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a570:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800a572:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a57a:	d112      	bne.n	800a5a2 <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a580:	2b00      	cmp	r3, #0
 800a582:	d025      	beq.n	800a5d0 <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a586:	3324      	adds	r3, #36	; 0x24
 800a588:	4618      	mov	r0, r3
 800a58a:	f000 ff81 	bl	800b490 <xTaskRemoveFromEventList>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d01d      	beq.n	800a5d0 <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d01a      	beq.n	800a5d0 <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	2201      	movs	r2, #1
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	e016      	b.n	800a5d0 <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800a5a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a5a6:	2b7f      	cmp	r3, #127	; 0x7f
 800a5a8:	d10a      	bne.n	800a5c0 <xQueueGiveFromISR+0x108>
	__asm volatile
 800a5aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ae:	f383 8811 	msr	BASEPRI, r3
 800a5b2:	f3bf 8f6f 	isb	sy
 800a5b6:	f3bf 8f4f 	dsb	sy
 800a5ba:	60fb      	str	r3, [r7, #12]
}
 800a5bc:	bf00      	nop
 800a5be:	e7fe      	b.n	800a5be <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a5c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	b25a      	sxtb	r2, r3
 800a5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	637b      	str	r3, [r7, #52]	; 0x34
 800a5d4:	e001      	b.n	800a5da <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	637b      	str	r3, [r7, #52]	; 0x34
 800a5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5dc:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	f383 8811 	msr	BASEPRI, r3
}
 800a5e4:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800a5e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3738      	adds	r7, #56	; 0x38
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b08c      	sub	sp, #48	; 0x30
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800a604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10a      	bne.n	800a620 <xQueueReceive+0x30>
	__asm volatile
 800a60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60e:	f383 8811 	msr	BASEPRI, r3
 800a612:	f3bf 8f6f 	isb	sy
 800a616:	f3bf 8f4f 	dsb	sy
 800a61a:	623b      	str	r3, [r7, #32]
}
 800a61c:	bf00      	nop
 800a61e:	e7fe      	b.n	800a61e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d103      	bne.n	800a62e <xQueueReceive+0x3e>
 800a626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d101      	bne.n	800a632 <xQueueReceive+0x42>
 800a62e:	2301      	movs	r3, #1
 800a630:	e000      	b.n	800a634 <xQueueReceive+0x44>
 800a632:	2300      	movs	r3, #0
 800a634:	2b00      	cmp	r3, #0
 800a636:	d10a      	bne.n	800a64e <xQueueReceive+0x5e>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a63c:	f383 8811 	msr	BASEPRI, r3
 800a640:	f3bf 8f6f 	isb	sy
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	61fb      	str	r3, [r7, #28]
}
 800a64a:	bf00      	nop
 800a64c:	e7fe      	b.n	800a64c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a64e:	f001 f8bb 	bl	800b7c8 <xTaskGetSchedulerState>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d102      	bne.n	800a65e <xQueueReceive+0x6e>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d101      	bne.n	800a662 <xQueueReceive+0x72>
 800a65e:	2301      	movs	r3, #1
 800a660:	e000      	b.n	800a664 <xQueueReceive+0x74>
 800a662:	2300      	movs	r3, #0
 800a664:	2b00      	cmp	r3, #0
 800a666:	d10a      	bne.n	800a67e <xQueueReceive+0x8e>
	__asm volatile
 800a668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66c:	f383 8811 	msr	BASEPRI, r3
 800a670:	f3bf 8f6f 	isb	sy
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	61bb      	str	r3, [r7, #24]
}
 800a67a:	bf00      	nop
 800a67c:	e7fe      	b.n	800a67c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800a67e:	f001 ff19 	bl	800c4b4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a686:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d01f      	beq.n	800a6ce <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a68e:	68b9      	ldr	r1, [r7, #8]
 800a690:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a692:	f000 fa1b 	bl	800aacc <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a698:	1e5a      	subs	r2, r3, #1
 800a69a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a0:	691b      	ldr	r3, [r3, #16]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00f      	beq.n	800a6c6 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a8:	3310      	adds	r3, #16
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f000 fef0 	bl	800b490 <xTaskRemoveFromEventList>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d007      	beq.n	800a6c6 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800a6b6:	4b3d      	ldr	r3, [pc, #244]	; (800a7ac <xQueueReceive+0x1bc>)
 800a6b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6bc:	601a      	str	r2, [r3, #0]
 800a6be:	f3bf 8f4f 	dsb	sy
 800a6c2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800a6c6:	f001 ff25 	bl	800c514 <vPortExitCritical>
                return pdPASS;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e069      	b.n	800a7a2 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d103      	bne.n	800a6dc <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800a6d4:	f001 ff1e 	bl	800c514 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	e062      	b.n	800a7a2 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 800a6dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d106      	bne.n	800a6f0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800a6e2:	f107 0310 	add.w	r3, r7, #16
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f000 ff34 	bl	800b554 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800a6f0:	f001 ff10 	bl	800c514 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800a6f4:	f000 fcae 	bl	800b054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800a6f8:	f001 fedc 	bl	800c4b4 <vPortEnterCritical>
 800a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a702:	b25b      	sxtb	r3, r3
 800a704:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a708:	d103      	bne.n	800a712 <xQueueReceive+0x122>
 800a70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70c:	2200      	movs	r2, #0
 800a70e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a714:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a718:	b25b      	sxtb	r3, r3
 800a71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a71e:	d103      	bne.n	800a728 <xQueueReceive+0x138>
 800a720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a722:	2200      	movs	r2, #0
 800a724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a728:	f001 fef4 	bl	800c514 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a72c:	1d3a      	adds	r2, r7, #4
 800a72e:	f107 0310 	add.w	r3, r7, #16
 800a732:	4611      	mov	r1, r2
 800a734:	4618      	mov	r0, r3
 800a736:	f000 ff23 	bl	800b580 <xTaskCheckForTimeOut>
 800a73a:	4603      	mov	r3, r0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d123      	bne.n	800a788 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a742:	f000 fa3b 	bl	800abbc <prvIsQueueEmpty>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d017      	beq.n	800a77c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a74c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a74e:	3324      	adds	r3, #36	; 0x24
 800a750:	687a      	ldr	r2, [r7, #4]
 800a752:	4611      	mov	r1, r2
 800a754:	4618      	mov	r0, r3
 800a756:	f000 fe4b 	bl	800b3f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800a75a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a75c:	f000 f9dc 	bl	800ab18 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800a760:	f000 fc86 	bl	800b070 <xTaskResumeAll>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d189      	bne.n	800a67e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800a76a:	4b10      	ldr	r3, [pc, #64]	; (800a7ac <xQueueReceive+0x1bc>)
 800a76c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a770:	601a      	str	r2, [r3, #0]
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	f3bf 8f6f 	isb	sy
 800a77a:	e780      	b.n	800a67e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800a77c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a77e:	f000 f9cb 	bl	800ab18 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800a782:	f000 fc75 	bl	800b070 <xTaskResumeAll>
 800a786:	e77a      	b.n	800a67e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800a788:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a78a:	f000 f9c5 	bl	800ab18 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800a78e:	f000 fc6f 	bl	800b070 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a794:	f000 fa12 	bl	800abbc <prvIsQueueEmpty>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f43f af6f 	beq.w	800a67e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800a7a0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3730      	adds	r7, #48	; 0x30
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	bf00      	nop
 800a7ac:	e000ed04 	.word	0xe000ed04

0800a7b0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b08e      	sub	sp, #56	; 0x38
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800a7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10a      	bne.n	800a7e2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d0:	f383 8811 	msr	BASEPRI, r3
 800a7d4:	f3bf 8f6f 	isb	sy
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	623b      	str	r3, [r7, #32]
}
 800a7de:	bf00      	nop
 800a7e0:	e7fe      	b.n	800a7e0 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800a7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00a      	beq.n	800a800 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	61fb      	str	r3, [r7, #28]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a800:	f000 ffe2 	bl	800b7c8 <xTaskGetSchedulerState>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d102      	bne.n	800a810 <xQueueSemaphoreTake+0x60>
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d101      	bne.n	800a814 <xQueueSemaphoreTake+0x64>
 800a810:	2301      	movs	r3, #1
 800a812:	e000      	b.n	800a816 <xQueueSemaphoreTake+0x66>
 800a814:	2300      	movs	r3, #0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10a      	bne.n	800a830 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81e:	f383 8811 	msr	BASEPRI, r3
 800a822:	f3bf 8f6f 	isb	sy
 800a826:	f3bf 8f4f 	dsb	sy
 800a82a:	61bb      	str	r3, [r7, #24]
}
 800a82c:	bf00      	nop
 800a82e:	e7fe      	b.n	800a82e <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800a830:	f001 fe40 	bl	800c4b4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a838:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d024      	beq.n	800a88a <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a842:	1e5a      	subs	r2, r3, #1
 800a844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a846:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d104      	bne.n	800a85a <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a850:	f001 f978 	bl	800bb44 <pvTaskIncrementMutexHeldCount>
 800a854:	4602      	mov	r2, r0
 800a856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a858:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d00f      	beq.n	800a882 <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a864:	3310      	adds	r3, #16
 800a866:	4618      	mov	r0, r3
 800a868:	f000 fe12 	bl	800b490 <xTaskRemoveFromEventList>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d007      	beq.n	800a882 <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800a872:	4b54      	ldr	r3, [pc, #336]	; (800a9c4 <xQueueSemaphoreTake+0x214>)
 800a874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a878:	601a      	str	r2, [r3, #0]
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800a882:	f001 fe47 	bl	800c514 <vPortExitCritical>
                return pdPASS;
 800a886:	2301      	movs	r3, #1
 800a888:	e097      	b.n	800a9ba <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d111      	bne.n	800a8b4 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 800a890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00a      	beq.n	800a8ac <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	617b      	str	r3, [r7, #20]
}
 800a8a8:	bf00      	nop
 800a8aa:	e7fe      	b.n	800a8aa <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800a8ac:	f001 fe32 	bl	800c514 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	e082      	b.n	800a9ba <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 800a8b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d106      	bne.n	800a8c8 <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800a8ba:	f107 030c 	add.w	r3, r7, #12
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f000 fe48 	bl	800b554 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800a8c8:	f001 fe24 	bl	800c514 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800a8cc:	f000 fbc2 	bl	800b054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800a8d0:	f001 fdf0 	bl	800c4b4 <vPortEnterCritical>
 800a8d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8da:	b25b      	sxtb	r3, r3
 800a8dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8e0:	d103      	bne.n	800a8ea <xQueueSemaphoreTake+0x13a>
 800a8e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a8ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8f0:	b25b      	sxtb	r3, r3
 800a8f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8f6:	d103      	bne.n	800a900 <xQueueSemaphoreTake+0x150>
 800a8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a900:	f001 fe08 	bl	800c514 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a904:	463a      	mov	r2, r7
 800a906:	f107 030c 	add.w	r3, r7, #12
 800a90a:	4611      	mov	r1, r2
 800a90c:	4618      	mov	r0, r3
 800a90e:	f000 fe37 	bl	800b580 <xTaskCheckForTimeOut>
 800a912:	4603      	mov	r3, r0
 800a914:	2b00      	cmp	r3, #0
 800a916:	d132      	bne.n	800a97e <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a918:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a91a:	f000 f94f 	bl	800abbc <prvIsQueueEmpty>
 800a91e:	4603      	mov	r3, r0
 800a920:	2b00      	cmp	r3, #0
 800a922:	d026      	beq.n	800a972 <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d109      	bne.n	800a940 <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 800a92c:	f001 fdc2 	bl	800c4b4 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	4618      	mov	r0, r3
 800a936:	f000 ff65 	bl	800b804 <xTaskPriorityInherit>
 800a93a:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 800a93c:	f001 fdea 	bl	800c514 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a942:	3324      	adds	r3, #36	; 0x24
 800a944:	683a      	ldr	r2, [r7, #0]
 800a946:	4611      	mov	r1, r2
 800a948:	4618      	mov	r0, r3
 800a94a:	f000 fd51 	bl	800b3f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800a94e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a950:	f000 f8e2 	bl	800ab18 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800a954:	f000 fb8c 	bl	800b070 <xTaskResumeAll>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	f47f af68 	bne.w	800a830 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 800a960:	4b18      	ldr	r3, [pc, #96]	; (800a9c4 <xQueueSemaphoreTake+0x214>)
 800a962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	f3bf 8f4f 	dsb	sy
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	e75e      	b.n	800a830 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800a972:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a974:	f000 f8d0 	bl	800ab18 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800a978:	f000 fb7a 	bl	800b070 <xTaskResumeAll>
 800a97c:	e758      	b.n	800a830 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800a97e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a980:	f000 f8ca 	bl	800ab18 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800a984:	f000 fb74 	bl	800b070 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a988:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a98a:	f000 f917 	bl	800abbc <prvIsQueueEmpty>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	f43f af4d 	beq.w	800a830 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 800a996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00d      	beq.n	800a9b8 <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 800a99c:	f001 fd8a 	bl	800c4b4 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a9a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9a2:	f000 f811 	bl	800a9c8 <prvGetDisinheritPriorityAfterTimeout>
 800a9a6:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a9a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f001 f82e 	bl	800ba10 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 800a9b4:	f001 fdae 	bl	800c514 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800a9b8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3738      	adds	r7, #56	; 0x38
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	e000ed04 	.word	0xe000ed04

0800a9c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d006      	beq.n	800a9e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f1c3 030f 	rsb	r3, r3, #15
 800a9e2:	60fb      	str	r3, [r7, #12]
 800a9e4:	e001      	b.n	800a9ea <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
    }
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3714      	adds	r7, #20
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b086      	sub	sp, #24
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800aa04:	2300      	movs	r3, #0
 800aa06:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d10d      	bne.n	800aa32 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d14d      	bne.n	800aaba <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	4618      	mov	r0, r3
 800aa24:	f000 ff6e 	bl	800b904 <xTaskPriorityDisinherit>
 800aa28:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	609a      	str	r2, [r3, #8]
 800aa30:	e043      	b.n	800aaba <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d119      	bne.n	800aa6c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	6858      	ldr	r0, [r3, #4]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa40:	461a      	mov	r2, r3
 800aa42:	68b9      	ldr	r1, [r7, #8]
 800aa44:	f001 fe92 	bl	800c76c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	685a      	ldr	r2, [r3, #4]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa50:	441a      	add	r2, r3
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	685a      	ldr	r2, [r3, #4]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d32b      	bcc.n	800aaba <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681a      	ldr	r2, [r3, #0]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	605a      	str	r2, [r3, #4]
 800aa6a:	e026      	b.n	800aaba <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	68d8      	ldr	r0, [r3, #12]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa74:	461a      	mov	r2, r3
 800aa76:	68b9      	ldr	r1, [r7, #8]
 800aa78:	f001 fe78 	bl	800c76c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	68da      	ldr	r2, [r3, #12]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa84:	425b      	negs	r3, r3
 800aa86:	441a      	add	r2, r3
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	68da      	ldr	r2, [r3, #12]
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d207      	bcs.n	800aaa8 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	689a      	ldr	r2, [r3, #8]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaa0:	425b      	negs	r3, r3
 800aaa2:	441a      	add	r2, r3
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d105      	bne.n	800aaba <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d002      	beq.n	800aaba <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	3b01      	subs	r3, #1
 800aab8:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	1c5a      	adds	r2, r3, #1
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800aac2:	697b      	ldr	r3, [r7, #20]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3718      	adds	r7, #24
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d018      	beq.n	800ab10 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	68da      	ldr	r2, [r3, #12]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aae6:	441a      	add	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	68da      	ldr	r2, [r3, #12]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d303      	bcc.n	800ab00 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	68d9      	ldr	r1, [r3, #12]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab08:	461a      	mov	r2, r3
 800ab0a:	6838      	ldr	r0, [r7, #0]
 800ab0c:	f001 fe2e 	bl	800c76c <memcpy>
    }
}
 800ab10:	bf00      	nop
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800ab20:	f001 fcc8 	bl	800c4b4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab2a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab2c:	e011      	b.n	800ab52 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d012      	beq.n	800ab5c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	3324      	adds	r3, #36	; 0x24
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 fca8 	bl	800b490 <xTaskRemoveFromEventList>
 800ab40:	4603      	mov	r3, r0
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d001      	beq.n	800ab4a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800ab46:	f000 fd7d 	bl	800b644 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800ab4a:	7bfb      	ldrb	r3, [r7, #15]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	dce9      	bgt.n	800ab2e <prvUnlockQueue+0x16>
 800ab5a:	e000      	b.n	800ab5e <prvUnlockQueue+0x46>
                        break;
 800ab5c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	22ff      	movs	r2, #255	; 0xff
 800ab62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800ab66:	f001 fcd5 	bl	800c514 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800ab6a:	f001 fca3 	bl	800c4b4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab74:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800ab76:	e011      	b.n	800ab9c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d012      	beq.n	800aba6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	3310      	adds	r3, #16
 800ab84:	4618      	mov	r0, r3
 800ab86:	f000 fc83 	bl	800b490 <xTaskRemoveFromEventList>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800ab90:	f000 fd58 	bl	800b644 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800ab94:	7bbb      	ldrb	r3, [r7, #14]
 800ab96:	3b01      	subs	r3, #1
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800ab9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	dce9      	bgt.n	800ab78 <prvUnlockQueue+0x60>
 800aba4:	e000      	b.n	800aba8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800aba6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	22ff      	movs	r2, #255	; 0xff
 800abac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800abb0:	f001 fcb0 	bl	800c514 <vPortExitCritical>
}
 800abb4:	bf00      	nop
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b084      	sub	sp, #16
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800abc4:	f001 fc76 	bl	800c4b4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d102      	bne.n	800abd6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800abd0:	2301      	movs	r3, #1
 800abd2:	60fb      	str	r3, [r7, #12]
 800abd4:	e001      	b.n	800abda <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800abd6:	2300      	movs	r3, #0
 800abd8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800abda:	f001 fc9b 	bl	800c514 <vPortExitCritical>

    return xReturn;
 800abde:	68fb      	ldr	r3, [r7, #12]
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800abf0:	f001 fc60 	bl	800c4b4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d102      	bne.n	800ac06 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800ac00:	2301      	movs	r3, #1
 800ac02:	60fb      	str	r3, [r7, #12]
 800ac04:	e001      	b.n	800ac0a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800ac06:	2300      	movs	r3, #0
 800ac08:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800ac0a:	f001 fc83 	bl	800c514 <vPortExitCritical>

    return xReturn;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800ac18:	b480      	push	{r7}
 800ac1a:	b085      	sub	sp, #20
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac22:	2300      	movs	r3, #0
 800ac24:	60fb      	str	r3, [r7, #12]
 800ac26:	e014      	b.n	800ac52 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ac28:	4a0f      	ldr	r2, [pc, #60]	; (800ac68 <vQueueAddToRegistry+0x50>)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d10b      	bne.n	800ac4c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ac34:	490c      	ldr	r1, [pc, #48]	; (800ac68 <vQueueAddToRegistry+0x50>)
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	683a      	ldr	r2, [r7, #0]
 800ac3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800ac3e:	4a0a      	ldr	r2, [pc, #40]	; (800ac68 <vQueueAddToRegistry+0x50>)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	00db      	lsls	r3, r3, #3
 800ac44:	4413      	add	r3, r2
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800ac4a:	e006      	b.n	800ac5a <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	3301      	adds	r3, #1
 800ac50:	60fb      	str	r3, [r7, #12]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2b07      	cmp	r3, #7
 800ac56:	d9e7      	bls.n	800ac28 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800ac58:	bf00      	nop
 800ac5a:	bf00      	nop
 800ac5c:	3714      	adds	r7, #20
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop
 800ac68:	20014568 	.word	0x20014568

0800ac6c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b086      	sub	sp, #24
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	60f8      	str	r0, [r7, #12]
 800ac74:	60b9      	str	r1, [r7, #8]
 800ac76:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800ac7c:	f001 fc1a 	bl	800c4b4 <vPortEnterCritical>
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac86:	b25b      	sxtb	r3, r3
 800ac88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac8c:	d103      	bne.n	800ac96 <vQueueWaitForMessageRestricted+0x2a>
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	2200      	movs	r2, #0
 800ac92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac9c:	b25b      	sxtb	r3, r3
 800ac9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca2:	d103      	bne.n	800acac <vQueueWaitForMessageRestricted+0x40>
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800acac:	f001 fc32 	bl	800c514 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d106      	bne.n	800acc6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	3324      	adds	r3, #36	; 0x24
 800acbc:	687a      	ldr	r2, [r7, #4]
 800acbe:	68b9      	ldr	r1, [r7, #8]
 800acc0:	4618      	mov	r0, r3
 800acc2:	f000 fbb9 	bl	800b438 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800acc6:	6978      	ldr	r0, [r7, #20]
 800acc8:	f7ff ff26 	bl	800ab18 <prvUnlockQueue>
    }
 800accc:	bf00      	nop
 800acce:	3718      	adds	r7, #24
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b08c      	sub	sp, #48	; 0x30
 800acd8:	af04      	add	r7, sp, #16
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	603b      	str	r3, [r7, #0]
 800ace0:	4613      	mov	r3, r2
 800ace2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ace4:	88fb      	ldrh	r3, [r7, #6]
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	4618      	mov	r0, r3
 800acea:	f7fe fec5 	bl	8009a78 <pvPortMalloc>
 800acee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00e      	beq.n	800ad14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800acf6:	2058      	movs	r0, #88	; 0x58
 800acf8:	f7fe febe 	bl	8009a78 <pvPortMalloc>
 800acfc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800acfe:	69fb      	ldr	r3, [r7, #28]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d003      	beq.n	800ad0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ad04:	69fb      	ldr	r3, [r7, #28]
 800ad06:	697a      	ldr	r2, [r7, #20]
 800ad08:	631a      	str	r2, [r3, #48]	; 0x30
 800ad0a:	e005      	b.n	800ad18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ad0c:	6978      	ldr	r0, [r7, #20]
 800ad0e:	f7fe ff77 	bl	8009c00 <vPortFree>
 800ad12:	e001      	b.n	800ad18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ad14:	2300      	movs	r3, #0
 800ad16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d013      	beq.n	800ad46 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ad1e:	88fa      	ldrh	r2, [r7, #6]
 800ad20:	2300      	movs	r3, #0
 800ad22:	9303      	str	r3, [sp, #12]
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	9302      	str	r3, [sp, #8]
 800ad28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad2a:	9301      	str	r3, [sp, #4]
 800ad2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	68b9      	ldr	r1, [r7, #8]
 800ad34:	68f8      	ldr	r0, [r7, #12]
 800ad36:	f000 f80e 	bl	800ad56 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ad3a:	69f8      	ldr	r0, [r7, #28]
 800ad3c:	f000 f89a 	bl	800ae74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ad40:	2301      	movs	r3, #1
 800ad42:	61bb      	str	r3, [r7, #24]
 800ad44:	e002      	b.n	800ad4c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ad46:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ad4c:	69bb      	ldr	r3, [r7, #24]
	}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3720      	adds	r7, #32
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b088      	sub	sp, #32
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	60f8      	str	r0, [r7, #12]
 800ad5e:	60b9      	str	r1, [r7, #8]
 800ad60:	607a      	str	r2, [r7, #4]
 800ad62:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ad64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad66:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	21a5      	movs	r1, #165	; 0xa5
 800ad70:	f001 fd0a 	bl	800c788 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ad74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	4413      	add	r3, r2
 800ad84:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	f023 0307 	bic.w	r3, r3, #7
 800ad8c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	f003 0307 	and.w	r3, r3, #7
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00a      	beq.n	800adae <prvInitialiseNewTask+0x58>
	__asm volatile
 800ad98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad9c:	f383 8811 	msr	BASEPRI, r3
 800ada0:	f3bf 8f6f 	isb	sy
 800ada4:	f3bf 8f4f 	dsb	sy
 800ada8:	617b      	str	r3, [r7, #20]
}
 800adaa:	bf00      	nop
 800adac:	e7fe      	b.n	800adac <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d01f      	beq.n	800adf4 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800adb4:	2300      	movs	r3, #0
 800adb6:	61fb      	str	r3, [r7, #28]
 800adb8:	e012      	b.n	800ade0 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800adba:	68ba      	ldr	r2, [r7, #8]
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	4413      	add	r3, r2
 800adc0:	7819      	ldrb	r1, [r3, #0]
 800adc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	4413      	add	r3, r2
 800adc8:	3334      	adds	r3, #52	; 0x34
 800adca:	460a      	mov	r2, r1
 800adcc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800adce:	68ba      	ldr	r2, [r7, #8]
 800add0:	69fb      	ldr	r3, [r7, #28]
 800add2:	4413      	add	r3, r2
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d006      	beq.n	800ade8 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	3301      	adds	r3, #1
 800adde:	61fb      	str	r3, [r7, #28]
 800ade0:	69fb      	ldr	r3, [r7, #28]
 800ade2:	2b09      	cmp	r3, #9
 800ade4:	d9e9      	bls.n	800adba <prvInitialiseNewTask+0x64>
 800ade6:	e000      	b.n	800adea <prvInitialiseNewTask+0x94>
			{
				break;
 800ade8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800adea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adec:	2200      	movs	r2, #0
 800adee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800adf2:	e003      	b.n	800adfc <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800adf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf6:	2200      	movs	r2, #0
 800adf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800adfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfe:	2b0e      	cmp	r3, #14
 800ae00:	d901      	bls.n	800ae06 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ae02:	230e      	movs	r3, #14
 800ae04:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ae06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae0a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ae0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae10:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800ae12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae14:	2200      	movs	r2, #0
 800ae16:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ae18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1a:	3304      	adds	r3, #4
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7ff f825 	bl	8009e6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ae22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae24:	3318      	adds	r3, #24
 800ae26:	4618      	mov	r0, r3
 800ae28:	f7ff f820 	bl	8009e6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae34:	f1c3 020f 	rsb	r2, r3, #15
 800ae38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae40:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ae42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae44:	2200      	movs	r2, #0
 800ae46:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ae48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ae50:	683a      	ldr	r2, [r7, #0]
 800ae52:	68f9      	ldr	r1, [r7, #12]
 800ae54:	69b8      	ldr	r0, [r7, #24]
 800ae56:	f001 fa01 	bl	800c25c <pxPortInitialiseStack>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ae60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d002      	beq.n	800ae6c <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ae66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae6a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae6c:	bf00      	nop
 800ae6e:	3720      	adds	r7, #32
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ae7c:	f001 fb1a 	bl	800c4b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ae80:	4b2c      	ldr	r3, [pc, #176]	; (800af34 <prvAddNewTaskToReadyList+0xc0>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	3301      	adds	r3, #1
 800ae86:	4a2b      	ldr	r2, [pc, #172]	; (800af34 <prvAddNewTaskToReadyList+0xc0>)
 800ae88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ae8a:	4b2b      	ldr	r3, [pc, #172]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d109      	bne.n	800aea6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ae92:	4a29      	ldr	r2, [pc, #164]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ae98:	4b26      	ldr	r3, [pc, #152]	; (800af34 <prvAddNewTaskToReadyList+0xc0>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d110      	bne.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aea0:	f000 fbf4 	bl	800b68c <prvInitialiseTaskLists>
 800aea4:	e00d      	b.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aea6:	4b25      	ldr	r3, [pc, #148]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d109      	bne.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aeae:	4b22      	ldr	r3, [pc, #136]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d802      	bhi.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aebc:	4a1e      	ldr	r2, [pc, #120]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aec2:	4b1f      	ldr	r3, [pc, #124]	; (800af40 <prvAddNewTaskToReadyList+0xcc>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	3301      	adds	r3, #1
 800aec8:	4a1d      	ldr	r2, [pc, #116]	; (800af40 <prvAddNewTaskToReadyList+0xcc>)
 800aeca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800aecc:	4b1c      	ldr	r3, [pc, #112]	; (800af40 <prvAddNewTaskToReadyList+0xcc>)
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed8:	2201      	movs	r2, #1
 800aeda:	409a      	lsls	r2, r3
 800aedc:	4b19      	ldr	r3, [pc, #100]	; (800af44 <prvAddNewTaskToReadyList+0xd0>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	4313      	orrs	r3, r2
 800aee2:	4a18      	ldr	r2, [pc, #96]	; (800af44 <prvAddNewTaskToReadyList+0xd0>)
 800aee4:	6013      	str	r3, [r2, #0]
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeea:	4613      	mov	r3, r2
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	4413      	add	r3, r2
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	4a15      	ldr	r2, [pc, #84]	; (800af48 <prvAddNewTaskToReadyList+0xd4>)
 800aef4:	441a      	add	r2, r3
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	3304      	adds	r3, #4
 800aefa:	4619      	mov	r1, r3
 800aefc:	4610      	mov	r0, r2
 800aefe:	f7fe ffc2 	bl	8009e86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800af02:	f001 fb07 	bl	800c514 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800af06:	4b0d      	ldr	r3, [pc, #52]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00e      	beq.n	800af2c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800af0e:	4b0a      	ldr	r3, [pc, #40]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af18:	429a      	cmp	r2, r3
 800af1a:	d207      	bcs.n	800af2c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800af1c:	4b0b      	ldr	r3, [pc, #44]	; (800af4c <prvAddNewTaskToReadyList+0xd8>)
 800af1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	f3bf 8f4f 	dsb	sy
 800af28:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af2c:	bf00      	nop
 800af2e:	3708      	adds	r7, #8
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}
 800af34:	20014748 	.word	0x20014748
 800af38:	200145a8 	.word	0x200145a8
 800af3c:	20014754 	.word	0x20014754
 800af40:	20014764 	.word	0x20014764
 800af44:	20014750 	.word	0x20014750
 800af48:	200145ac 	.word	0x200145ac
 800af4c:	e000ed04 	.word	0xe000ed04

0800af50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800af58:	2300      	movs	r3, #0
 800af5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d017      	beq.n	800af92 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800af62:	4b13      	ldr	r3, [pc, #76]	; (800afb0 <vTaskDelay+0x60>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00a      	beq.n	800af80 <vTaskDelay+0x30>
	__asm volatile
 800af6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af6e:	f383 8811 	msr	BASEPRI, r3
 800af72:	f3bf 8f6f 	isb	sy
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	60bb      	str	r3, [r7, #8]
}
 800af7c:	bf00      	nop
 800af7e:	e7fe      	b.n	800af7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800af80:	f000 f868 	bl	800b054 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800af84:	2100      	movs	r1, #0
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fdf0 	bl	800bb6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800af8c:	f000 f870 	bl	800b070 <xTaskResumeAll>
 800af90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d107      	bne.n	800afa8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800af98:	4b06      	ldr	r3, [pc, #24]	; (800afb4 <vTaskDelay+0x64>)
 800af9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af9e:	601a      	str	r2, [r3, #0]
 800afa0:	f3bf 8f4f 	dsb	sy
 800afa4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afa8:	bf00      	nop
 800afaa:	3710      	adds	r7, #16
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}
 800afb0:	20014770 	.word	0x20014770
 800afb4:	e000ed04 	.word	0xe000ed04

0800afb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b086      	sub	sp, #24
 800afbc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800afbe:	4b1f      	ldr	r3, [pc, #124]	; (800b03c <vTaskStartScheduler+0x84>)
 800afc0:	9301      	str	r3, [sp, #4]
 800afc2:	2300      	movs	r3, #0
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	2300      	movs	r3, #0
 800afc8:	2282      	movs	r2, #130	; 0x82
 800afca:	491d      	ldr	r1, [pc, #116]	; (800b040 <vTaskStartScheduler+0x88>)
 800afcc:	481d      	ldr	r0, [pc, #116]	; (800b044 <vTaskStartScheduler+0x8c>)
 800afce:	f7ff fe81 	bl	800acd4 <xTaskCreate>
 800afd2:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	d102      	bne.n	800afe0 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800afda:	f000 fe2d 	bl	800bc38 <xTimerCreateTimerTask>
 800afde:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d116      	bne.n	800b014 <vTaskStartScheduler+0x5c>
	__asm volatile
 800afe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afea:	f383 8811 	msr	BASEPRI, r3
 800afee:	f3bf 8f6f 	isb	sy
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	60bb      	str	r3, [r7, #8]
}
 800aff8:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800affa:	4b13      	ldr	r3, [pc, #76]	; (800b048 <vTaskStartScheduler+0x90>)
 800affc:	f04f 32ff 	mov.w	r2, #4294967295
 800b000:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b002:	4b12      	ldr	r3, [pc, #72]	; (800b04c <vTaskStartScheduler+0x94>)
 800b004:	2201      	movs	r2, #1
 800b006:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b008:	4b11      	ldr	r3, [pc, #68]	; (800b050 <vTaskStartScheduler+0x98>)
 800b00a:	2200      	movs	r2, #0
 800b00c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b00e:	f001 f9af 	bl	800c370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b012:	e00e      	b.n	800b032 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b01a:	d10a      	bne.n	800b032 <vTaskStartScheduler+0x7a>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	607b      	str	r3, [r7, #4]
}
 800b02e:	bf00      	nop
 800b030:	e7fe      	b.n	800b030 <vTaskStartScheduler+0x78>
}
 800b032:	bf00      	nop
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	2001476c 	.word	0x2001476c
 800b040:	0801151c 	.word	0x0801151c
 800b044:	0800b65d 	.word	0x0800b65d
 800b048:	20014768 	.word	0x20014768
 800b04c:	20014754 	.word	0x20014754
 800b050:	2001474c 	.word	0x2001474c

0800b054 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b054:	b480      	push	{r7}
 800b056:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b058:	4b04      	ldr	r3, [pc, #16]	; (800b06c <vTaskSuspendAll+0x18>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	3301      	adds	r3, #1
 800b05e:	4a03      	ldr	r2, [pc, #12]	; (800b06c <vTaskSuspendAll+0x18>)
 800b060:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b062:	bf00      	nop
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr
 800b06c:	20014770 	.word	0x20014770

0800b070 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b084      	sub	sp, #16
 800b074:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b076:	2300      	movs	r3, #0
 800b078:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b07a:	2300      	movs	r3, #0
 800b07c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b07e:	4b41      	ldr	r3, [pc, #260]	; (800b184 <xTaskResumeAll+0x114>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d10a      	bne.n	800b09c <xTaskResumeAll+0x2c>
	__asm volatile
 800b086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b08a:	f383 8811 	msr	BASEPRI, r3
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f3bf 8f4f 	dsb	sy
 800b096:	603b      	str	r3, [r7, #0]
}
 800b098:	bf00      	nop
 800b09a:	e7fe      	b.n	800b09a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b09c:	f001 fa0a 	bl	800c4b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b0a0:	4b38      	ldr	r3, [pc, #224]	; (800b184 <xTaskResumeAll+0x114>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	4a37      	ldr	r2, [pc, #220]	; (800b184 <xTaskResumeAll+0x114>)
 800b0a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0aa:	4b36      	ldr	r3, [pc, #216]	; (800b184 <xTaskResumeAll+0x114>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d161      	bne.n	800b176 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b0b2:	4b35      	ldr	r3, [pc, #212]	; (800b188 <xTaskResumeAll+0x118>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d05d      	beq.n	800b176 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b0ba:	e02e      	b.n	800b11a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0bc:	4b33      	ldr	r3, [pc, #204]	; (800b18c <xTaskResumeAll+0x11c>)
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	3318      	adds	r3, #24
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7fe ff39 	bl	8009f40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	3304      	adds	r3, #4
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7fe ff34 	bl	8009f40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0dc:	2201      	movs	r2, #1
 800b0de:	409a      	lsls	r2, r3
 800b0e0:	4b2b      	ldr	r3, [pc, #172]	; (800b190 <xTaskResumeAll+0x120>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4313      	orrs	r3, r2
 800b0e6:	4a2a      	ldr	r2, [pc, #168]	; (800b190 <xTaskResumeAll+0x120>)
 800b0e8:	6013      	str	r3, [r2, #0]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	4413      	add	r3, r2
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4a27      	ldr	r2, [pc, #156]	; (800b194 <xTaskResumeAll+0x124>)
 800b0f8:	441a      	add	r2, r3
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	3304      	adds	r3, #4
 800b0fe:	4619      	mov	r1, r3
 800b100:	4610      	mov	r0, r2
 800b102:	f7fe fec0 	bl	8009e86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b10a:	4b23      	ldr	r3, [pc, #140]	; (800b198 <xTaskResumeAll+0x128>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b110:	429a      	cmp	r2, r3
 800b112:	d302      	bcc.n	800b11a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b114:	4b21      	ldr	r3, [pc, #132]	; (800b19c <xTaskResumeAll+0x12c>)
 800b116:	2201      	movs	r2, #1
 800b118:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b11a:	4b1c      	ldr	r3, [pc, #112]	; (800b18c <xTaskResumeAll+0x11c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d1cc      	bne.n	800b0bc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d001      	beq.n	800b12c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b128:	f000 fb2e 	bl	800b788 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b12c:	4b1c      	ldr	r3, [pc, #112]	; (800b1a0 <xTaskResumeAll+0x130>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d010      	beq.n	800b15a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b138:	f000 f846 	bl	800b1c8 <xTaskIncrementTick>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d002      	beq.n	800b148 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b142:	4b16      	ldr	r3, [pc, #88]	; (800b19c <xTaskResumeAll+0x12c>)
 800b144:	2201      	movs	r2, #1
 800b146:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	3b01      	subs	r3, #1
 800b14c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d1f1      	bne.n	800b138 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b154:	4b12      	ldr	r3, [pc, #72]	; (800b1a0 <xTaskResumeAll+0x130>)
 800b156:	2200      	movs	r2, #0
 800b158:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b15a:	4b10      	ldr	r3, [pc, #64]	; (800b19c <xTaskResumeAll+0x12c>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d009      	beq.n	800b176 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b162:	2301      	movs	r3, #1
 800b164:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b166:	4b0f      	ldr	r3, [pc, #60]	; (800b1a4 <xTaskResumeAll+0x134>)
 800b168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b16c:	601a      	str	r2, [r3, #0]
 800b16e:	f3bf 8f4f 	dsb	sy
 800b172:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b176:	f001 f9cd 	bl	800c514 <vPortExitCritical>

	return xAlreadyYielded;
 800b17a:	68bb      	ldr	r3, [r7, #8]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3710      	adds	r7, #16
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	20014770 	.word	0x20014770
 800b188:	20014748 	.word	0x20014748
 800b18c:	20014708 	.word	0x20014708
 800b190:	20014750 	.word	0x20014750
 800b194:	200145ac 	.word	0x200145ac
 800b198:	200145a8 	.word	0x200145a8
 800b19c:	2001475c 	.word	0x2001475c
 800b1a0:	20014758 	.word	0x20014758
 800b1a4:	e000ed04 	.word	0xe000ed04

0800b1a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b083      	sub	sp, #12
 800b1ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b1ae:	4b05      	ldr	r3, [pc, #20]	; (800b1c4 <xTaskGetTickCount+0x1c>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b1b4:	687b      	ldr	r3, [r7, #4]
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	370c      	adds	r7, #12
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop
 800b1c4:	2001474c 	.word	0x2001474c

0800b1c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b086      	sub	sp, #24
 800b1cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1d2:	4b4e      	ldr	r3, [pc, #312]	; (800b30c <xTaskIncrementTick+0x144>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f040 8088 	bne.w	800b2ec <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b1dc:	4b4c      	ldr	r3, [pc, #304]	; (800b310 <xTaskIncrementTick+0x148>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b1e4:	4a4a      	ldr	r2, [pc, #296]	; (800b310 <xTaskIncrementTick+0x148>)
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d120      	bne.n	800b232 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b1f0:	4b48      	ldr	r3, [pc, #288]	; (800b314 <xTaskIncrementTick+0x14c>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00a      	beq.n	800b210 <xTaskIncrementTick+0x48>
	__asm volatile
 800b1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1fe:	f383 8811 	msr	BASEPRI, r3
 800b202:	f3bf 8f6f 	isb	sy
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	603b      	str	r3, [r7, #0]
}
 800b20c:	bf00      	nop
 800b20e:	e7fe      	b.n	800b20e <xTaskIncrementTick+0x46>
 800b210:	4b40      	ldr	r3, [pc, #256]	; (800b314 <xTaskIncrementTick+0x14c>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	60fb      	str	r3, [r7, #12]
 800b216:	4b40      	ldr	r3, [pc, #256]	; (800b318 <xTaskIncrementTick+0x150>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	4a3e      	ldr	r2, [pc, #248]	; (800b314 <xTaskIncrementTick+0x14c>)
 800b21c:	6013      	str	r3, [r2, #0]
 800b21e:	4a3e      	ldr	r2, [pc, #248]	; (800b318 <xTaskIncrementTick+0x150>)
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6013      	str	r3, [r2, #0]
 800b224:	4b3d      	ldr	r3, [pc, #244]	; (800b31c <xTaskIncrementTick+0x154>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	3301      	adds	r3, #1
 800b22a:	4a3c      	ldr	r2, [pc, #240]	; (800b31c <xTaskIncrementTick+0x154>)
 800b22c:	6013      	str	r3, [r2, #0]
 800b22e:	f000 faab 	bl	800b788 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b232:	4b3b      	ldr	r3, [pc, #236]	; (800b320 <xTaskIncrementTick+0x158>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d348      	bcc.n	800b2ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b23c:	4b35      	ldr	r3, [pc, #212]	; (800b314 <xTaskIncrementTick+0x14c>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d104      	bne.n	800b250 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b246:	4b36      	ldr	r3, [pc, #216]	; (800b320 <xTaskIncrementTick+0x158>)
 800b248:	f04f 32ff 	mov.w	r2, #4294967295
 800b24c:	601a      	str	r2, [r3, #0]
					break;
 800b24e:	e03e      	b.n	800b2ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b250:	4b30      	ldr	r3, [pc, #192]	; (800b314 <xTaskIncrementTick+0x14c>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b260:	693a      	ldr	r2, [r7, #16]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	429a      	cmp	r2, r3
 800b266:	d203      	bcs.n	800b270 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b268:	4a2d      	ldr	r2, [pc, #180]	; (800b320 <xTaskIncrementTick+0x158>)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b26e:	e02e      	b.n	800b2ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	3304      	adds	r3, #4
 800b274:	4618      	mov	r0, r3
 800b276:	f7fe fe63 	bl	8009f40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d004      	beq.n	800b28c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	3318      	adds	r3, #24
 800b286:	4618      	mov	r0, r3
 800b288:	f7fe fe5a 	bl	8009f40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b290:	2201      	movs	r2, #1
 800b292:	409a      	lsls	r2, r3
 800b294:	4b23      	ldr	r3, [pc, #140]	; (800b324 <xTaskIncrementTick+0x15c>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	4313      	orrs	r3, r2
 800b29a:	4a22      	ldr	r2, [pc, #136]	; (800b324 <xTaskIncrementTick+0x15c>)
 800b29c:	6013      	str	r3, [r2, #0]
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	4413      	add	r3, r2
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	4a1f      	ldr	r2, [pc, #124]	; (800b328 <xTaskIncrementTick+0x160>)
 800b2ac:	441a      	add	r2, r3
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	3304      	adds	r3, #4
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	4610      	mov	r0, r2
 800b2b6:	f7fe fde6 	bl	8009e86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2be:	4b1b      	ldr	r3, [pc, #108]	; (800b32c <xTaskIncrementTick+0x164>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	d3b9      	bcc.n	800b23c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2cc:	e7b6      	b.n	800b23c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b2ce:	4b17      	ldr	r3, [pc, #92]	; (800b32c <xTaskIncrementTick+0x164>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2d4:	4914      	ldr	r1, [pc, #80]	; (800b328 <xTaskIncrementTick+0x160>)
 800b2d6:	4613      	mov	r3, r2
 800b2d8:	009b      	lsls	r3, r3, #2
 800b2da:	4413      	add	r3, r2
 800b2dc:	009b      	lsls	r3, r3, #2
 800b2de:	440b      	add	r3, r1
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d907      	bls.n	800b2f6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	617b      	str	r3, [r7, #20]
 800b2ea:	e004      	b.n	800b2f6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b2ec:	4b10      	ldr	r3, [pc, #64]	; (800b330 <xTaskIncrementTick+0x168>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	4a0f      	ldr	r2, [pc, #60]	; (800b330 <xTaskIncrementTick+0x168>)
 800b2f4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b2f6:	4b0f      	ldr	r3, [pc, #60]	; (800b334 <xTaskIncrementTick+0x16c>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d001      	beq.n	800b302 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800b2fe:	2301      	movs	r3, #1
 800b300:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b302:	697b      	ldr	r3, [r7, #20]
}
 800b304:	4618      	mov	r0, r3
 800b306:	3718      	adds	r7, #24
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}
 800b30c:	20014770 	.word	0x20014770
 800b310:	2001474c 	.word	0x2001474c
 800b314:	20014700 	.word	0x20014700
 800b318:	20014704 	.word	0x20014704
 800b31c:	20014760 	.word	0x20014760
 800b320:	20014768 	.word	0x20014768
 800b324:	20014750 	.word	0x20014750
 800b328:	200145ac 	.word	0x200145ac
 800b32c:	200145a8 	.word	0x200145a8
 800b330:	20014758 	.word	0x20014758
 800b334:	2001475c 	.word	0x2001475c

0800b338 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b338:	b480      	push	{r7}
 800b33a:	b087      	sub	sp, #28
 800b33c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b33e:	4b27      	ldr	r3, [pc, #156]	; (800b3dc <vTaskSwitchContext+0xa4>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d003      	beq.n	800b34e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b346:	4b26      	ldr	r3, [pc, #152]	; (800b3e0 <vTaskSwitchContext+0xa8>)
 800b348:	2201      	movs	r2, #1
 800b34a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b34c:	e03f      	b.n	800b3ce <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800b34e:	4b24      	ldr	r3, [pc, #144]	; (800b3e0 <vTaskSwitchContext+0xa8>)
 800b350:	2200      	movs	r2, #0
 800b352:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b354:	4b23      	ldr	r3, [pc, #140]	; (800b3e4 <vTaskSwitchContext+0xac>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	fab3 f383 	clz	r3, r3
 800b360:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b362:	7afb      	ldrb	r3, [r7, #11]
 800b364:	f1c3 031f 	rsb	r3, r3, #31
 800b368:	617b      	str	r3, [r7, #20]
 800b36a:	491f      	ldr	r1, [pc, #124]	; (800b3e8 <vTaskSwitchContext+0xb0>)
 800b36c:	697a      	ldr	r2, [r7, #20]
 800b36e:	4613      	mov	r3, r2
 800b370:	009b      	lsls	r3, r3, #2
 800b372:	4413      	add	r3, r2
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	440b      	add	r3, r1
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d10a      	bne.n	800b394 <vTaskSwitchContext+0x5c>
	__asm volatile
 800b37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b382:	f383 8811 	msr	BASEPRI, r3
 800b386:	f3bf 8f6f 	isb	sy
 800b38a:	f3bf 8f4f 	dsb	sy
 800b38e:	607b      	str	r3, [r7, #4]
}
 800b390:	bf00      	nop
 800b392:	e7fe      	b.n	800b392 <vTaskSwitchContext+0x5a>
 800b394:	697a      	ldr	r2, [r7, #20]
 800b396:	4613      	mov	r3, r2
 800b398:	009b      	lsls	r3, r3, #2
 800b39a:	4413      	add	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4a12      	ldr	r2, [pc, #72]	; (800b3e8 <vTaskSwitchContext+0xb0>)
 800b3a0:	4413      	add	r3, r2
 800b3a2:	613b      	str	r3, [r7, #16]
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	685a      	ldr	r2, [r3, #4]
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	605a      	str	r2, [r3, #4]
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	685a      	ldr	r2, [r3, #4]
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d104      	bne.n	800b3c4 <vTaskSwitchContext+0x8c>
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	685a      	ldr	r2, [r3, #4]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	605a      	str	r2, [r3, #4]
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	68db      	ldr	r3, [r3, #12]
 800b3ca:	4a08      	ldr	r2, [pc, #32]	; (800b3ec <vTaskSwitchContext+0xb4>)
 800b3cc:	6013      	str	r3, [r2, #0]
}
 800b3ce:	bf00      	nop
 800b3d0:	371c      	adds	r7, #28
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d8:	4770      	bx	lr
 800b3da:	bf00      	nop
 800b3dc:	20014770 	.word	0x20014770
 800b3e0:	2001475c 	.word	0x2001475c
 800b3e4:	20014750 	.word	0x20014750
 800b3e8:	200145ac 	.word	0x200145ac
 800b3ec:	200145a8 	.word	0x200145a8

0800b3f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d10a      	bne.n	800b416 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b404:	f383 8811 	msr	BASEPRI, r3
 800b408:	f3bf 8f6f 	isb	sy
 800b40c:	f3bf 8f4f 	dsb	sy
 800b410:	60fb      	str	r3, [r7, #12]
}
 800b412:	bf00      	nop
 800b414:	e7fe      	b.n	800b414 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b416:	4b07      	ldr	r3, [pc, #28]	; (800b434 <vTaskPlaceOnEventList+0x44>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3318      	adds	r3, #24
 800b41c:	4619      	mov	r1, r3
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f7fe fd55 	bl	8009ece <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b424:	2101      	movs	r1, #1
 800b426:	6838      	ldr	r0, [r7, #0]
 800b428:	f000 fba0 	bl	800bb6c <prvAddCurrentTaskToDelayedList>
}
 800b42c:	bf00      	nop
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}
 800b434:	200145a8 	.word	0x200145a8

0800b438 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b086      	sub	sp, #24
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	60f8      	str	r0, [r7, #12]
 800b440:	60b9      	str	r1, [r7, #8]
 800b442:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d10a      	bne.n	800b460 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b44e:	f383 8811 	msr	BASEPRI, r3
 800b452:	f3bf 8f6f 	isb	sy
 800b456:	f3bf 8f4f 	dsb	sy
 800b45a:	617b      	str	r3, [r7, #20]
}
 800b45c:	bf00      	nop
 800b45e:	e7fe      	b.n	800b45e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b460:	4b0a      	ldr	r3, [pc, #40]	; (800b48c <vTaskPlaceOnEventListRestricted+0x54>)
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	3318      	adds	r3, #24
 800b466:	4619      	mov	r1, r3
 800b468:	68f8      	ldr	r0, [r7, #12]
 800b46a:	f7fe fd0c 	bl	8009e86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d002      	beq.n	800b47a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b474:	f04f 33ff 	mov.w	r3, #4294967295
 800b478:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b47a:	6879      	ldr	r1, [r7, #4]
 800b47c:	68b8      	ldr	r0, [r7, #8]
 800b47e:	f000 fb75 	bl	800bb6c <prvAddCurrentTaskToDelayedList>
	}
 800b482:	bf00      	nop
 800b484:	3718      	adds	r7, #24
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	200145a8 	.word	0x200145a8

0800b490 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b086      	sub	sp, #24
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	68db      	ldr	r3, [r3, #12]
 800b49e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10a      	bne.n	800b4bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60fb      	str	r3, [r7, #12]
}
 800b4b8:	bf00      	nop
 800b4ba:	e7fe      	b.n	800b4ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	3318      	adds	r3, #24
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f7fe fd3d 	bl	8009f40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4c6:	4b1d      	ldr	r3, [pc, #116]	; (800b53c <xTaskRemoveFromEventList+0xac>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d11c      	bne.n	800b508 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	3304      	adds	r3, #4
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fe fd34 	bl	8009f40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4dc:	2201      	movs	r2, #1
 800b4de:	409a      	lsls	r2, r3
 800b4e0:	4b17      	ldr	r3, [pc, #92]	; (800b540 <xTaskRemoveFromEventList+0xb0>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	4a16      	ldr	r2, [pc, #88]	; (800b540 <xTaskRemoveFromEventList+0xb0>)
 800b4e8:	6013      	str	r3, [r2, #0]
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	4a13      	ldr	r2, [pc, #76]	; (800b544 <xTaskRemoveFromEventList+0xb4>)
 800b4f8:	441a      	add	r2, r3
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	3304      	adds	r3, #4
 800b4fe:	4619      	mov	r1, r3
 800b500:	4610      	mov	r0, r2
 800b502:	f7fe fcc0 	bl	8009e86 <vListInsertEnd>
 800b506:	e005      	b.n	800b514 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	3318      	adds	r3, #24
 800b50c:	4619      	mov	r1, r3
 800b50e:	480e      	ldr	r0, [pc, #56]	; (800b548 <xTaskRemoveFromEventList+0xb8>)
 800b510:	f7fe fcb9 	bl	8009e86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b518:	4b0c      	ldr	r3, [pc, #48]	; (800b54c <xTaskRemoveFromEventList+0xbc>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b51e:	429a      	cmp	r2, r3
 800b520:	d905      	bls.n	800b52e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b526:	4b0a      	ldr	r3, [pc, #40]	; (800b550 <xTaskRemoveFromEventList+0xc0>)
 800b528:	2201      	movs	r2, #1
 800b52a:	601a      	str	r2, [r3, #0]
 800b52c:	e001      	b.n	800b532 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b52e:	2300      	movs	r3, #0
 800b530:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b532:	697b      	ldr	r3, [r7, #20]
}
 800b534:	4618      	mov	r0, r3
 800b536:	3718      	adds	r7, #24
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	20014770 	.word	0x20014770
 800b540:	20014750 	.word	0x20014750
 800b544:	200145ac 	.word	0x200145ac
 800b548:	20014708 	.word	0x20014708
 800b54c:	200145a8 	.word	0x200145a8
 800b550:	2001475c 	.word	0x2001475c

0800b554 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b554:	b480      	push	{r7}
 800b556:	b083      	sub	sp, #12
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b55c:	4b06      	ldr	r3, [pc, #24]	; (800b578 <vTaskInternalSetTimeOutState+0x24>)
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b564:	4b05      	ldr	r3, [pc, #20]	; (800b57c <vTaskInternalSetTimeOutState+0x28>)
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	605a      	str	r2, [r3, #4]
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr
 800b578:	20014760 	.word	0x20014760
 800b57c:	2001474c 	.word	0x2001474c

0800b580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b088      	sub	sp, #32
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10a      	bne.n	800b5a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b594:	f383 8811 	msr	BASEPRI, r3
 800b598:	f3bf 8f6f 	isb	sy
 800b59c:	f3bf 8f4f 	dsb	sy
 800b5a0:	613b      	str	r3, [r7, #16]
}
 800b5a2:	bf00      	nop
 800b5a4:	e7fe      	b.n	800b5a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10a      	bne.n	800b5c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b0:	f383 8811 	msr	BASEPRI, r3
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	f3bf 8f4f 	dsb	sy
 800b5bc:	60fb      	str	r3, [r7, #12]
}
 800b5be:	bf00      	nop
 800b5c0:	e7fe      	b.n	800b5c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b5c2:	f000 ff77 	bl	800c4b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b5c6:	4b1d      	ldr	r3, [pc, #116]	; (800b63c <xTaskCheckForTimeOut+0xbc>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	69ba      	ldr	r2, [r7, #24]
 800b5d2:	1ad3      	subs	r3, r2, r3
 800b5d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5de:	d102      	bne.n	800b5e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	61fb      	str	r3, [r7, #28]
 800b5e4:	e023      	b.n	800b62e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	4b15      	ldr	r3, [pc, #84]	; (800b640 <xTaskCheckForTimeOut+0xc0>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d007      	beq.n	800b602 <xTaskCheckForTimeOut+0x82>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	69ba      	ldr	r2, [r7, #24]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d302      	bcc.n	800b602 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	61fb      	str	r3, [r7, #28]
 800b600:	e015      	b.n	800b62e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	697a      	ldr	r2, [r7, #20]
 800b608:	429a      	cmp	r2, r3
 800b60a:	d20b      	bcs.n	800b624 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	681a      	ldr	r2, [r3, #0]
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	1ad2      	subs	r2, r2, r3
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f7ff ff9b 	bl	800b554 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b61e:	2300      	movs	r3, #0
 800b620:	61fb      	str	r3, [r7, #28]
 800b622:	e004      	b.n	800b62e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	2200      	movs	r2, #0
 800b628:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b62a:	2301      	movs	r3, #1
 800b62c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b62e:	f000 ff71 	bl	800c514 <vPortExitCritical>

	return xReturn;
 800b632:	69fb      	ldr	r3, [r7, #28]
}
 800b634:	4618      	mov	r0, r3
 800b636:	3720      	adds	r7, #32
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}
 800b63c:	2001474c 	.word	0x2001474c
 800b640:	20014760 	.word	0x20014760

0800b644 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b644:	b480      	push	{r7}
 800b646:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b648:	4b03      	ldr	r3, [pc, #12]	; (800b658 <vTaskMissedYield+0x14>)
 800b64a:	2201      	movs	r2, #1
 800b64c:	601a      	str	r2, [r3, #0]
}
 800b64e:	bf00      	nop
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr
 800b658:	2001475c 	.word	0x2001475c

0800b65c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b082      	sub	sp, #8
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b664:	f000 f852 	bl	800b70c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b668:	4b06      	ldr	r3, [pc, #24]	; (800b684 <prvIdleTask+0x28>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d9f9      	bls.n	800b664 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b670:	4b05      	ldr	r3, [pc, #20]	; (800b688 <prvIdleTask+0x2c>)
 800b672:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b676:	601a      	str	r2, [r3, #0]
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b680:	e7f0      	b.n	800b664 <prvIdleTask+0x8>
 800b682:	bf00      	nop
 800b684:	200145ac 	.word	0x200145ac
 800b688:	e000ed04 	.word	0xe000ed04

0800b68c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b082      	sub	sp, #8
 800b690:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b692:	2300      	movs	r3, #0
 800b694:	607b      	str	r3, [r7, #4]
 800b696:	e00c      	b.n	800b6b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	4613      	mov	r3, r2
 800b69c:	009b      	lsls	r3, r3, #2
 800b69e:	4413      	add	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4a12      	ldr	r2, [pc, #72]	; (800b6ec <prvInitialiseTaskLists+0x60>)
 800b6a4:	4413      	add	r3, r2
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7fe fbc0 	bl	8009e2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	607b      	str	r3, [r7, #4]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2b0e      	cmp	r3, #14
 800b6b6:	d9ef      	bls.n	800b698 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b6b8:	480d      	ldr	r0, [pc, #52]	; (800b6f0 <prvInitialiseTaskLists+0x64>)
 800b6ba:	f7fe fbb7 	bl	8009e2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b6be:	480d      	ldr	r0, [pc, #52]	; (800b6f4 <prvInitialiseTaskLists+0x68>)
 800b6c0:	f7fe fbb4 	bl	8009e2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b6c4:	480c      	ldr	r0, [pc, #48]	; (800b6f8 <prvInitialiseTaskLists+0x6c>)
 800b6c6:	f7fe fbb1 	bl	8009e2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b6ca:	480c      	ldr	r0, [pc, #48]	; (800b6fc <prvInitialiseTaskLists+0x70>)
 800b6cc:	f7fe fbae 	bl	8009e2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b6d0:	480b      	ldr	r0, [pc, #44]	; (800b700 <prvInitialiseTaskLists+0x74>)
 800b6d2:	f7fe fbab 	bl	8009e2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b6d6:	4b0b      	ldr	r3, [pc, #44]	; (800b704 <prvInitialiseTaskLists+0x78>)
 800b6d8:	4a05      	ldr	r2, [pc, #20]	; (800b6f0 <prvInitialiseTaskLists+0x64>)
 800b6da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b6dc:	4b0a      	ldr	r3, [pc, #40]	; (800b708 <prvInitialiseTaskLists+0x7c>)
 800b6de:	4a05      	ldr	r2, [pc, #20]	; (800b6f4 <prvInitialiseTaskLists+0x68>)
 800b6e0:	601a      	str	r2, [r3, #0]
}
 800b6e2:	bf00      	nop
 800b6e4:	3708      	adds	r7, #8
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	200145ac 	.word	0x200145ac
 800b6f0:	200146d8 	.word	0x200146d8
 800b6f4:	200146ec 	.word	0x200146ec
 800b6f8:	20014708 	.word	0x20014708
 800b6fc:	2001471c 	.word	0x2001471c
 800b700:	20014734 	.word	0x20014734
 800b704:	20014700 	.word	0x20014700
 800b708:	20014704 	.word	0x20014704

0800b70c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b712:	e019      	b.n	800b748 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b714:	f000 fece 	bl	800c4b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b718:	4b10      	ldr	r3, [pc, #64]	; (800b75c <prvCheckTasksWaitingTermination+0x50>)
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	68db      	ldr	r3, [r3, #12]
 800b71e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3304      	adds	r3, #4
 800b724:	4618      	mov	r0, r3
 800b726:	f7fe fc0b 	bl	8009f40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b72a:	4b0d      	ldr	r3, [pc, #52]	; (800b760 <prvCheckTasksWaitingTermination+0x54>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	3b01      	subs	r3, #1
 800b730:	4a0b      	ldr	r2, [pc, #44]	; (800b760 <prvCheckTasksWaitingTermination+0x54>)
 800b732:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b734:	4b0b      	ldr	r3, [pc, #44]	; (800b764 <prvCheckTasksWaitingTermination+0x58>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	3b01      	subs	r3, #1
 800b73a:	4a0a      	ldr	r2, [pc, #40]	; (800b764 <prvCheckTasksWaitingTermination+0x58>)
 800b73c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b73e:	f000 fee9 	bl	800c514 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 f810 	bl	800b768 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b748:	4b06      	ldr	r3, [pc, #24]	; (800b764 <prvCheckTasksWaitingTermination+0x58>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d1e1      	bne.n	800b714 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b750:	bf00      	nop
 800b752:	bf00      	nop
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	2001471c 	.word	0x2001471c
 800b760:	20014748 	.word	0x20014748
 800b764:	20014730 	.word	0x20014730

0800b768 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b774:	4618      	mov	r0, r3
 800b776:	f7fe fa43 	bl	8009c00 <vPortFree>
			vPortFree( pxTCB );
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f7fe fa40 	bl	8009c00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b780:	bf00      	nop
 800b782:	3708      	adds	r7, #8
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b788:	b480      	push	{r7}
 800b78a:	b083      	sub	sp, #12
 800b78c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b78e:	4b0c      	ldr	r3, [pc, #48]	; (800b7c0 <prvResetNextTaskUnblockTime+0x38>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d104      	bne.n	800b7a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b798:	4b0a      	ldr	r3, [pc, #40]	; (800b7c4 <prvResetNextTaskUnblockTime+0x3c>)
 800b79a:	f04f 32ff 	mov.w	r2, #4294967295
 800b79e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b7a0:	e008      	b.n	800b7b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7a2:	4b07      	ldr	r3, [pc, #28]	; (800b7c0 <prvResetNextTaskUnblockTime+0x38>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	68db      	ldr	r3, [r3, #12]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	4a04      	ldr	r2, [pc, #16]	; (800b7c4 <prvResetNextTaskUnblockTime+0x3c>)
 800b7b2:	6013      	str	r3, [r2, #0]
}
 800b7b4:	bf00      	nop
 800b7b6:	370c      	adds	r7, #12
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr
 800b7c0:	20014700 	.word	0x20014700
 800b7c4:	20014768 	.word	0x20014768

0800b7c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b083      	sub	sp, #12
 800b7cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b7ce:	4b0b      	ldr	r3, [pc, #44]	; (800b7fc <xTaskGetSchedulerState+0x34>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d102      	bne.n	800b7dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	607b      	str	r3, [r7, #4]
 800b7da:	e008      	b.n	800b7ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7dc:	4b08      	ldr	r3, [pc, #32]	; (800b800 <xTaskGetSchedulerState+0x38>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d102      	bne.n	800b7ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b7e4:	2302      	movs	r3, #2
 800b7e6:	607b      	str	r3, [r7, #4]
 800b7e8:	e001      	b.n	800b7ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b7ee:	687b      	ldr	r3, [r7, #4]
	}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr
 800b7fc:	20014754 	.word	0x20014754
 800b800:	20014770 	.word	0x20014770

0800b804 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b810:	2300      	movs	r3, #0
 800b812:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d069      	beq.n	800b8ee <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b81e:	4b36      	ldr	r3, [pc, #216]	; (800b8f8 <xTaskPriorityInherit+0xf4>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b824:	429a      	cmp	r2, r3
 800b826:	d259      	bcs.n	800b8dc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	699b      	ldr	r3, [r3, #24]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	db06      	blt.n	800b83e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b830:	4b31      	ldr	r3, [pc, #196]	; (800b8f8 <xTaskPriorityInherit+0xf4>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b836:	f1c3 020f 	rsb	r2, r3, #15
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	6959      	ldr	r1, [r3, #20]
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b846:	4613      	mov	r3, r2
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	4413      	add	r3, r2
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	4a2b      	ldr	r2, [pc, #172]	; (800b8fc <xTaskPriorityInherit+0xf8>)
 800b850:	4413      	add	r3, r2
 800b852:	4299      	cmp	r1, r3
 800b854:	d13a      	bne.n	800b8cc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	3304      	adds	r3, #4
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7fe fb70 	bl	8009f40 <uxListRemove>
 800b860:	4603      	mov	r3, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	d115      	bne.n	800b892 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86a:	4924      	ldr	r1, [pc, #144]	; (800b8fc <xTaskPriorityInherit+0xf8>)
 800b86c:	4613      	mov	r3, r2
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	4413      	add	r3, r2
 800b872:	009b      	lsls	r3, r3, #2
 800b874:	440b      	add	r3, r1
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d10a      	bne.n	800b892 <xTaskPriorityInherit+0x8e>
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b880:	2201      	movs	r2, #1
 800b882:	fa02 f303 	lsl.w	r3, r2, r3
 800b886:	43da      	mvns	r2, r3
 800b888:	4b1d      	ldr	r3, [pc, #116]	; (800b900 <xTaskPriorityInherit+0xfc>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4013      	ands	r3, r2
 800b88e:	4a1c      	ldr	r2, [pc, #112]	; (800b900 <xTaskPriorityInherit+0xfc>)
 800b890:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b892:	4b19      	ldr	r3, [pc, #100]	; (800b8f8 <xTaskPriorityInherit+0xf4>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	409a      	lsls	r2, r3
 800b8a4:	4b16      	ldr	r3, [pc, #88]	; (800b900 <xTaskPriorityInherit+0xfc>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4313      	orrs	r3, r2
 800b8aa:	4a15      	ldr	r2, [pc, #84]	; (800b900 <xTaskPriorityInherit+0xfc>)
 800b8ac:	6013      	str	r3, [r2, #0]
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	4413      	add	r3, r2
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	4a10      	ldr	r2, [pc, #64]	; (800b8fc <xTaskPriorityInherit+0xf8>)
 800b8bc:	441a      	add	r2, r3
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	3304      	adds	r3, #4
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	4610      	mov	r0, r2
 800b8c6:	f7fe fade 	bl	8009e86 <vListInsertEnd>
 800b8ca:	e004      	b.n	800b8d6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	; (800b8f8 <xTaskPriorityInherit+0xf4>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8d2:	68bb      	ldr	r3, [r7, #8]
 800b8d4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	60fb      	str	r3, [r7, #12]
 800b8da:	e008      	b.n	800b8ee <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b8e0:	4b05      	ldr	r3, [pc, #20]	; (800b8f8 <xTaskPriorityInherit+0xf4>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d201      	bcs.n	800b8ee <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
	}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3710      	adds	r7, #16
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	200145a8 	.word	0x200145a8
 800b8fc:	200145ac 	.word	0x200145ac
 800b900:	20014750 	.word	0x20014750

0800b904 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b904:	b580      	push	{r7, lr}
 800b906:	b086      	sub	sp, #24
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b910:	2300      	movs	r3, #0
 800b912:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d06e      	beq.n	800b9f8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b91a:	4b3a      	ldr	r3, [pc, #232]	; (800ba04 <xTaskPriorityDisinherit+0x100>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	693a      	ldr	r2, [r7, #16]
 800b920:	429a      	cmp	r2, r3
 800b922:	d00a      	beq.n	800b93a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b928:	f383 8811 	msr	BASEPRI, r3
 800b92c:	f3bf 8f6f 	isb	sy
 800b930:	f3bf 8f4f 	dsb	sy
 800b934:	60fb      	str	r3, [r7, #12]
}
 800b936:	bf00      	nop
 800b938:	e7fe      	b.n	800b938 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d10a      	bne.n	800b958 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b946:	f383 8811 	msr	BASEPRI, r3
 800b94a:	f3bf 8f6f 	isb	sy
 800b94e:	f3bf 8f4f 	dsb	sy
 800b952:	60bb      	str	r3, [r7, #8]
}
 800b954:	bf00      	nop
 800b956:	e7fe      	b.n	800b956 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b95c:	1e5a      	subs	r2, r3, #1
 800b95e:	693b      	ldr	r3, [r7, #16]
 800b960:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d044      	beq.n	800b9f8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b972:	2b00      	cmp	r3, #0
 800b974:	d140      	bne.n	800b9f8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	3304      	adds	r3, #4
 800b97a:	4618      	mov	r0, r3
 800b97c:	f7fe fae0 	bl	8009f40 <uxListRemove>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d115      	bne.n	800b9b2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b98a:	491f      	ldr	r1, [pc, #124]	; (800ba08 <xTaskPriorityDisinherit+0x104>)
 800b98c:	4613      	mov	r3, r2
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	4413      	add	r3, r2
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	440b      	add	r3, r1
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d10a      	bne.n	800b9b2 <xTaskPriorityDisinherit+0xae>
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9a6:	43da      	mvns	r2, r3
 800b9a8:	4b18      	ldr	r3, [pc, #96]	; (800ba0c <xTaskPriorityDisinherit+0x108>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4013      	ands	r3, r2
 800b9ae:	4a17      	ldr	r2, [pc, #92]	; (800ba0c <xTaskPriorityDisinherit+0x108>)
 800b9b0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b9b2:	693b      	ldr	r3, [r7, #16]
 800b9b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9be:	f1c3 020f 	rsb	r2, r3, #15
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	409a      	lsls	r2, r3
 800b9ce:	4b0f      	ldr	r3, [pc, #60]	; (800ba0c <xTaskPriorityDisinherit+0x108>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	4a0d      	ldr	r2, [pc, #52]	; (800ba0c <xTaskPriorityDisinherit+0x108>)
 800b9d6:	6013      	str	r3, [r2, #0]
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9dc:	4613      	mov	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4413      	add	r3, r2
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	4a08      	ldr	r2, [pc, #32]	; (800ba08 <xTaskPriorityDisinherit+0x104>)
 800b9e6:	441a      	add	r2, r3
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	3304      	adds	r3, #4
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	4610      	mov	r0, r2
 800b9f0:	f7fe fa49 	bl	8009e86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b9f8:	697b      	ldr	r3, [r7, #20]
	}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3718      	adds	r7, #24
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop
 800ba04:	200145a8 	.word	0x200145a8
 800ba08:	200145ac 	.word	0x200145ac
 800ba0c:	20014750 	.word	0x20014750

0800ba10 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b088      	sub	sp, #32
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	f000 8083 	beq.w	800bb30 <vTaskPriorityDisinheritAfterTimeout+0x120>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ba2a:	69bb      	ldr	r3, [r7, #24]
 800ba2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10a      	bne.n	800ba48 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ba32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba36:	f383 8811 	msr	BASEPRI, r3
 800ba3a:	f3bf 8f6f 	isb	sy
 800ba3e:	f3bf 8f4f 	dsb	sy
 800ba42:	60fb      	str	r3, [r7, #12]
}
 800ba44:	bf00      	nop
 800ba46:	e7fe      	b.n	800ba46 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba4c:	683a      	ldr	r2, [r7, #0]
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d902      	bls.n	800ba58 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	61fb      	str	r3, [r7, #28]
 800ba56:	e002      	b.n	800ba5e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ba58:	69bb      	ldr	r3, [r7, #24]
 800ba5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba5c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba62:	69fa      	ldr	r2, [r7, #28]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d063      	beq.n	800bb30 <vTaskPriorityDisinheritAfterTimeout+0x120>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ba68:	69bb      	ldr	r3, [r7, #24]
 800ba6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba6c:	697a      	ldr	r2, [r7, #20]
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d15e      	bne.n	800bb30 <vTaskPriorityDisinheritAfterTimeout+0x120>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ba72:	4b31      	ldr	r3, [pc, #196]	; (800bb38 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	69ba      	ldr	r2, [r7, #24]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d10a      	bne.n	800ba92 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800ba7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	60bb      	str	r3, [r7, #8]
}
 800ba8e:	bf00      	nop
 800ba90:	e7fe      	b.n	800ba90 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba96:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ba98:	69bb      	ldr	r3, [r7, #24]
 800ba9a:	69fa      	ldr	r2, [r7, #28]
 800ba9c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ba9e:	69bb      	ldr	r3, [r7, #24]
 800baa0:	699b      	ldr	r3, [r3, #24]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	db04      	blt.n	800bab0 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	f1c3 020f 	rsb	r2, r3, #15
 800baac:	69bb      	ldr	r3, [r7, #24]
 800baae:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	6959      	ldr	r1, [r3, #20]
 800bab4:	693a      	ldr	r2, [r7, #16]
 800bab6:	4613      	mov	r3, r2
 800bab8:	009b      	lsls	r3, r3, #2
 800baba:	4413      	add	r3, r2
 800babc:	009b      	lsls	r3, r3, #2
 800babe:	4a1f      	ldr	r2, [pc, #124]	; (800bb3c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800bac0:	4413      	add	r3, r2
 800bac2:	4299      	cmp	r1, r3
 800bac4:	d134      	bne.n	800bb30 <vTaskPriorityDisinheritAfterTimeout+0x120>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bac6:	69bb      	ldr	r3, [r7, #24]
 800bac8:	3304      	adds	r3, #4
 800baca:	4618      	mov	r0, r3
 800bacc:	f7fe fa38 	bl	8009f40 <uxListRemove>
 800bad0:	4603      	mov	r3, r0
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d115      	bne.n	800bb02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bad6:	69bb      	ldr	r3, [r7, #24]
 800bad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bada:	4918      	ldr	r1, [pc, #96]	; (800bb3c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800badc:	4613      	mov	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	440b      	add	r3, r1
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d10a      	bne.n	800bb02 <vTaskPriorityDisinheritAfterTimeout+0xf2>
 800baec:	69bb      	ldr	r3, [r7, #24]
 800baee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf0:	2201      	movs	r2, #1
 800baf2:	fa02 f303 	lsl.w	r3, r2, r3
 800baf6:	43da      	mvns	r2, r3
 800baf8:	4b11      	ldr	r3, [pc, #68]	; (800bb40 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	4013      	ands	r3, r2
 800bafe:	4a10      	ldr	r2, [pc, #64]	; (800bb40 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bb00:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bb02:	69bb      	ldr	r3, [r7, #24]
 800bb04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb06:	2201      	movs	r2, #1
 800bb08:	409a      	lsls	r2, r3
 800bb0a:	4b0d      	ldr	r3, [pc, #52]	; (800bb40 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	4a0b      	ldr	r2, [pc, #44]	; (800bb40 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bb12:	6013      	str	r3, [r2, #0]
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb18:	4613      	mov	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4413      	add	r3, r2
 800bb1e:	009b      	lsls	r3, r3, #2
 800bb20:	4a06      	ldr	r2, [pc, #24]	; (800bb3c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800bb22:	441a      	add	r2, r3
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	3304      	adds	r3, #4
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4610      	mov	r0, r2
 800bb2c:	f7fe f9ab 	bl	8009e86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb30:	bf00      	nop
 800bb32:	3720      	adds	r7, #32
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}
 800bb38:	200145a8 	.word	0x200145a8
 800bb3c:	200145ac 	.word	0x200145ac
 800bb40:	20014750 	.word	0x20014750

0800bb44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bb44:	b480      	push	{r7}
 800bb46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bb48:	4b07      	ldr	r3, [pc, #28]	; (800bb68 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d004      	beq.n	800bb5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800bb50:	4b05      	ldr	r3, [pc, #20]	; (800bb68 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bb56:	3201      	adds	r2, #1
 800bb58:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
 800bb5a:	4b03      	ldr	r3, [pc, #12]	; (800bb68 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
	}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr
 800bb68:	200145a8 	.word	0x200145a8

0800bb6c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b084      	sub	sp, #16
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bb76:	4b29      	ldr	r3, [pc, #164]	; (800bc1c <prvAddCurrentTaskToDelayedList+0xb0>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb7c:	4b28      	ldr	r3, [pc, #160]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	3304      	adds	r3, #4
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7fe f9dc 	bl	8009f40 <uxListRemove>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d10b      	bne.n	800bba6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bb8e:	4b24      	ldr	r3, [pc, #144]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb94:	2201      	movs	r2, #1
 800bb96:	fa02 f303 	lsl.w	r3, r2, r3
 800bb9a:	43da      	mvns	r2, r3
 800bb9c:	4b21      	ldr	r3, [pc, #132]	; (800bc24 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4013      	ands	r3, r2
 800bba2:	4a20      	ldr	r2, [pc, #128]	; (800bc24 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bba4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbac:	d10a      	bne.n	800bbc4 <prvAddCurrentTaskToDelayedList+0x58>
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d007      	beq.n	800bbc4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbb4:	4b1a      	ldr	r3, [pc, #104]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	3304      	adds	r3, #4
 800bbba:	4619      	mov	r1, r3
 800bbbc:	481a      	ldr	r0, [pc, #104]	; (800bc28 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bbbe:	f7fe f962 	bl	8009e86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bbc2:	e026      	b.n	800bc12 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bbc4:	68fa      	ldr	r2, [r7, #12]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4413      	add	r3, r2
 800bbca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bbcc:	4b14      	ldr	r3, [pc, #80]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68ba      	ldr	r2, [r7, #8]
 800bbd2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d209      	bcs.n	800bbf0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbdc:	4b13      	ldr	r3, [pc, #76]	; (800bc2c <prvAddCurrentTaskToDelayedList+0xc0>)
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	4b0f      	ldr	r3, [pc, #60]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	3304      	adds	r3, #4
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	4610      	mov	r0, r2
 800bbea:	f7fe f970 	bl	8009ece <vListInsert>
}
 800bbee:	e010      	b.n	800bc12 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbf0:	4b0f      	ldr	r3, [pc, #60]	; (800bc30 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	4b0a      	ldr	r3, [pc, #40]	; (800bc20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	3304      	adds	r3, #4
 800bbfa:	4619      	mov	r1, r3
 800bbfc:	4610      	mov	r0, r2
 800bbfe:	f7fe f966 	bl	8009ece <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc02:	4b0c      	ldr	r3, [pc, #48]	; (800bc34 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	68ba      	ldr	r2, [r7, #8]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d202      	bcs.n	800bc12 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bc0c:	4a09      	ldr	r2, [pc, #36]	; (800bc34 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	6013      	str	r3, [r2, #0]
}
 800bc12:	bf00      	nop
 800bc14:	3710      	adds	r7, #16
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	2001474c 	.word	0x2001474c
 800bc20:	200145a8 	.word	0x200145a8
 800bc24:	20014750 	.word	0x20014750
 800bc28:	20014734 	.word	0x20014734
 800bc2c:	20014704 	.word	0x20014704
 800bc30:	20014700 	.word	0x20014700
 800bc34:	20014768 	.word	0x20014768

0800bc38 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800bc42:	f000 fad5 	bl	800c1f0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800bc46:	4b11      	ldr	r3, [pc, #68]	; (800bc8c <xTimerCreateTimerTask+0x54>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d00b      	beq.n	800bc66 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800bc4e:	4b10      	ldr	r3, [pc, #64]	; (800bc90 <xTimerCreateTimerTask+0x58>)
 800bc50:	9301      	str	r3, [sp, #4]
 800bc52:	2302      	movs	r3, #2
 800bc54:	9300      	str	r3, [sp, #0]
 800bc56:	2300      	movs	r3, #0
 800bc58:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bc5c:	490d      	ldr	r1, [pc, #52]	; (800bc94 <xTimerCreateTimerTask+0x5c>)
 800bc5e:	480e      	ldr	r0, [pc, #56]	; (800bc98 <xTimerCreateTimerTask+0x60>)
 800bc60:	f7ff f838 	bl	800acd4 <xTaskCreate>
 800bc64:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d10a      	bne.n	800bc82 <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800bc6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc70:	f383 8811 	msr	BASEPRI, r3
 800bc74:	f3bf 8f6f 	isb	sy
 800bc78:	f3bf 8f4f 	dsb	sy
 800bc7c:	603b      	str	r3, [r7, #0]
}
 800bc7e:	bf00      	nop
 800bc80:	e7fe      	b.n	800bc80 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800bc82:	687b      	ldr	r3, [r7, #4]
    }
 800bc84:	4618      	mov	r0, r3
 800bc86:	3708      	adds	r7, #8
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}
 800bc8c:	200147a4 	.word	0x200147a4
 800bc90:	200147a8 	.word	0x200147a8
 800bc94:	08011524 	.word	0x08011524
 800bc98:	0800bdd1 	.word	0x0800bdd1

0800bc9c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b08a      	sub	sp, #40	; 0x28
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	607a      	str	r2, [r7, #4]
 800bca8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10a      	bne.n	800bcca <xTimerGenericCommand+0x2e>
	__asm volatile
 800bcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb8:	f383 8811 	msr	BASEPRI, r3
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	623b      	str	r3, [r7, #32]
}
 800bcc6:	bf00      	nop
 800bcc8:	e7fe      	b.n	800bcc8 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800bcca:	4b1a      	ldr	r3, [pc, #104]	; (800bd34 <xTimerGenericCommand+0x98>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d02a      	beq.n	800bd28 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	2b05      	cmp	r3, #5
 800bce2:	dc18      	bgt.n	800bd16 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bce4:	f7ff fd70 	bl	800b7c8 <xTaskGetSchedulerState>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b02      	cmp	r3, #2
 800bcec:	d109      	bne.n	800bd02 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bcee:	4b11      	ldr	r3, [pc, #68]	; (800bd34 <xTimerGenericCommand+0x98>)
 800bcf0:	6818      	ldr	r0, [r3, #0]
 800bcf2:	f107 0114 	add.w	r1, r7, #20
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bcfa:	f7fe fa35 	bl	800a168 <xQueueGenericSend>
 800bcfe:	6278      	str	r0, [r7, #36]	; 0x24
 800bd00:	e012      	b.n	800bd28 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bd02:	4b0c      	ldr	r3, [pc, #48]	; (800bd34 <xTimerGenericCommand+0x98>)
 800bd04:	6818      	ldr	r0, [r3, #0]
 800bd06:	f107 0114 	add.w	r1, r7, #20
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f7fe fa2b 	bl	800a168 <xQueueGenericSend>
 800bd12:	6278      	str	r0, [r7, #36]	; 0x24
 800bd14:	e008      	b.n	800bd28 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bd16:	4b07      	ldr	r3, [pc, #28]	; (800bd34 <xTimerGenericCommand+0x98>)
 800bd18:	6818      	ldr	r0, [r3, #0]
 800bd1a:	f107 0114 	add.w	r1, r7, #20
 800bd1e:	2300      	movs	r3, #0
 800bd20:	683a      	ldr	r2, [r7, #0]
 800bd22:	f7fe fb1f 	bl	800a364 <xQueueGenericSendFromISR>
 800bd26:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800bd28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3728      	adds	r7, #40	; 0x28
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	200147a4 	.word	0x200147a4

0800bd38 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b088      	sub	sp, #32
 800bd3c:	af02      	add	r7, sp, #8
 800bd3e:	6078      	str	r0, [r7, #4]
 800bd40:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd42:	4b22      	ldr	r3, [pc, #136]	; (800bdcc <prvProcessExpiredTimer+0x94>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	68db      	ldr	r3, [r3, #12]
 800bd4a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	3304      	adds	r3, #4
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fe f8f5 	bl	8009f40 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd5c:	f003 0304 	and.w	r3, r3, #4
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d022      	beq.n	800bdaa <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	699a      	ldr	r2, [r3, #24]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	18d1      	adds	r1, r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	683a      	ldr	r2, [r7, #0]
 800bd70:	6978      	ldr	r0, [r7, #20]
 800bd72:	f000 f8d1 	bl	800bf18 <prvInsertTimerInActiveList>
 800bd76:	4603      	mov	r3, r0
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d01f      	beq.n	800bdbc <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	2300      	movs	r3, #0
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	2100      	movs	r1, #0
 800bd86:	6978      	ldr	r0, [r7, #20]
 800bd88:	f7ff ff88 	bl	800bc9c <xTimerGenericCommand>
 800bd8c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d113      	bne.n	800bdbc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd98:	f383 8811 	msr	BASEPRI, r3
 800bd9c:	f3bf 8f6f 	isb	sy
 800bda0:	f3bf 8f4f 	dsb	sy
 800bda4:	60fb      	str	r3, [r7, #12]
}
 800bda6:	bf00      	nop
 800bda8:	e7fe      	b.n	800bda8 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdb0:	f023 0301 	bic.w	r3, r3, #1
 800bdb4:	b2da      	uxtb	r2, r3
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	6a1b      	ldr	r3, [r3, #32]
 800bdc0:	6978      	ldr	r0, [r7, #20]
 800bdc2:	4798      	blx	r3
    }
 800bdc4:	bf00      	nop
 800bdc6:	3718      	adds	r7, #24
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}
 800bdcc:	2001479c 	.word	0x2001479c

0800bdd0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bdd8:	f107 0308 	add.w	r3, r7, #8
 800bddc:	4618      	mov	r0, r3
 800bdde:	f000 f857 	bl	800be90 <prvGetNextExpireTime>
 800bde2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	4619      	mov	r1, r3
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f000 f803 	bl	800bdf4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800bdee:	f000 f8d5 	bl	800bf9c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bdf2:	e7f1      	b.n	800bdd8 <prvTimerTask+0x8>

0800bdf4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b084      	sub	sp, #16
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
 800bdfc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800bdfe:	f7ff f929 	bl	800b054 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be02:	f107 0308 	add.w	r3, r7, #8
 800be06:	4618      	mov	r0, r3
 800be08:	f000 f866 	bl	800bed8 <prvSampleTimeNow>
 800be0c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d130      	bne.n	800be76 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10a      	bne.n	800be30 <prvProcessTimerOrBlockTask+0x3c>
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	429a      	cmp	r2, r3
 800be20:	d806      	bhi.n	800be30 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800be22:	f7ff f925 	bl	800b070 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800be26:	68f9      	ldr	r1, [r7, #12]
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f7ff ff85 	bl	800bd38 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800be2e:	e024      	b.n	800be7a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d008      	beq.n	800be48 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800be36:	4b13      	ldr	r3, [pc, #76]	; (800be84 <prvProcessTimerOrBlockTask+0x90>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d101      	bne.n	800be44 <prvProcessTimerOrBlockTask+0x50>
 800be40:	2301      	movs	r3, #1
 800be42:	e000      	b.n	800be46 <prvProcessTimerOrBlockTask+0x52>
 800be44:	2300      	movs	r3, #0
 800be46:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800be48:	4b0f      	ldr	r3, [pc, #60]	; (800be88 <prvProcessTimerOrBlockTask+0x94>)
 800be4a:	6818      	ldr	r0, [r3, #0]
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	683a      	ldr	r2, [r7, #0]
 800be54:	4619      	mov	r1, r3
 800be56:	f7fe ff09 	bl	800ac6c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800be5a:	f7ff f909 	bl	800b070 <xTaskResumeAll>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d10a      	bne.n	800be7a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800be64:	4b09      	ldr	r3, [pc, #36]	; (800be8c <prvProcessTimerOrBlockTask+0x98>)
 800be66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be6a:	601a      	str	r2, [r3, #0]
 800be6c:	f3bf 8f4f 	dsb	sy
 800be70:	f3bf 8f6f 	isb	sy
    }
 800be74:	e001      	b.n	800be7a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800be76:	f7ff f8fb 	bl	800b070 <xTaskResumeAll>
    }
 800be7a:	bf00      	nop
 800be7c:	3710      	adds	r7, #16
 800be7e:	46bd      	mov	sp, r7
 800be80:	bd80      	pop	{r7, pc}
 800be82:	bf00      	nop
 800be84:	200147a0 	.word	0x200147a0
 800be88:	200147a4 	.word	0x200147a4
 800be8c:	e000ed04 	.word	0xe000ed04

0800be90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800be90:	b480      	push	{r7}
 800be92:	b085      	sub	sp, #20
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800be98:	4b0e      	ldr	r3, [pc, #56]	; (800bed4 <prvGetNextExpireTime+0x44>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d101      	bne.n	800bea6 <prvGetNextExpireTime+0x16>
 800bea2:	2201      	movs	r2, #1
 800bea4:	e000      	b.n	800bea8 <prvGetNextExpireTime+0x18>
 800bea6:	2200      	movs	r2, #0
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d105      	bne.n	800bec0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800beb4:	4b07      	ldr	r3, [pc, #28]	; (800bed4 <prvGetNextExpireTime+0x44>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	68db      	ldr	r3, [r3, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	60fb      	str	r3, [r7, #12]
 800bebe:	e001      	b.n	800bec4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800bec0:	2300      	movs	r3, #0
 800bec2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800bec4:	68fb      	ldr	r3, [r7, #12]
    }
 800bec6:	4618      	mov	r0, r3
 800bec8:	3714      	adds	r7, #20
 800beca:	46bd      	mov	sp, r7
 800becc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop
 800bed4:	2001479c 	.word	0x2001479c

0800bed8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800bed8:	b580      	push	{r7, lr}
 800beda:	b084      	sub	sp, #16
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800bee0:	f7ff f962 	bl	800b1a8 <xTaskGetTickCount>
 800bee4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800bee6:	4b0b      	ldr	r3, [pc, #44]	; (800bf14 <prvSampleTimeNow+0x3c>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	68fa      	ldr	r2, [r7, #12]
 800beec:	429a      	cmp	r2, r3
 800beee:	d205      	bcs.n	800befc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800bef0:	f000 f91a 	bl	800c128 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	601a      	str	r2, [r3, #0]
 800befa:	e002      	b.n	800bf02 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800bf02:	4a04      	ldr	r2, [pc, #16]	; (800bf14 <prvSampleTimeNow+0x3c>)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800bf08:	68fb      	ldr	r3, [r7, #12]
    }
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	200147ac 	.word	0x200147ac

0800bf18 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b086      	sub	sp, #24
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	60f8      	str	r0, [r7, #12]
 800bf20:	60b9      	str	r1, [r7, #8]
 800bf22:	607a      	str	r2, [r7, #4]
 800bf24:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800bf26:	2300      	movs	r3, #0
 800bf28:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	68ba      	ldr	r2, [r7, #8]
 800bf2e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	68fa      	ldr	r2, [r7, #12]
 800bf34:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800bf36:	68ba      	ldr	r2, [r7, #8]
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d812      	bhi.n	800bf64 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf3e:	687a      	ldr	r2, [r7, #4]
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	1ad2      	subs	r2, r2, r3
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d302      	bcc.n	800bf52 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	617b      	str	r3, [r7, #20]
 800bf50:	e01b      	b.n	800bf8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bf52:	4b10      	ldr	r3, [pc, #64]	; (800bf94 <prvInsertTimerInActiveList+0x7c>)
 800bf54:	681a      	ldr	r2, [r3, #0]
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	3304      	adds	r3, #4
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	4610      	mov	r0, r2
 800bf5e:	f7fd ffb6 	bl	8009ece <vListInsert>
 800bf62:	e012      	b.n	800bf8a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d206      	bcs.n	800bf7a <prvInsertTimerInActiveList+0x62>
 800bf6c:	68ba      	ldr	r2, [r7, #8]
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d302      	bcc.n	800bf7a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800bf74:	2301      	movs	r3, #1
 800bf76:	617b      	str	r3, [r7, #20]
 800bf78:	e007      	b.n	800bf8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf7a:	4b07      	ldr	r3, [pc, #28]	; (800bf98 <prvInsertTimerInActiveList+0x80>)
 800bf7c:	681a      	ldr	r2, [r3, #0]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	3304      	adds	r3, #4
 800bf82:	4619      	mov	r1, r3
 800bf84:	4610      	mov	r0, r2
 800bf86:	f7fd ffa2 	bl	8009ece <vListInsert>
            }
        }

        return xProcessTimerNow;
 800bf8a:	697b      	ldr	r3, [r7, #20]
    }
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3718      	adds	r7, #24
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	200147a0 	.word	0x200147a0
 800bf98:	2001479c 	.word	0x2001479c

0800bf9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b08c      	sub	sp, #48	; 0x30
 800bfa0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bfa2:	e0ae      	b.n	800c102 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	f2c0 80aa 	blt.w	800c100 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bfb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfb2:	695b      	ldr	r3, [r3, #20]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d004      	beq.n	800bfc2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfba:	3304      	adds	r3, #4
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f7fd ffbf 	bl	8009f40 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bfc2:	1d3b      	adds	r3, r7, #4
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f7ff ff87 	bl	800bed8 <prvSampleTimeNow>
 800bfca:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800bfcc:	68bb      	ldr	r3, [r7, #8]
 800bfce:	2b09      	cmp	r3, #9
 800bfd0:	f200 8097 	bhi.w	800c102 <prvProcessReceivedCommands+0x166>
 800bfd4:	a201      	add	r2, pc, #4	; (adr r2, 800bfdc <prvProcessReceivedCommands+0x40>)
 800bfd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfda:	bf00      	nop
 800bfdc:	0800c005 	.word	0x0800c005
 800bfe0:	0800c005 	.word	0x0800c005
 800bfe4:	0800c005 	.word	0x0800c005
 800bfe8:	0800c079 	.word	0x0800c079
 800bfec:	0800c08d 	.word	0x0800c08d
 800bff0:	0800c0d7 	.word	0x0800c0d7
 800bff4:	0800c005 	.word	0x0800c005
 800bff8:	0800c005 	.word	0x0800c005
 800bffc:	0800c079 	.word	0x0800c079
 800c000:	0800c08d 	.word	0x0800c08d
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c00a:	f043 0301 	orr.w	r3, r3, #1
 800c00e:	b2da      	uxtb	r2, r3
 800c010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c016:	68fa      	ldr	r2, [r7, #12]
 800c018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c01a:	699b      	ldr	r3, [r3, #24]
 800c01c:	18d1      	adds	r1, r2, r3
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	6a3a      	ldr	r2, [r7, #32]
 800c022:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c024:	f7ff ff78 	bl	800bf18 <prvInsertTimerInActiveList>
 800c028:	4603      	mov	r3, r0
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d069      	beq.n	800c102 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c030:	6a1b      	ldr	r3, [r3, #32]
 800c032:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c034:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c03c:	f003 0304 	and.w	r3, r3, #4
 800c040:	2b00      	cmp	r3, #0
 800c042:	d05e      	beq.n	800c102 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c048:	699b      	ldr	r3, [r3, #24]
 800c04a:	441a      	add	r2, r3
 800c04c:	2300      	movs	r3, #0
 800c04e:	9300      	str	r3, [sp, #0]
 800c050:	2300      	movs	r3, #0
 800c052:	2100      	movs	r1, #0
 800c054:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c056:	f7ff fe21 	bl	800bc9c <xTimerGenericCommand>
 800c05a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800c05c:	69fb      	ldr	r3, [r7, #28]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d14f      	bne.n	800c102 <prvProcessReceivedCommands+0x166>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c066:	f383 8811 	msr	BASEPRI, r3
 800c06a:	f3bf 8f6f 	isb	sy
 800c06e:	f3bf 8f4f 	dsb	sy
 800c072:	61bb      	str	r3, [r7, #24]
}
 800c074:	bf00      	nop
 800c076:	e7fe      	b.n	800c076 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c07e:	f023 0301 	bic.w	r3, r3, #1
 800c082:	b2da      	uxtb	r2, r3
 800c084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800c08a:	e03a      	b.n	800c102 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c08e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c092:	f043 0301 	orr.w	r3, r3, #1
 800c096:	b2da      	uxtb	r2, r3
 800c098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c09a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c09e:	68fa      	ldr	r2, [r7, #12]
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a6:	699b      	ldr	r3, [r3, #24]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d10a      	bne.n	800c0c2 <prvProcessReceivedCommands+0x126>
	__asm volatile
 800c0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b0:	f383 8811 	msr	BASEPRI, r3
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	f3bf 8f4f 	dsb	sy
 800c0bc:	617b      	str	r3, [r7, #20]
}
 800c0be:	bf00      	nop
 800c0c0:	e7fe      	b.n	800c0c0 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c4:	699a      	ldr	r2, [r3, #24]
 800c0c6:	6a3b      	ldr	r3, [r7, #32]
 800c0c8:	18d1      	adds	r1, r2, r3
 800c0ca:	6a3b      	ldr	r3, [r7, #32]
 800c0cc:	6a3a      	ldr	r2, [r7, #32]
 800c0ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c0d0:	f7ff ff22 	bl	800bf18 <prvInsertTimerInActiveList>
                        break;
 800c0d4:	e015      	b.n	800c102 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0dc:	f003 0302 	and.w	r3, r3, #2
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d103      	bne.n	800c0ec <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 800c0e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c0e6:	f7fd fd8b 	bl	8009c00 <vPortFree>
 800c0ea:	e00a      	b.n	800c102 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0f2:	f023 0301 	bic.w	r3, r3, #1
 800c0f6:	b2da      	uxtb	r2, r3
 800c0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800c0fe:	e000      	b.n	800c102 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800c100:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c102:	4b08      	ldr	r3, [pc, #32]	; (800c124 <prvProcessReceivedCommands+0x188>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f107 0108 	add.w	r1, r7, #8
 800c10a:	2200      	movs	r2, #0
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7fe fa6f 	bl	800a5f0 <xQueueReceive>
 800c112:	4603      	mov	r3, r0
 800c114:	2b00      	cmp	r3, #0
 800c116:	f47f af45 	bne.w	800bfa4 <prvProcessReceivedCommands+0x8>
        }
    }
 800c11a:	bf00      	nop
 800c11c:	bf00      	nop
 800c11e:	3728      	adds	r7, #40	; 0x28
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}
 800c124:	200147a4 	.word	0x200147a4

0800c128 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800c128:	b580      	push	{r7, lr}
 800c12a:	b088      	sub	sp, #32
 800c12c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c12e:	e048      	b.n	800c1c2 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c130:	4b2d      	ldr	r3, [pc, #180]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	68db      	ldr	r3, [r3, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c13a:	4b2b      	ldr	r3, [pc, #172]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	68db      	ldr	r3, [r3, #12]
 800c140:	68db      	ldr	r3, [r3, #12]
 800c142:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	3304      	adds	r3, #4
 800c148:	4618      	mov	r0, r3
 800c14a:	f7fd fef9 	bl	8009f40 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	6a1b      	ldr	r3, [r3, #32]
 800c152:	68f8      	ldr	r0, [r7, #12]
 800c154:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c15c:	f003 0304 	and.w	r3, r3, #4
 800c160:	2b00      	cmp	r3, #0
 800c162:	d02e      	beq.n	800c1c2 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	699b      	ldr	r3, [r3, #24]
 800c168:	693a      	ldr	r2, [r7, #16]
 800c16a:	4413      	add	r3, r2
 800c16c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800c16e:	68ba      	ldr	r2, [r7, #8]
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	429a      	cmp	r2, r3
 800c174:	d90e      	bls.n	800c194 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	68ba      	ldr	r2, [r7, #8]
 800c17a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	68fa      	ldr	r2, [r7, #12]
 800c180:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c182:	4b19      	ldr	r3, [pc, #100]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	3304      	adds	r3, #4
 800c18a:	4619      	mov	r1, r3
 800c18c:	4610      	mov	r0, r2
 800c18e:	f7fd fe9e 	bl	8009ece <vListInsert>
 800c192:	e016      	b.n	800c1c2 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c194:	2300      	movs	r3, #0
 800c196:	9300      	str	r3, [sp, #0]
 800c198:	2300      	movs	r3, #0
 800c19a:	693a      	ldr	r2, [r7, #16]
 800c19c:	2100      	movs	r1, #0
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f7ff fd7c 	bl	800bc9c <xTimerGenericCommand>
 800c1a4:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d10a      	bne.n	800c1c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b0:	f383 8811 	msr	BASEPRI, r3
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	f3bf 8f4f 	dsb	sy
 800c1bc:	603b      	str	r3, [r7, #0]
}
 800c1be:	bf00      	nop
 800c1c0:	e7fe      	b.n	800c1c0 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1c2:	4b09      	ldr	r3, [pc, #36]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d1b1      	bne.n	800c130 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800c1cc:	4b06      	ldr	r3, [pc, #24]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800c1d2:	4b06      	ldr	r3, [pc, #24]	; (800c1ec <prvSwitchTimerLists+0xc4>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	4a04      	ldr	r2, [pc, #16]	; (800c1e8 <prvSwitchTimerLists+0xc0>)
 800c1d8:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800c1da:	4a04      	ldr	r2, [pc, #16]	; (800c1ec <prvSwitchTimerLists+0xc4>)
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	6013      	str	r3, [r2, #0]
    }
 800c1e0:	bf00      	nop
 800c1e2:	3718      	adds	r7, #24
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}
 800c1e8:	2001479c 	.word	0x2001479c
 800c1ec:	200147a0 	.word	0x200147a0

0800c1f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800c1f4:	f000 f95e 	bl	800c4b4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800c1f8:	4b12      	ldr	r3, [pc, #72]	; (800c244 <prvCheckForValidListAndQueue+0x54>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d11d      	bne.n	800c23c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800c200:	4811      	ldr	r0, [pc, #68]	; (800c248 <prvCheckForValidListAndQueue+0x58>)
 800c202:	f7fd fe13 	bl	8009e2c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800c206:	4811      	ldr	r0, [pc, #68]	; (800c24c <prvCheckForValidListAndQueue+0x5c>)
 800c208:	f7fd fe10 	bl	8009e2c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800c20c:	4b10      	ldr	r3, [pc, #64]	; (800c250 <prvCheckForValidListAndQueue+0x60>)
 800c20e:	4a0e      	ldr	r2, [pc, #56]	; (800c248 <prvCheckForValidListAndQueue+0x58>)
 800c210:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800c212:	4b10      	ldr	r3, [pc, #64]	; (800c254 <prvCheckForValidListAndQueue+0x64>)
 800c214:	4a0d      	ldr	r2, [pc, #52]	; (800c24c <prvCheckForValidListAndQueue+0x5c>)
 800c216:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800c218:	2200      	movs	r2, #0
 800c21a:	210c      	movs	r1, #12
 800c21c:	200a      	movs	r0, #10
 800c21e:	f7fd ff21 	bl	800a064 <xQueueGenericCreate>
 800c222:	4603      	mov	r3, r0
 800c224:	4a07      	ldr	r2, [pc, #28]	; (800c244 <prvCheckForValidListAndQueue+0x54>)
 800c226:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800c228:	4b06      	ldr	r3, [pc, #24]	; (800c244 <prvCheckForValidListAndQueue+0x54>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d005      	beq.n	800c23c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c230:	4b04      	ldr	r3, [pc, #16]	; (800c244 <prvCheckForValidListAndQueue+0x54>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	4908      	ldr	r1, [pc, #32]	; (800c258 <prvCheckForValidListAndQueue+0x68>)
 800c236:	4618      	mov	r0, r3
 800c238:	f7fe fcee 	bl	800ac18 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800c23c:	f000 f96a 	bl	800c514 <vPortExitCritical>
    }
 800c240:	bf00      	nop
 800c242:	bd80      	pop	{r7, pc}
 800c244:	200147a4 	.word	0x200147a4
 800c248:	20014774 	.word	0x20014774
 800c24c:	20014788 	.word	0x20014788
 800c250:	2001479c 	.word	0x2001479c
 800c254:	200147a0 	.word	0x200147a0
 800c258:	0801152c 	.word	0x0801152c

0800c25c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	60f8      	str	r0, [r7, #12]
 800c264:	60b9      	str	r1, [r7, #8]
 800c266:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	3b04      	subs	r3, #4
 800c26c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c274:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	3b04      	subs	r3, #4
 800c27a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	f023 0201 	bic.w	r2, r3, #1
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	3b04      	subs	r3, #4
 800c28a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c28c:	4a0c      	ldr	r2, [pc, #48]	; (800c2c0 <pxPortInitialiseStack+0x64>)
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	3b14      	subs	r3, #20
 800c296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3b04      	subs	r3, #4
 800c2a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f06f 0202 	mvn.w	r2, #2
 800c2aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	3b20      	subs	r3, #32
 800c2b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	3714      	adds	r7, #20
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr
 800c2c0:	0800c2c5 	.word	0x0800c2c5

0800c2c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b085      	sub	sp, #20
 800c2c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c2ce:	4b12      	ldr	r3, [pc, #72]	; (800c318 <prvTaskExitError+0x54>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2d6:	d00a      	beq.n	800c2ee <prvTaskExitError+0x2a>
	__asm volatile
 800c2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2dc:	f383 8811 	msr	BASEPRI, r3
 800c2e0:	f3bf 8f6f 	isb	sy
 800c2e4:	f3bf 8f4f 	dsb	sy
 800c2e8:	60fb      	str	r3, [r7, #12]
}
 800c2ea:	bf00      	nop
 800c2ec:	e7fe      	b.n	800c2ec <prvTaskExitError+0x28>
	__asm volatile
 800c2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f2:	f383 8811 	msr	BASEPRI, r3
 800c2f6:	f3bf 8f6f 	isb	sy
 800c2fa:	f3bf 8f4f 	dsb	sy
 800c2fe:	60bb      	str	r3, [r7, #8]
}
 800c300:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c302:	bf00      	nop
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d0fc      	beq.n	800c304 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c30a:	bf00      	nop
 800c30c:	bf00      	nop
 800c30e:	3714      	adds	r7, #20
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr
 800c318:	20000028 	.word	0x20000028
 800c31c:	00000000 	.word	0x00000000

0800c320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c320:	4b07      	ldr	r3, [pc, #28]	; (800c340 <pxCurrentTCBConst2>)
 800c322:	6819      	ldr	r1, [r3, #0]
 800c324:	6808      	ldr	r0, [r1, #0]
 800c326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c32a:	f380 8809 	msr	PSP, r0
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f04f 0000 	mov.w	r0, #0
 800c336:	f380 8811 	msr	BASEPRI, r0
 800c33a:	4770      	bx	lr
 800c33c:	f3af 8000 	nop.w

0800c340 <pxCurrentTCBConst2>:
 800c340:	200145a8 	.word	0x200145a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c344:	bf00      	nop
 800c346:	bf00      	nop

0800c348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c348:	4808      	ldr	r0, [pc, #32]	; (800c36c <prvPortStartFirstTask+0x24>)
 800c34a:	6800      	ldr	r0, [r0, #0]
 800c34c:	6800      	ldr	r0, [r0, #0]
 800c34e:	f380 8808 	msr	MSP, r0
 800c352:	f04f 0000 	mov.w	r0, #0
 800c356:	f380 8814 	msr	CONTROL, r0
 800c35a:	b662      	cpsie	i
 800c35c:	b661      	cpsie	f
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	f3bf 8f6f 	isb	sy
 800c366:	df00      	svc	0
 800c368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c36a:	bf00      	nop
 800c36c:	e000ed08 	.word	0xe000ed08

0800c370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b086      	sub	sp, #24
 800c374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c376:	4b46      	ldr	r3, [pc, #280]	; (800c490 <xPortStartScheduler+0x120>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4a46      	ldr	r2, [pc, #280]	; (800c494 <xPortStartScheduler+0x124>)
 800c37c:	4293      	cmp	r3, r2
 800c37e:	d10a      	bne.n	800c396 <xPortStartScheduler+0x26>
	__asm volatile
 800c380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	613b      	str	r3, [r7, #16]
}
 800c392:	bf00      	nop
 800c394:	e7fe      	b.n	800c394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c396:	4b3e      	ldr	r3, [pc, #248]	; (800c490 <xPortStartScheduler+0x120>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a3f      	ldr	r2, [pc, #252]	; (800c498 <xPortStartScheduler+0x128>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d10a      	bne.n	800c3b6 <xPortStartScheduler+0x46>
	__asm volatile
 800c3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a4:	f383 8811 	msr	BASEPRI, r3
 800c3a8:	f3bf 8f6f 	isb	sy
 800c3ac:	f3bf 8f4f 	dsb	sy
 800c3b0:	60fb      	str	r3, [r7, #12]
}
 800c3b2:	bf00      	nop
 800c3b4:	e7fe      	b.n	800c3b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c3b6:	4b39      	ldr	r3, [pc, #228]	; (800c49c <xPortStartScheduler+0x12c>)
 800c3b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	22ff      	movs	r2, #255	; 0xff
 800c3c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	b2db      	uxtb	r3, r3
 800c3ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3d0:	78fb      	ldrb	r3, [r7, #3]
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c3d8:	b2da      	uxtb	r2, r3
 800c3da:	4b31      	ldr	r3, [pc, #196]	; (800c4a0 <xPortStartScheduler+0x130>)
 800c3dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3de:	4b31      	ldr	r3, [pc, #196]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c3e0:	2207      	movs	r2, #7
 800c3e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3e4:	e009      	b.n	800c3fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c3e6:	4b2f      	ldr	r3, [pc, #188]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	3b01      	subs	r3, #1
 800c3ec:	4a2d      	ldr	r2, [pc, #180]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c3ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c3f0:	78fb      	ldrb	r3, [r7, #3]
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	005b      	lsls	r3, r3, #1
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3fa:	78fb      	ldrb	r3, [r7, #3]
 800c3fc:	b2db      	uxtb	r3, r3
 800c3fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c402:	2b80      	cmp	r3, #128	; 0x80
 800c404:	d0ef      	beq.n	800c3e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c406:	4b27      	ldr	r3, [pc, #156]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f1c3 0307 	rsb	r3, r3, #7
 800c40e:	2b04      	cmp	r3, #4
 800c410:	d00a      	beq.n	800c428 <xPortStartScheduler+0xb8>
	__asm volatile
 800c412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c416:	f383 8811 	msr	BASEPRI, r3
 800c41a:	f3bf 8f6f 	isb	sy
 800c41e:	f3bf 8f4f 	dsb	sy
 800c422:	60bb      	str	r3, [r7, #8]
}
 800c424:	bf00      	nop
 800c426:	e7fe      	b.n	800c426 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c428:	4b1e      	ldr	r3, [pc, #120]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	021b      	lsls	r3, r3, #8
 800c42e:	4a1d      	ldr	r2, [pc, #116]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c430:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c432:	4b1c      	ldr	r3, [pc, #112]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c43a:	4a1a      	ldr	r2, [pc, #104]	; (800c4a4 <xPortStartScheduler+0x134>)
 800c43c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	b2da      	uxtb	r2, r3
 800c442:	697b      	ldr	r3, [r7, #20]
 800c444:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c446:	4b18      	ldr	r3, [pc, #96]	; (800c4a8 <xPortStartScheduler+0x138>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	4a17      	ldr	r2, [pc, #92]	; (800c4a8 <xPortStartScheduler+0x138>)
 800c44c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c450:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c452:	4b15      	ldr	r3, [pc, #84]	; (800c4a8 <xPortStartScheduler+0x138>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a14      	ldr	r2, [pc, #80]	; (800c4a8 <xPortStartScheduler+0x138>)
 800c458:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c45c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c45e:	f000 f8dd 	bl	800c61c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c462:	4b12      	ldr	r3, [pc, #72]	; (800c4ac <xPortStartScheduler+0x13c>)
 800c464:	2200      	movs	r2, #0
 800c466:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c468:	f000 f8fc 	bl	800c664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c46c:	4b10      	ldr	r3, [pc, #64]	; (800c4b0 <xPortStartScheduler+0x140>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	4a0f      	ldr	r2, [pc, #60]	; (800c4b0 <xPortStartScheduler+0x140>)
 800c472:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c476:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c478:	f7ff ff66 	bl	800c348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c47c:	f7fe ff5c 	bl	800b338 <vTaskSwitchContext>
	prvTaskExitError();
 800c480:	f7ff ff20 	bl	800c2c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c484:	2300      	movs	r3, #0
}
 800c486:	4618      	mov	r0, r3
 800c488:	3718      	adds	r7, #24
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	e000ed00 	.word	0xe000ed00
 800c494:	410fc271 	.word	0x410fc271
 800c498:	410fc270 	.word	0x410fc270
 800c49c:	e000e400 	.word	0xe000e400
 800c4a0:	200147b0 	.word	0x200147b0
 800c4a4:	200147b4 	.word	0x200147b4
 800c4a8:	e000ed20 	.word	0xe000ed20
 800c4ac:	20000028 	.word	0x20000028
 800c4b0:	e000ef34 	.word	0xe000ef34

0800c4b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
	__asm volatile
 800c4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4be:	f383 8811 	msr	BASEPRI, r3
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	f3bf 8f4f 	dsb	sy
 800c4ca:	607b      	str	r3, [r7, #4]
}
 800c4cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c4ce:	4b0f      	ldr	r3, [pc, #60]	; (800c50c <vPortEnterCritical+0x58>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	4a0d      	ldr	r2, [pc, #52]	; (800c50c <vPortEnterCritical+0x58>)
 800c4d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c4d8:	4b0c      	ldr	r3, [pc, #48]	; (800c50c <vPortEnterCritical+0x58>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	d10f      	bne.n	800c500 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4e0:	4b0b      	ldr	r3, [pc, #44]	; (800c510 <vPortEnterCritical+0x5c>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d00a      	beq.n	800c500 <vPortEnterCritical+0x4c>
	__asm volatile
 800c4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ee:	f383 8811 	msr	BASEPRI, r3
 800c4f2:	f3bf 8f6f 	isb	sy
 800c4f6:	f3bf 8f4f 	dsb	sy
 800c4fa:	603b      	str	r3, [r7, #0]
}
 800c4fc:	bf00      	nop
 800c4fe:	e7fe      	b.n	800c4fe <vPortEnterCritical+0x4a>
	}
}
 800c500:	bf00      	nop
 800c502:	370c      	adds	r7, #12
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr
 800c50c:	20000028 	.word	0x20000028
 800c510:	e000ed04 	.word	0xe000ed04

0800c514 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c514:	b480      	push	{r7}
 800c516:	b083      	sub	sp, #12
 800c518:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c51a:	4b12      	ldr	r3, [pc, #72]	; (800c564 <vPortExitCritical+0x50>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d10a      	bne.n	800c538 <vPortExitCritical+0x24>
	__asm volatile
 800c522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c526:	f383 8811 	msr	BASEPRI, r3
 800c52a:	f3bf 8f6f 	isb	sy
 800c52e:	f3bf 8f4f 	dsb	sy
 800c532:	607b      	str	r3, [r7, #4]
}
 800c534:	bf00      	nop
 800c536:	e7fe      	b.n	800c536 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c538:	4b0a      	ldr	r3, [pc, #40]	; (800c564 <vPortExitCritical+0x50>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	3b01      	subs	r3, #1
 800c53e:	4a09      	ldr	r2, [pc, #36]	; (800c564 <vPortExitCritical+0x50>)
 800c540:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c542:	4b08      	ldr	r3, [pc, #32]	; (800c564 <vPortExitCritical+0x50>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d105      	bne.n	800c556 <vPortExitCritical+0x42>
 800c54a:	2300      	movs	r3, #0
 800c54c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	f383 8811 	msr	BASEPRI, r3
}
 800c554:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c556:	bf00      	nop
 800c558:	370c      	adds	r7, #12
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	20000028 	.word	0x20000028
	...

0800c570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c570:	f3ef 8009 	mrs	r0, PSP
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	4b15      	ldr	r3, [pc, #84]	; (800c5d0 <pxCurrentTCBConst>)
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	f01e 0f10 	tst.w	lr, #16
 800c580:	bf08      	it	eq
 800c582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58a:	6010      	str	r0, [r2, #0]
 800c58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c590:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c594:	f380 8811 	msr	BASEPRI, r0
 800c598:	f3bf 8f4f 	dsb	sy
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f7fe feca 	bl	800b338 <vTaskSwitchContext>
 800c5a4:	f04f 0000 	mov.w	r0, #0
 800c5a8:	f380 8811 	msr	BASEPRI, r0
 800c5ac:	bc09      	pop	{r0, r3}
 800c5ae:	6819      	ldr	r1, [r3, #0]
 800c5b0:	6808      	ldr	r0, [r1, #0]
 800c5b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b6:	f01e 0f10 	tst.w	lr, #16
 800c5ba:	bf08      	it	eq
 800c5bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5c0:	f380 8809 	msr	PSP, r0
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop
 800c5cc:	f3af 8000 	nop.w

0800c5d0 <pxCurrentTCBConst>:
 800c5d0:	200145a8 	.word	0x200145a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop

0800c5d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5e2:	f383 8811 	msr	BASEPRI, r3
 800c5e6:	f3bf 8f6f 	isb	sy
 800c5ea:	f3bf 8f4f 	dsb	sy
 800c5ee:	607b      	str	r3, [r7, #4]
}
 800c5f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c5f2:	f7fe fde9 	bl	800b1c8 <xTaskIncrementTick>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d003      	beq.n	800c604 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c5fc:	4b06      	ldr	r3, [pc, #24]	; (800c618 <SysTick_Handler+0x40>)
 800c5fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c602:	601a      	str	r2, [r3, #0]
 800c604:	2300      	movs	r3, #0
 800c606:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	f383 8811 	msr	BASEPRI, r3
}
 800c60e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c610:	bf00      	nop
 800c612:	3708      	adds	r7, #8
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	e000ed04 	.word	0xe000ed04

0800c61c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c61c:	b480      	push	{r7}
 800c61e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c620:	4b0b      	ldr	r3, [pc, #44]	; (800c650 <vPortSetupTimerInterrupt+0x34>)
 800c622:	2200      	movs	r2, #0
 800c624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c626:	4b0b      	ldr	r3, [pc, #44]	; (800c654 <vPortSetupTimerInterrupt+0x38>)
 800c628:	2200      	movs	r2, #0
 800c62a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c62c:	4b0a      	ldr	r3, [pc, #40]	; (800c658 <vPortSetupTimerInterrupt+0x3c>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a0a      	ldr	r2, [pc, #40]	; (800c65c <vPortSetupTimerInterrupt+0x40>)
 800c632:	fba2 2303 	umull	r2, r3, r2, r3
 800c636:	099b      	lsrs	r3, r3, #6
 800c638:	4a09      	ldr	r2, [pc, #36]	; (800c660 <vPortSetupTimerInterrupt+0x44>)
 800c63a:	3b01      	subs	r3, #1
 800c63c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c63e:	4b04      	ldr	r3, [pc, #16]	; (800c650 <vPortSetupTimerInterrupt+0x34>)
 800c640:	2207      	movs	r2, #7
 800c642:	601a      	str	r2, [r3, #0]
}
 800c644:	bf00      	nop
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	e000e010 	.word	0xe000e010
 800c654:	e000e018 	.word	0xe000e018
 800c658:	20000004 	.word	0x20000004
 800c65c:	10624dd3 	.word	0x10624dd3
 800c660:	e000e014 	.word	0xe000e014

0800c664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c664:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c674 <vPortEnableVFP+0x10>
 800c668:	6801      	ldr	r1, [r0, #0]
 800c66a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c66e:	6001      	str	r1, [r0, #0]
 800c670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c672:	bf00      	nop
 800c674:	e000ed88 	.word	0xe000ed88

0800c678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c678:	b480      	push	{r7}
 800c67a:	b085      	sub	sp, #20
 800c67c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c67e:	f3ef 8305 	mrs	r3, IPSR
 800c682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2b0f      	cmp	r3, #15
 800c688:	d914      	bls.n	800c6b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c68a:	4a17      	ldr	r2, [pc, #92]	; (800c6e8 <vPortValidateInterruptPriority+0x70>)
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	4413      	add	r3, r2
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c694:	4b15      	ldr	r3, [pc, #84]	; (800c6ec <vPortValidateInterruptPriority+0x74>)
 800c696:	781b      	ldrb	r3, [r3, #0]
 800c698:	7afa      	ldrb	r2, [r7, #11]
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d20a      	bcs.n	800c6b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a2:	f383 8811 	msr	BASEPRI, r3
 800c6a6:	f3bf 8f6f 	isb	sy
 800c6aa:	f3bf 8f4f 	dsb	sy
 800c6ae:	607b      	str	r3, [r7, #4]
}
 800c6b0:	bf00      	nop
 800c6b2:	e7fe      	b.n	800c6b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c6b4:	4b0e      	ldr	r3, [pc, #56]	; (800c6f0 <vPortValidateInterruptPriority+0x78>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c6bc:	4b0d      	ldr	r3, [pc, #52]	; (800c6f4 <vPortValidateInterruptPriority+0x7c>)
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d90a      	bls.n	800c6da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6c8:	f383 8811 	msr	BASEPRI, r3
 800c6cc:	f3bf 8f6f 	isb	sy
 800c6d0:	f3bf 8f4f 	dsb	sy
 800c6d4:	603b      	str	r3, [r7, #0]
}
 800c6d6:	bf00      	nop
 800c6d8:	e7fe      	b.n	800c6d8 <vPortValidateInterruptPriority+0x60>
	}
 800c6da:	bf00      	nop
 800c6dc:	3714      	adds	r7, #20
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr
 800c6e6:	bf00      	nop
 800c6e8:	e000e3f0 	.word	0xe000e3f0
 800c6ec:	200147b0 	.word	0x200147b0
 800c6f0:	e000ed0c 	.word	0xe000ed0c
 800c6f4:	200147b4 	.word	0x200147b4

0800c6f8 <__errno>:
 800c6f8:	4b01      	ldr	r3, [pc, #4]	; (800c700 <__errno+0x8>)
 800c6fa:	6818      	ldr	r0, [r3, #0]
 800c6fc:	4770      	bx	lr
 800c6fe:	bf00      	nop
 800c700:	2000002c 	.word	0x2000002c

0800c704 <__libc_init_array>:
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	4d0d      	ldr	r5, [pc, #52]	; (800c73c <__libc_init_array+0x38>)
 800c708:	4c0d      	ldr	r4, [pc, #52]	; (800c740 <__libc_init_array+0x3c>)
 800c70a:	1b64      	subs	r4, r4, r5
 800c70c:	10a4      	asrs	r4, r4, #2
 800c70e:	2600      	movs	r6, #0
 800c710:	42a6      	cmp	r6, r4
 800c712:	d109      	bne.n	800c728 <__libc_init_array+0x24>
 800c714:	4d0b      	ldr	r5, [pc, #44]	; (800c744 <__libc_init_array+0x40>)
 800c716:	4c0c      	ldr	r4, [pc, #48]	; (800c748 <__libc_init_array+0x44>)
 800c718:	f004 fd2c 	bl	8011174 <_init>
 800c71c:	1b64      	subs	r4, r4, r5
 800c71e:	10a4      	asrs	r4, r4, #2
 800c720:	2600      	movs	r6, #0
 800c722:	42a6      	cmp	r6, r4
 800c724:	d105      	bne.n	800c732 <__libc_init_array+0x2e>
 800c726:	bd70      	pop	{r4, r5, r6, pc}
 800c728:	f855 3b04 	ldr.w	r3, [r5], #4
 800c72c:	4798      	blx	r3
 800c72e:	3601      	adds	r6, #1
 800c730:	e7ee      	b.n	800c710 <__libc_init_array+0xc>
 800c732:	f855 3b04 	ldr.w	r3, [r5], #4
 800c736:	4798      	blx	r3
 800c738:	3601      	adds	r6, #1
 800c73a:	e7f2      	b.n	800c722 <__libc_init_array+0x1e>
 800c73c:	08011a8c 	.word	0x08011a8c
 800c740:	08011a8c 	.word	0x08011a8c
 800c744:	08011a8c 	.word	0x08011a8c
 800c748:	08011a90 	.word	0x08011a90

0800c74c <memcmp>:
 800c74c:	b510      	push	{r4, lr}
 800c74e:	3901      	subs	r1, #1
 800c750:	4402      	add	r2, r0
 800c752:	4290      	cmp	r0, r2
 800c754:	d101      	bne.n	800c75a <memcmp+0xe>
 800c756:	2000      	movs	r0, #0
 800c758:	e005      	b.n	800c766 <memcmp+0x1a>
 800c75a:	7803      	ldrb	r3, [r0, #0]
 800c75c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c760:	42a3      	cmp	r3, r4
 800c762:	d001      	beq.n	800c768 <memcmp+0x1c>
 800c764:	1b18      	subs	r0, r3, r4
 800c766:	bd10      	pop	{r4, pc}
 800c768:	3001      	adds	r0, #1
 800c76a:	e7f2      	b.n	800c752 <memcmp+0x6>

0800c76c <memcpy>:
 800c76c:	440a      	add	r2, r1
 800c76e:	4291      	cmp	r1, r2
 800c770:	f100 33ff 	add.w	r3, r0, #4294967295
 800c774:	d100      	bne.n	800c778 <memcpy+0xc>
 800c776:	4770      	bx	lr
 800c778:	b510      	push	{r4, lr}
 800c77a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c77e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c782:	4291      	cmp	r1, r2
 800c784:	d1f9      	bne.n	800c77a <memcpy+0xe>
 800c786:	bd10      	pop	{r4, pc}

0800c788 <memset>:
 800c788:	4402      	add	r2, r0
 800c78a:	4603      	mov	r3, r0
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d100      	bne.n	800c792 <memset+0xa>
 800c790:	4770      	bx	lr
 800c792:	f803 1b01 	strb.w	r1, [r3], #1
 800c796:	e7f9      	b.n	800c78c <memset+0x4>

0800c798 <__cvt>:
 800c798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c79c:	ec55 4b10 	vmov	r4, r5, d0
 800c7a0:	2d00      	cmp	r5, #0
 800c7a2:	460e      	mov	r6, r1
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	462b      	mov	r3, r5
 800c7a8:	bfbb      	ittet	lt
 800c7aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c7ae:	461d      	movlt	r5, r3
 800c7b0:	2300      	movge	r3, #0
 800c7b2:	232d      	movlt	r3, #45	; 0x2d
 800c7b4:	700b      	strb	r3, [r1, #0]
 800c7b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c7bc:	4691      	mov	r9, r2
 800c7be:	f023 0820 	bic.w	r8, r3, #32
 800c7c2:	bfbc      	itt	lt
 800c7c4:	4622      	movlt	r2, r4
 800c7c6:	4614      	movlt	r4, r2
 800c7c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c7cc:	d005      	beq.n	800c7da <__cvt+0x42>
 800c7ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c7d2:	d100      	bne.n	800c7d6 <__cvt+0x3e>
 800c7d4:	3601      	adds	r6, #1
 800c7d6:	2102      	movs	r1, #2
 800c7d8:	e000      	b.n	800c7dc <__cvt+0x44>
 800c7da:	2103      	movs	r1, #3
 800c7dc:	ab03      	add	r3, sp, #12
 800c7de:	9301      	str	r3, [sp, #4]
 800c7e0:	ab02      	add	r3, sp, #8
 800c7e2:	9300      	str	r3, [sp, #0]
 800c7e4:	ec45 4b10 	vmov	d0, r4, r5
 800c7e8:	4653      	mov	r3, sl
 800c7ea:	4632      	mov	r2, r6
 800c7ec:	f001 fefc 	bl	800e5e8 <_dtoa_r>
 800c7f0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c7f4:	4607      	mov	r7, r0
 800c7f6:	d102      	bne.n	800c7fe <__cvt+0x66>
 800c7f8:	f019 0f01 	tst.w	r9, #1
 800c7fc:	d022      	beq.n	800c844 <__cvt+0xac>
 800c7fe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c802:	eb07 0906 	add.w	r9, r7, r6
 800c806:	d110      	bne.n	800c82a <__cvt+0x92>
 800c808:	783b      	ldrb	r3, [r7, #0]
 800c80a:	2b30      	cmp	r3, #48	; 0x30
 800c80c:	d10a      	bne.n	800c824 <__cvt+0x8c>
 800c80e:	2200      	movs	r2, #0
 800c810:	2300      	movs	r3, #0
 800c812:	4620      	mov	r0, r4
 800c814:	4629      	mov	r1, r5
 800c816:	f7f4 f957 	bl	8000ac8 <__aeabi_dcmpeq>
 800c81a:	b918      	cbnz	r0, 800c824 <__cvt+0x8c>
 800c81c:	f1c6 0601 	rsb	r6, r6, #1
 800c820:	f8ca 6000 	str.w	r6, [sl]
 800c824:	f8da 3000 	ldr.w	r3, [sl]
 800c828:	4499      	add	r9, r3
 800c82a:	2200      	movs	r2, #0
 800c82c:	2300      	movs	r3, #0
 800c82e:	4620      	mov	r0, r4
 800c830:	4629      	mov	r1, r5
 800c832:	f7f4 f949 	bl	8000ac8 <__aeabi_dcmpeq>
 800c836:	b108      	cbz	r0, 800c83c <__cvt+0xa4>
 800c838:	f8cd 900c 	str.w	r9, [sp, #12]
 800c83c:	2230      	movs	r2, #48	; 0x30
 800c83e:	9b03      	ldr	r3, [sp, #12]
 800c840:	454b      	cmp	r3, r9
 800c842:	d307      	bcc.n	800c854 <__cvt+0xbc>
 800c844:	9b03      	ldr	r3, [sp, #12]
 800c846:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c848:	1bdb      	subs	r3, r3, r7
 800c84a:	4638      	mov	r0, r7
 800c84c:	6013      	str	r3, [r2, #0]
 800c84e:	b004      	add	sp, #16
 800c850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c854:	1c59      	adds	r1, r3, #1
 800c856:	9103      	str	r1, [sp, #12]
 800c858:	701a      	strb	r2, [r3, #0]
 800c85a:	e7f0      	b.n	800c83e <__cvt+0xa6>

0800c85c <__exponent>:
 800c85c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c85e:	4603      	mov	r3, r0
 800c860:	2900      	cmp	r1, #0
 800c862:	bfb8      	it	lt
 800c864:	4249      	neglt	r1, r1
 800c866:	f803 2b02 	strb.w	r2, [r3], #2
 800c86a:	bfb4      	ite	lt
 800c86c:	222d      	movlt	r2, #45	; 0x2d
 800c86e:	222b      	movge	r2, #43	; 0x2b
 800c870:	2909      	cmp	r1, #9
 800c872:	7042      	strb	r2, [r0, #1]
 800c874:	dd2a      	ble.n	800c8cc <__exponent+0x70>
 800c876:	f10d 0407 	add.w	r4, sp, #7
 800c87a:	46a4      	mov	ip, r4
 800c87c:	270a      	movs	r7, #10
 800c87e:	46a6      	mov	lr, r4
 800c880:	460a      	mov	r2, r1
 800c882:	fb91 f6f7 	sdiv	r6, r1, r7
 800c886:	fb07 1516 	mls	r5, r7, r6, r1
 800c88a:	3530      	adds	r5, #48	; 0x30
 800c88c:	2a63      	cmp	r2, #99	; 0x63
 800c88e:	f104 34ff 	add.w	r4, r4, #4294967295
 800c892:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c896:	4631      	mov	r1, r6
 800c898:	dcf1      	bgt.n	800c87e <__exponent+0x22>
 800c89a:	3130      	adds	r1, #48	; 0x30
 800c89c:	f1ae 0502 	sub.w	r5, lr, #2
 800c8a0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c8a4:	1c44      	adds	r4, r0, #1
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	4561      	cmp	r1, ip
 800c8aa:	d30a      	bcc.n	800c8c2 <__exponent+0x66>
 800c8ac:	f10d 0209 	add.w	r2, sp, #9
 800c8b0:	eba2 020e 	sub.w	r2, r2, lr
 800c8b4:	4565      	cmp	r5, ip
 800c8b6:	bf88      	it	hi
 800c8b8:	2200      	movhi	r2, #0
 800c8ba:	4413      	add	r3, r2
 800c8bc:	1a18      	subs	r0, r3, r0
 800c8be:	b003      	add	sp, #12
 800c8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8c6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c8ca:	e7ed      	b.n	800c8a8 <__exponent+0x4c>
 800c8cc:	2330      	movs	r3, #48	; 0x30
 800c8ce:	3130      	adds	r1, #48	; 0x30
 800c8d0:	7083      	strb	r3, [r0, #2]
 800c8d2:	70c1      	strb	r1, [r0, #3]
 800c8d4:	1d03      	adds	r3, r0, #4
 800c8d6:	e7f1      	b.n	800c8bc <__exponent+0x60>

0800c8d8 <_printf_float>:
 800c8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8dc:	ed2d 8b02 	vpush	{d8}
 800c8e0:	b08d      	sub	sp, #52	; 0x34
 800c8e2:	460c      	mov	r4, r1
 800c8e4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c8e8:	4616      	mov	r6, r2
 800c8ea:	461f      	mov	r7, r3
 800c8ec:	4605      	mov	r5, r0
 800c8ee:	f003 f98f 	bl	800fc10 <_localeconv_r>
 800c8f2:	f8d0 a000 	ldr.w	sl, [r0]
 800c8f6:	4650      	mov	r0, sl
 800c8f8:	f7f3 fc6a 	bl	80001d0 <strlen>
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	930a      	str	r3, [sp, #40]	; 0x28
 800c900:	6823      	ldr	r3, [r4, #0]
 800c902:	9305      	str	r3, [sp, #20]
 800c904:	f8d8 3000 	ldr.w	r3, [r8]
 800c908:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c90c:	3307      	adds	r3, #7
 800c90e:	f023 0307 	bic.w	r3, r3, #7
 800c912:	f103 0208 	add.w	r2, r3, #8
 800c916:	f8c8 2000 	str.w	r2, [r8]
 800c91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c922:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c926:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c92a:	9307      	str	r3, [sp, #28]
 800c92c:	f8cd 8018 	str.w	r8, [sp, #24]
 800c930:	ee08 0a10 	vmov	s16, r0
 800c934:	4b9f      	ldr	r3, [pc, #636]	; (800cbb4 <_printf_float+0x2dc>)
 800c936:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c93a:	f04f 32ff 	mov.w	r2, #4294967295
 800c93e:	f7f4 f8f5 	bl	8000b2c <__aeabi_dcmpun>
 800c942:	bb88      	cbnz	r0, 800c9a8 <_printf_float+0xd0>
 800c944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c948:	4b9a      	ldr	r3, [pc, #616]	; (800cbb4 <_printf_float+0x2dc>)
 800c94a:	f04f 32ff 	mov.w	r2, #4294967295
 800c94e:	f7f4 f8cf 	bl	8000af0 <__aeabi_dcmple>
 800c952:	bb48      	cbnz	r0, 800c9a8 <_printf_float+0xd0>
 800c954:	2200      	movs	r2, #0
 800c956:	2300      	movs	r3, #0
 800c958:	4640      	mov	r0, r8
 800c95a:	4649      	mov	r1, r9
 800c95c:	f7f4 f8be 	bl	8000adc <__aeabi_dcmplt>
 800c960:	b110      	cbz	r0, 800c968 <_printf_float+0x90>
 800c962:	232d      	movs	r3, #45	; 0x2d
 800c964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c968:	4b93      	ldr	r3, [pc, #588]	; (800cbb8 <_printf_float+0x2e0>)
 800c96a:	4894      	ldr	r0, [pc, #592]	; (800cbbc <_printf_float+0x2e4>)
 800c96c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c970:	bf94      	ite	ls
 800c972:	4698      	movls	r8, r3
 800c974:	4680      	movhi	r8, r0
 800c976:	2303      	movs	r3, #3
 800c978:	6123      	str	r3, [r4, #16]
 800c97a:	9b05      	ldr	r3, [sp, #20]
 800c97c:	f023 0204 	bic.w	r2, r3, #4
 800c980:	6022      	str	r2, [r4, #0]
 800c982:	f04f 0900 	mov.w	r9, #0
 800c986:	9700      	str	r7, [sp, #0]
 800c988:	4633      	mov	r3, r6
 800c98a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c98c:	4621      	mov	r1, r4
 800c98e:	4628      	mov	r0, r5
 800c990:	f000 f9d8 	bl	800cd44 <_printf_common>
 800c994:	3001      	adds	r0, #1
 800c996:	f040 8090 	bne.w	800caba <_printf_float+0x1e2>
 800c99a:	f04f 30ff 	mov.w	r0, #4294967295
 800c99e:	b00d      	add	sp, #52	; 0x34
 800c9a0:	ecbd 8b02 	vpop	{d8}
 800c9a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9a8:	4642      	mov	r2, r8
 800c9aa:	464b      	mov	r3, r9
 800c9ac:	4640      	mov	r0, r8
 800c9ae:	4649      	mov	r1, r9
 800c9b0:	f7f4 f8bc 	bl	8000b2c <__aeabi_dcmpun>
 800c9b4:	b140      	cbz	r0, 800c9c8 <_printf_float+0xf0>
 800c9b6:	464b      	mov	r3, r9
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	bfbc      	itt	lt
 800c9bc:	232d      	movlt	r3, #45	; 0x2d
 800c9be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c9c2:	487f      	ldr	r0, [pc, #508]	; (800cbc0 <_printf_float+0x2e8>)
 800c9c4:	4b7f      	ldr	r3, [pc, #508]	; (800cbc4 <_printf_float+0x2ec>)
 800c9c6:	e7d1      	b.n	800c96c <_printf_float+0x94>
 800c9c8:	6863      	ldr	r3, [r4, #4]
 800c9ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c9ce:	9206      	str	r2, [sp, #24]
 800c9d0:	1c5a      	adds	r2, r3, #1
 800c9d2:	d13f      	bne.n	800ca54 <_printf_float+0x17c>
 800c9d4:	2306      	movs	r3, #6
 800c9d6:	6063      	str	r3, [r4, #4]
 800c9d8:	9b05      	ldr	r3, [sp, #20]
 800c9da:	6861      	ldr	r1, [r4, #4]
 800c9dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	9303      	str	r3, [sp, #12]
 800c9e4:	ab0a      	add	r3, sp, #40	; 0x28
 800c9e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c9ea:	ab09      	add	r3, sp, #36	; 0x24
 800c9ec:	ec49 8b10 	vmov	d0, r8, r9
 800c9f0:	9300      	str	r3, [sp, #0]
 800c9f2:	6022      	str	r2, [r4, #0]
 800c9f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f7ff fecd 	bl	800c798 <__cvt>
 800c9fe:	9b06      	ldr	r3, [sp, #24]
 800ca00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca02:	2b47      	cmp	r3, #71	; 0x47
 800ca04:	4680      	mov	r8, r0
 800ca06:	d108      	bne.n	800ca1a <_printf_float+0x142>
 800ca08:	1cc8      	adds	r0, r1, #3
 800ca0a:	db02      	blt.n	800ca12 <_printf_float+0x13a>
 800ca0c:	6863      	ldr	r3, [r4, #4]
 800ca0e:	4299      	cmp	r1, r3
 800ca10:	dd41      	ble.n	800ca96 <_printf_float+0x1be>
 800ca12:	f1ab 0b02 	sub.w	fp, fp, #2
 800ca16:	fa5f fb8b 	uxtb.w	fp, fp
 800ca1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ca1e:	d820      	bhi.n	800ca62 <_printf_float+0x18a>
 800ca20:	3901      	subs	r1, #1
 800ca22:	465a      	mov	r2, fp
 800ca24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ca28:	9109      	str	r1, [sp, #36]	; 0x24
 800ca2a:	f7ff ff17 	bl	800c85c <__exponent>
 800ca2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca30:	1813      	adds	r3, r2, r0
 800ca32:	2a01      	cmp	r2, #1
 800ca34:	4681      	mov	r9, r0
 800ca36:	6123      	str	r3, [r4, #16]
 800ca38:	dc02      	bgt.n	800ca40 <_printf_float+0x168>
 800ca3a:	6822      	ldr	r2, [r4, #0]
 800ca3c:	07d2      	lsls	r2, r2, #31
 800ca3e:	d501      	bpl.n	800ca44 <_printf_float+0x16c>
 800ca40:	3301      	adds	r3, #1
 800ca42:	6123      	str	r3, [r4, #16]
 800ca44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d09c      	beq.n	800c986 <_printf_float+0xae>
 800ca4c:	232d      	movs	r3, #45	; 0x2d
 800ca4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca52:	e798      	b.n	800c986 <_printf_float+0xae>
 800ca54:	9a06      	ldr	r2, [sp, #24]
 800ca56:	2a47      	cmp	r2, #71	; 0x47
 800ca58:	d1be      	bne.n	800c9d8 <_printf_float+0x100>
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d1bc      	bne.n	800c9d8 <_printf_float+0x100>
 800ca5e:	2301      	movs	r3, #1
 800ca60:	e7b9      	b.n	800c9d6 <_printf_float+0xfe>
 800ca62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ca66:	d118      	bne.n	800ca9a <_printf_float+0x1c2>
 800ca68:	2900      	cmp	r1, #0
 800ca6a:	6863      	ldr	r3, [r4, #4]
 800ca6c:	dd0b      	ble.n	800ca86 <_printf_float+0x1ae>
 800ca6e:	6121      	str	r1, [r4, #16]
 800ca70:	b913      	cbnz	r3, 800ca78 <_printf_float+0x1a0>
 800ca72:	6822      	ldr	r2, [r4, #0]
 800ca74:	07d0      	lsls	r0, r2, #31
 800ca76:	d502      	bpl.n	800ca7e <_printf_float+0x1a6>
 800ca78:	3301      	adds	r3, #1
 800ca7a:	440b      	add	r3, r1
 800ca7c:	6123      	str	r3, [r4, #16]
 800ca7e:	65a1      	str	r1, [r4, #88]	; 0x58
 800ca80:	f04f 0900 	mov.w	r9, #0
 800ca84:	e7de      	b.n	800ca44 <_printf_float+0x16c>
 800ca86:	b913      	cbnz	r3, 800ca8e <_printf_float+0x1b6>
 800ca88:	6822      	ldr	r2, [r4, #0]
 800ca8a:	07d2      	lsls	r2, r2, #31
 800ca8c:	d501      	bpl.n	800ca92 <_printf_float+0x1ba>
 800ca8e:	3302      	adds	r3, #2
 800ca90:	e7f4      	b.n	800ca7c <_printf_float+0x1a4>
 800ca92:	2301      	movs	r3, #1
 800ca94:	e7f2      	b.n	800ca7c <_printf_float+0x1a4>
 800ca96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ca9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca9c:	4299      	cmp	r1, r3
 800ca9e:	db05      	blt.n	800caac <_printf_float+0x1d4>
 800caa0:	6823      	ldr	r3, [r4, #0]
 800caa2:	6121      	str	r1, [r4, #16]
 800caa4:	07d8      	lsls	r0, r3, #31
 800caa6:	d5ea      	bpl.n	800ca7e <_printf_float+0x1a6>
 800caa8:	1c4b      	adds	r3, r1, #1
 800caaa:	e7e7      	b.n	800ca7c <_printf_float+0x1a4>
 800caac:	2900      	cmp	r1, #0
 800caae:	bfd4      	ite	le
 800cab0:	f1c1 0202 	rsble	r2, r1, #2
 800cab4:	2201      	movgt	r2, #1
 800cab6:	4413      	add	r3, r2
 800cab8:	e7e0      	b.n	800ca7c <_printf_float+0x1a4>
 800caba:	6823      	ldr	r3, [r4, #0]
 800cabc:	055a      	lsls	r2, r3, #21
 800cabe:	d407      	bmi.n	800cad0 <_printf_float+0x1f8>
 800cac0:	6923      	ldr	r3, [r4, #16]
 800cac2:	4642      	mov	r2, r8
 800cac4:	4631      	mov	r1, r6
 800cac6:	4628      	mov	r0, r5
 800cac8:	47b8      	blx	r7
 800caca:	3001      	adds	r0, #1
 800cacc:	d12c      	bne.n	800cb28 <_printf_float+0x250>
 800cace:	e764      	b.n	800c99a <_printf_float+0xc2>
 800cad0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cad4:	f240 80e0 	bls.w	800cc98 <_printf_float+0x3c0>
 800cad8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cadc:	2200      	movs	r2, #0
 800cade:	2300      	movs	r3, #0
 800cae0:	f7f3 fff2 	bl	8000ac8 <__aeabi_dcmpeq>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	d034      	beq.n	800cb52 <_printf_float+0x27a>
 800cae8:	4a37      	ldr	r2, [pc, #220]	; (800cbc8 <_printf_float+0x2f0>)
 800caea:	2301      	movs	r3, #1
 800caec:	4631      	mov	r1, r6
 800caee:	4628      	mov	r0, r5
 800caf0:	47b8      	blx	r7
 800caf2:	3001      	adds	r0, #1
 800caf4:	f43f af51 	beq.w	800c99a <_printf_float+0xc2>
 800caf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cafc:	429a      	cmp	r2, r3
 800cafe:	db02      	blt.n	800cb06 <_printf_float+0x22e>
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	07d8      	lsls	r0, r3, #31
 800cb04:	d510      	bpl.n	800cb28 <_printf_float+0x250>
 800cb06:	ee18 3a10 	vmov	r3, s16
 800cb0a:	4652      	mov	r2, sl
 800cb0c:	4631      	mov	r1, r6
 800cb0e:	4628      	mov	r0, r5
 800cb10:	47b8      	blx	r7
 800cb12:	3001      	adds	r0, #1
 800cb14:	f43f af41 	beq.w	800c99a <_printf_float+0xc2>
 800cb18:	f04f 0800 	mov.w	r8, #0
 800cb1c:	f104 091a 	add.w	r9, r4, #26
 800cb20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb22:	3b01      	subs	r3, #1
 800cb24:	4543      	cmp	r3, r8
 800cb26:	dc09      	bgt.n	800cb3c <_printf_float+0x264>
 800cb28:	6823      	ldr	r3, [r4, #0]
 800cb2a:	079b      	lsls	r3, r3, #30
 800cb2c:	f100 8105 	bmi.w	800cd3a <_printf_float+0x462>
 800cb30:	68e0      	ldr	r0, [r4, #12]
 800cb32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb34:	4298      	cmp	r0, r3
 800cb36:	bfb8      	it	lt
 800cb38:	4618      	movlt	r0, r3
 800cb3a:	e730      	b.n	800c99e <_printf_float+0xc6>
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	464a      	mov	r2, r9
 800cb40:	4631      	mov	r1, r6
 800cb42:	4628      	mov	r0, r5
 800cb44:	47b8      	blx	r7
 800cb46:	3001      	adds	r0, #1
 800cb48:	f43f af27 	beq.w	800c99a <_printf_float+0xc2>
 800cb4c:	f108 0801 	add.w	r8, r8, #1
 800cb50:	e7e6      	b.n	800cb20 <_printf_float+0x248>
 800cb52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	dc39      	bgt.n	800cbcc <_printf_float+0x2f4>
 800cb58:	4a1b      	ldr	r2, [pc, #108]	; (800cbc8 <_printf_float+0x2f0>)
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	4631      	mov	r1, r6
 800cb5e:	4628      	mov	r0, r5
 800cb60:	47b8      	blx	r7
 800cb62:	3001      	adds	r0, #1
 800cb64:	f43f af19 	beq.w	800c99a <_printf_float+0xc2>
 800cb68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb6c:	4313      	orrs	r3, r2
 800cb6e:	d102      	bne.n	800cb76 <_printf_float+0x29e>
 800cb70:	6823      	ldr	r3, [r4, #0]
 800cb72:	07d9      	lsls	r1, r3, #31
 800cb74:	d5d8      	bpl.n	800cb28 <_printf_float+0x250>
 800cb76:	ee18 3a10 	vmov	r3, s16
 800cb7a:	4652      	mov	r2, sl
 800cb7c:	4631      	mov	r1, r6
 800cb7e:	4628      	mov	r0, r5
 800cb80:	47b8      	blx	r7
 800cb82:	3001      	adds	r0, #1
 800cb84:	f43f af09 	beq.w	800c99a <_printf_float+0xc2>
 800cb88:	f04f 0900 	mov.w	r9, #0
 800cb8c:	f104 0a1a 	add.w	sl, r4, #26
 800cb90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb92:	425b      	negs	r3, r3
 800cb94:	454b      	cmp	r3, r9
 800cb96:	dc01      	bgt.n	800cb9c <_printf_float+0x2c4>
 800cb98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb9a:	e792      	b.n	800cac2 <_printf_float+0x1ea>
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	4652      	mov	r2, sl
 800cba0:	4631      	mov	r1, r6
 800cba2:	4628      	mov	r0, r5
 800cba4:	47b8      	blx	r7
 800cba6:	3001      	adds	r0, #1
 800cba8:	f43f aef7 	beq.w	800c99a <_printf_float+0xc2>
 800cbac:	f109 0901 	add.w	r9, r9, #1
 800cbb0:	e7ee      	b.n	800cb90 <_printf_float+0x2b8>
 800cbb2:	bf00      	nop
 800cbb4:	7fefffff 	.word	0x7fefffff
 800cbb8:	080115d8 	.word	0x080115d8
 800cbbc:	080115dc 	.word	0x080115dc
 800cbc0:	080115e4 	.word	0x080115e4
 800cbc4:	080115e0 	.word	0x080115e0
 800cbc8:	080115e8 	.word	0x080115e8
 800cbcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	bfa8      	it	ge
 800cbd4:	461a      	movge	r2, r3
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	4691      	mov	r9, r2
 800cbda:	dc37      	bgt.n	800cc4c <_printf_float+0x374>
 800cbdc:	f04f 0b00 	mov.w	fp, #0
 800cbe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbe4:	f104 021a 	add.w	r2, r4, #26
 800cbe8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cbea:	9305      	str	r3, [sp, #20]
 800cbec:	eba3 0309 	sub.w	r3, r3, r9
 800cbf0:	455b      	cmp	r3, fp
 800cbf2:	dc33      	bgt.n	800cc5c <_printf_float+0x384>
 800cbf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	db3b      	blt.n	800cc74 <_printf_float+0x39c>
 800cbfc:	6823      	ldr	r3, [r4, #0]
 800cbfe:	07da      	lsls	r2, r3, #31
 800cc00:	d438      	bmi.n	800cc74 <_printf_float+0x39c>
 800cc02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc04:	9a05      	ldr	r2, [sp, #20]
 800cc06:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cc08:	1a9a      	subs	r2, r3, r2
 800cc0a:	eba3 0901 	sub.w	r9, r3, r1
 800cc0e:	4591      	cmp	r9, r2
 800cc10:	bfa8      	it	ge
 800cc12:	4691      	movge	r9, r2
 800cc14:	f1b9 0f00 	cmp.w	r9, #0
 800cc18:	dc35      	bgt.n	800cc86 <_printf_float+0x3ae>
 800cc1a:	f04f 0800 	mov.w	r8, #0
 800cc1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc22:	f104 0a1a 	add.w	sl, r4, #26
 800cc26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cc2a:	1a9b      	subs	r3, r3, r2
 800cc2c:	eba3 0309 	sub.w	r3, r3, r9
 800cc30:	4543      	cmp	r3, r8
 800cc32:	f77f af79 	ble.w	800cb28 <_printf_float+0x250>
 800cc36:	2301      	movs	r3, #1
 800cc38:	4652      	mov	r2, sl
 800cc3a:	4631      	mov	r1, r6
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	47b8      	blx	r7
 800cc40:	3001      	adds	r0, #1
 800cc42:	f43f aeaa 	beq.w	800c99a <_printf_float+0xc2>
 800cc46:	f108 0801 	add.w	r8, r8, #1
 800cc4a:	e7ec      	b.n	800cc26 <_printf_float+0x34e>
 800cc4c:	4613      	mov	r3, r2
 800cc4e:	4631      	mov	r1, r6
 800cc50:	4642      	mov	r2, r8
 800cc52:	4628      	mov	r0, r5
 800cc54:	47b8      	blx	r7
 800cc56:	3001      	adds	r0, #1
 800cc58:	d1c0      	bne.n	800cbdc <_printf_float+0x304>
 800cc5a:	e69e      	b.n	800c99a <_printf_float+0xc2>
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	9205      	str	r2, [sp, #20]
 800cc64:	47b8      	blx	r7
 800cc66:	3001      	adds	r0, #1
 800cc68:	f43f ae97 	beq.w	800c99a <_printf_float+0xc2>
 800cc6c:	9a05      	ldr	r2, [sp, #20]
 800cc6e:	f10b 0b01 	add.w	fp, fp, #1
 800cc72:	e7b9      	b.n	800cbe8 <_printf_float+0x310>
 800cc74:	ee18 3a10 	vmov	r3, s16
 800cc78:	4652      	mov	r2, sl
 800cc7a:	4631      	mov	r1, r6
 800cc7c:	4628      	mov	r0, r5
 800cc7e:	47b8      	blx	r7
 800cc80:	3001      	adds	r0, #1
 800cc82:	d1be      	bne.n	800cc02 <_printf_float+0x32a>
 800cc84:	e689      	b.n	800c99a <_printf_float+0xc2>
 800cc86:	9a05      	ldr	r2, [sp, #20]
 800cc88:	464b      	mov	r3, r9
 800cc8a:	4442      	add	r2, r8
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4628      	mov	r0, r5
 800cc90:	47b8      	blx	r7
 800cc92:	3001      	adds	r0, #1
 800cc94:	d1c1      	bne.n	800cc1a <_printf_float+0x342>
 800cc96:	e680      	b.n	800c99a <_printf_float+0xc2>
 800cc98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc9a:	2a01      	cmp	r2, #1
 800cc9c:	dc01      	bgt.n	800cca2 <_printf_float+0x3ca>
 800cc9e:	07db      	lsls	r3, r3, #31
 800cca0:	d538      	bpl.n	800cd14 <_printf_float+0x43c>
 800cca2:	2301      	movs	r3, #1
 800cca4:	4642      	mov	r2, r8
 800cca6:	4631      	mov	r1, r6
 800cca8:	4628      	mov	r0, r5
 800ccaa:	47b8      	blx	r7
 800ccac:	3001      	adds	r0, #1
 800ccae:	f43f ae74 	beq.w	800c99a <_printf_float+0xc2>
 800ccb2:	ee18 3a10 	vmov	r3, s16
 800ccb6:	4652      	mov	r2, sl
 800ccb8:	4631      	mov	r1, r6
 800ccba:	4628      	mov	r0, r5
 800ccbc:	47b8      	blx	r7
 800ccbe:	3001      	adds	r0, #1
 800ccc0:	f43f ae6b 	beq.w	800c99a <_printf_float+0xc2>
 800ccc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ccc8:	2200      	movs	r2, #0
 800ccca:	2300      	movs	r3, #0
 800cccc:	f7f3 fefc 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccd0:	b9d8      	cbnz	r0, 800cd0a <_printf_float+0x432>
 800ccd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccd4:	f108 0201 	add.w	r2, r8, #1
 800ccd8:	3b01      	subs	r3, #1
 800ccda:	4631      	mov	r1, r6
 800ccdc:	4628      	mov	r0, r5
 800ccde:	47b8      	blx	r7
 800cce0:	3001      	adds	r0, #1
 800cce2:	d10e      	bne.n	800cd02 <_printf_float+0x42a>
 800cce4:	e659      	b.n	800c99a <_printf_float+0xc2>
 800cce6:	2301      	movs	r3, #1
 800cce8:	4652      	mov	r2, sl
 800ccea:	4631      	mov	r1, r6
 800ccec:	4628      	mov	r0, r5
 800ccee:	47b8      	blx	r7
 800ccf0:	3001      	adds	r0, #1
 800ccf2:	f43f ae52 	beq.w	800c99a <_printf_float+0xc2>
 800ccf6:	f108 0801 	add.w	r8, r8, #1
 800ccfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccfc:	3b01      	subs	r3, #1
 800ccfe:	4543      	cmp	r3, r8
 800cd00:	dcf1      	bgt.n	800cce6 <_printf_float+0x40e>
 800cd02:	464b      	mov	r3, r9
 800cd04:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cd08:	e6dc      	b.n	800cac4 <_printf_float+0x1ec>
 800cd0a:	f04f 0800 	mov.w	r8, #0
 800cd0e:	f104 0a1a 	add.w	sl, r4, #26
 800cd12:	e7f2      	b.n	800ccfa <_printf_float+0x422>
 800cd14:	2301      	movs	r3, #1
 800cd16:	4642      	mov	r2, r8
 800cd18:	e7df      	b.n	800ccda <_printf_float+0x402>
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	464a      	mov	r2, r9
 800cd1e:	4631      	mov	r1, r6
 800cd20:	4628      	mov	r0, r5
 800cd22:	47b8      	blx	r7
 800cd24:	3001      	adds	r0, #1
 800cd26:	f43f ae38 	beq.w	800c99a <_printf_float+0xc2>
 800cd2a:	f108 0801 	add.w	r8, r8, #1
 800cd2e:	68e3      	ldr	r3, [r4, #12]
 800cd30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd32:	1a5b      	subs	r3, r3, r1
 800cd34:	4543      	cmp	r3, r8
 800cd36:	dcf0      	bgt.n	800cd1a <_printf_float+0x442>
 800cd38:	e6fa      	b.n	800cb30 <_printf_float+0x258>
 800cd3a:	f04f 0800 	mov.w	r8, #0
 800cd3e:	f104 0919 	add.w	r9, r4, #25
 800cd42:	e7f4      	b.n	800cd2e <_printf_float+0x456>

0800cd44 <_printf_common>:
 800cd44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd48:	4616      	mov	r6, r2
 800cd4a:	4699      	mov	r9, r3
 800cd4c:	688a      	ldr	r2, [r1, #8]
 800cd4e:	690b      	ldr	r3, [r1, #16]
 800cd50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cd54:	4293      	cmp	r3, r2
 800cd56:	bfb8      	it	lt
 800cd58:	4613      	movlt	r3, r2
 800cd5a:	6033      	str	r3, [r6, #0]
 800cd5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cd60:	4607      	mov	r7, r0
 800cd62:	460c      	mov	r4, r1
 800cd64:	b10a      	cbz	r2, 800cd6a <_printf_common+0x26>
 800cd66:	3301      	adds	r3, #1
 800cd68:	6033      	str	r3, [r6, #0]
 800cd6a:	6823      	ldr	r3, [r4, #0]
 800cd6c:	0699      	lsls	r1, r3, #26
 800cd6e:	bf42      	ittt	mi
 800cd70:	6833      	ldrmi	r3, [r6, #0]
 800cd72:	3302      	addmi	r3, #2
 800cd74:	6033      	strmi	r3, [r6, #0]
 800cd76:	6825      	ldr	r5, [r4, #0]
 800cd78:	f015 0506 	ands.w	r5, r5, #6
 800cd7c:	d106      	bne.n	800cd8c <_printf_common+0x48>
 800cd7e:	f104 0a19 	add.w	sl, r4, #25
 800cd82:	68e3      	ldr	r3, [r4, #12]
 800cd84:	6832      	ldr	r2, [r6, #0]
 800cd86:	1a9b      	subs	r3, r3, r2
 800cd88:	42ab      	cmp	r3, r5
 800cd8a:	dc26      	bgt.n	800cdda <_printf_common+0x96>
 800cd8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cd90:	1e13      	subs	r3, r2, #0
 800cd92:	6822      	ldr	r2, [r4, #0]
 800cd94:	bf18      	it	ne
 800cd96:	2301      	movne	r3, #1
 800cd98:	0692      	lsls	r2, r2, #26
 800cd9a:	d42b      	bmi.n	800cdf4 <_printf_common+0xb0>
 800cd9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cda0:	4649      	mov	r1, r9
 800cda2:	4638      	mov	r0, r7
 800cda4:	47c0      	blx	r8
 800cda6:	3001      	adds	r0, #1
 800cda8:	d01e      	beq.n	800cde8 <_printf_common+0xa4>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	68e5      	ldr	r5, [r4, #12]
 800cdae:	6832      	ldr	r2, [r6, #0]
 800cdb0:	f003 0306 	and.w	r3, r3, #6
 800cdb4:	2b04      	cmp	r3, #4
 800cdb6:	bf08      	it	eq
 800cdb8:	1aad      	subeq	r5, r5, r2
 800cdba:	68a3      	ldr	r3, [r4, #8]
 800cdbc:	6922      	ldr	r2, [r4, #16]
 800cdbe:	bf0c      	ite	eq
 800cdc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cdc4:	2500      	movne	r5, #0
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	bfc4      	itt	gt
 800cdca:	1a9b      	subgt	r3, r3, r2
 800cdcc:	18ed      	addgt	r5, r5, r3
 800cdce:	2600      	movs	r6, #0
 800cdd0:	341a      	adds	r4, #26
 800cdd2:	42b5      	cmp	r5, r6
 800cdd4:	d11a      	bne.n	800ce0c <_printf_common+0xc8>
 800cdd6:	2000      	movs	r0, #0
 800cdd8:	e008      	b.n	800cdec <_printf_common+0xa8>
 800cdda:	2301      	movs	r3, #1
 800cddc:	4652      	mov	r2, sl
 800cdde:	4649      	mov	r1, r9
 800cde0:	4638      	mov	r0, r7
 800cde2:	47c0      	blx	r8
 800cde4:	3001      	adds	r0, #1
 800cde6:	d103      	bne.n	800cdf0 <_printf_common+0xac>
 800cde8:	f04f 30ff 	mov.w	r0, #4294967295
 800cdec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf0:	3501      	adds	r5, #1
 800cdf2:	e7c6      	b.n	800cd82 <_printf_common+0x3e>
 800cdf4:	18e1      	adds	r1, r4, r3
 800cdf6:	1c5a      	adds	r2, r3, #1
 800cdf8:	2030      	movs	r0, #48	; 0x30
 800cdfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cdfe:	4422      	add	r2, r4
 800ce00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ce04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ce08:	3302      	adds	r3, #2
 800ce0a:	e7c7      	b.n	800cd9c <_printf_common+0x58>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	4622      	mov	r2, r4
 800ce10:	4649      	mov	r1, r9
 800ce12:	4638      	mov	r0, r7
 800ce14:	47c0      	blx	r8
 800ce16:	3001      	adds	r0, #1
 800ce18:	d0e6      	beq.n	800cde8 <_printf_common+0xa4>
 800ce1a:	3601      	adds	r6, #1
 800ce1c:	e7d9      	b.n	800cdd2 <_printf_common+0x8e>
	...

0800ce20 <_printf_i>:
 800ce20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce24:	7e0f      	ldrb	r7, [r1, #24]
 800ce26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ce28:	2f78      	cmp	r7, #120	; 0x78
 800ce2a:	4691      	mov	r9, r2
 800ce2c:	4680      	mov	r8, r0
 800ce2e:	460c      	mov	r4, r1
 800ce30:	469a      	mov	sl, r3
 800ce32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ce36:	d807      	bhi.n	800ce48 <_printf_i+0x28>
 800ce38:	2f62      	cmp	r7, #98	; 0x62
 800ce3a:	d80a      	bhi.n	800ce52 <_printf_i+0x32>
 800ce3c:	2f00      	cmp	r7, #0
 800ce3e:	f000 80d8 	beq.w	800cff2 <_printf_i+0x1d2>
 800ce42:	2f58      	cmp	r7, #88	; 0x58
 800ce44:	f000 80a3 	beq.w	800cf8e <_printf_i+0x16e>
 800ce48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ce50:	e03a      	b.n	800cec8 <_printf_i+0xa8>
 800ce52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ce56:	2b15      	cmp	r3, #21
 800ce58:	d8f6      	bhi.n	800ce48 <_printf_i+0x28>
 800ce5a:	a101      	add	r1, pc, #4	; (adr r1, 800ce60 <_printf_i+0x40>)
 800ce5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce60:	0800ceb9 	.word	0x0800ceb9
 800ce64:	0800cecd 	.word	0x0800cecd
 800ce68:	0800ce49 	.word	0x0800ce49
 800ce6c:	0800ce49 	.word	0x0800ce49
 800ce70:	0800ce49 	.word	0x0800ce49
 800ce74:	0800ce49 	.word	0x0800ce49
 800ce78:	0800cecd 	.word	0x0800cecd
 800ce7c:	0800ce49 	.word	0x0800ce49
 800ce80:	0800ce49 	.word	0x0800ce49
 800ce84:	0800ce49 	.word	0x0800ce49
 800ce88:	0800ce49 	.word	0x0800ce49
 800ce8c:	0800cfd9 	.word	0x0800cfd9
 800ce90:	0800cefd 	.word	0x0800cefd
 800ce94:	0800cfbb 	.word	0x0800cfbb
 800ce98:	0800ce49 	.word	0x0800ce49
 800ce9c:	0800ce49 	.word	0x0800ce49
 800cea0:	0800cffb 	.word	0x0800cffb
 800cea4:	0800ce49 	.word	0x0800ce49
 800cea8:	0800cefd 	.word	0x0800cefd
 800ceac:	0800ce49 	.word	0x0800ce49
 800ceb0:	0800ce49 	.word	0x0800ce49
 800ceb4:	0800cfc3 	.word	0x0800cfc3
 800ceb8:	682b      	ldr	r3, [r5, #0]
 800ceba:	1d1a      	adds	r2, r3, #4
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	602a      	str	r2, [r5, #0]
 800cec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cec4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cec8:	2301      	movs	r3, #1
 800ceca:	e0a3      	b.n	800d014 <_printf_i+0x1f4>
 800cecc:	6820      	ldr	r0, [r4, #0]
 800cece:	6829      	ldr	r1, [r5, #0]
 800ced0:	0606      	lsls	r6, r0, #24
 800ced2:	f101 0304 	add.w	r3, r1, #4
 800ced6:	d50a      	bpl.n	800ceee <_printf_i+0xce>
 800ced8:	680e      	ldr	r6, [r1, #0]
 800ceda:	602b      	str	r3, [r5, #0]
 800cedc:	2e00      	cmp	r6, #0
 800cede:	da03      	bge.n	800cee8 <_printf_i+0xc8>
 800cee0:	232d      	movs	r3, #45	; 0x2d
 800cee2:	4276      	negs	r6, r6
 800cee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cee8:	485e      	ldr	r0, [pc, #376]	; (800d064 <_printf_i+0x244>)
 800ceea:	230a      	movs	r3, #10
 800ceec:	e019      	b.n	800cf22 <_printf_i+0x102>
 800ceee:	680e      	ldr	r6, [r1, #0]
 800cef0:	602b      	str	r3, [r5, #0]
 800cef2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cef6:	bf18      	it	ne
 800cef8:	b236      	sxthne	r6, r6
 800cefa:	e7ef      	b.n	800cedc <_printf_i+0xbc>
 800cefc:	682b      	ldr	r3, [r5, #0]
 800cefe:	6820      	ldr	r0, [r4, #0]
 800cf00:	1d19      	adds	r1, r3, #4
 800cf02:	6029      	str	r1, [r5, #0]
 800cf04:	0601      	lsls	r1, r0, #24
 800cf06:	d501      	bpl.n	800cf0c <_printf_i+0xec>
 800cf08:	681e      	ldr	r6, [r3, #0]
 800cf0a:	e002      	b.n	800cf12 <_printf_i+0xf2>
 800cf0c:	0646      	lsls	r6, r0, #25
 800cf0e:	d5fb      	bpl.n	800cf08 <_printf_i+0xe8>
 800cf10:	881e      	ldrh	r6, [r3, #0]
 800cf12:	4854      	ldr	r0, [pc, #336]	; (800d064 <_printf_i+0x244>)
 800cf14:	2f6f      	cmp	r7, #111	; 0x6f
 800cf16:	bf0c      	ite	eq
 800cf18:	2308      	moveq	r3, #8
 800cf1a:	230a      	movne	r3, #10
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cf22:	6865      	ldr	r5, [r4, #4]
 800cf24:	60a5      	str	r5, [r4, #8]
 800cf26:	2d00      	cmp	r5, #0
 800cf28:	bfa2      	ittt	ge
 800cf2a:	6821      	ldrge	r1, [r4, #0]
 800cf2c:	f021 0104 	bicge.w	r1, r1, #4
 800cf30:	6021      	strge	r1, [r4, #0]
 800cf32:	b90e      	cbnz	r6, 800cf38 <_printf_i+0x118>
 800cf34:	2d00      	cmp	r5, #0
 800cf36:	d04d      	beq.n	800cfd4 <_printf_i+0x1b4>
 800cf38:	4615      	mov	r5, r2
 800cf3a:	fbb6 f1f3 	udiv	r1, r6, r3
 800cf3e:	fb03 6711 	mls	r7, r3, r1, r6
 800cf42:	5dc7      	ldrb	r7, [r0, r7]
 800cf44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cf48:	4637      	mov	r7, r6
 800cf4a:	42bb      	cmp	r3, r7
 800cf4c:	460e      	mov	r6, r1
 800cf4e:	d9f4      	bls.n	800cf3a <_printf_i+0x11a>
 800cf50:	2b08      	cmp	r3, #8
 800cf52:	d10b      	bne.n	800cf6c <_printf_i+0x14c>
 800cf54:	6823      	ldr	r3, [r4, #0]
 800cf56:	07de      	lsls	r6, r3, #31
 800cf58:	d508      	bpl.n	800cf6c <_printf_i+0x14c>
 800cf5a:	6923      	ldr	r3, [r4, #16]
 800cf5c:	6861      	ldr	r1, [r4, #4]
 800cf5e:	4299      	cmp	r1, r3
 800cf60:	bfde      	ittt	le
 800cf62:	2330      	movle	r3, #48	; 0x30
 800cf64:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cf68:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cf6c:	1b52      	subs	r2, r2, r5
 800cf6e:	6122      	str	r2, [r4, #16]
 800cf70:	f8cd a000 	str.w	sl, [sp]
 800cf74:	464b      	mov	r3, r9
 800cf76:	aa03      	add	r2, sp, #12
 800cf78:	4621      	mov	r1, r4
 800cf7a:	4640      	mov	r0, r8
 800cf7c:	f7ff fee2 	bl	800cd44 <_printf_common>
 800cf80:	3001      	adds	r0, #1
 800cf82:	d14c      	bne.n	800d01e <_printf_i+0x1fe>
 800cf84:	f04f 30ff 	mov.w	r0, #4294967295
 800cf88:	b004      	add	sp, #16
 800cf8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf8e:	4835      	ldr	r0, [pc, #212]	; (800d064 <_printf_i+0x244>)
 800cf90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cf94:	6829      	ldr	r1, [r5, #0]
 800cf96:	6823      	ldr	r3, [r4, #0]
 800cf98:	f851 6b04 	ldr.w	r6, [r1], #4
 800cf9c:	6029      	str	r1, [r5, #0]
 800cf9e:	061d      	lsls	r5, r3, #24
 800cfa0:	d514      	bpl.n	800cfcc <_printf_i+0x1ac>
 800cfa2:	07df      	lsls	r7, r3, #31
 800cfa4:	bf44      	itt	mi
 800cfa6:	f043 0320 	orrmi.w	r3, r3, #32
 800cfaa:	6023      	strmi	r3, [r4, #0]
 800cfac:	b91e      	cbnz	r6, 800cfb6 <_printf_i+0x196>
 800cfae:	6823      	ldr	r3, [r4, #0]
 800cfb0:	f023 0320 	bic.w	r3, r3, #32
 800cfb4:	6023      	str	r3, [r4, #0]
 800cfb6:	2310      	movs	r3, #16
 800cfb8:	e7b0      	b.n	800cf1c <_printf_i+0xfc>
 800cfba:	6823      	ldr	r3, [r4, #0]
 800cfbc:	f043 0320 	orr.w	r3, r3, #32
 800cfc0:	6023      	str	r3, [r4, #0]
 800cfc2:	2378      	movs	r3, #120	; 0x78
 800cfc4:	4828      	ldr	r0, [pc, #160]	; (800d068 <_printf_i+0x248>)
 800cfc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cfca:	e7e3      	b.n	800cf94 <_printf_i+0x174>
 800cfcc:	0659      	lsls	r1, r3, #25
 800cfce:	bf48      	it	mi
 800cfd0:	b2b6      	uxthmi	r6, r6
 800cfd2:	e7e6      	b.n	800cfa2 <_printf_i+0x182>
 800cfd4:	4615      	mov	r5, r2
 800cfd6:	e7bb      	b.n	800cf50 <_printf_i+0x130>
 800cfd8:	682b      	ldr	r3, [r5, #0]
 800cfda:	6826      	ldr	r6, [r4, #0]
 800cfdc:	6961      	ldr	r1, [r4, #20]
 800cfde:	1d18      	adds	r0, r3, #4
 800cfe0:	6028      	str	r0, [r5, #0]
 800cfe2:	0635      	lsls	r5, r6, #24
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	d501      	bpl.n	800cfec <_printf_i+0x1cc>
 800cfe8:	6019      	str	r1, [r3, #0]
 800cfea:	e002      	b.n	800cff2 <_printf_i+0x1d2>
 800cfec:	0670      	lsls	r0, r6, #25
 800cfee:	d5fb      	bpl.n	800cfe8 <_printf_i+0x1c8>
 800cff0:	8019      	strh	r1, [r3, #0]
 800cff2:	2300      	movs	r3, #0
 800cff4:	6123      	str	r3, [r4, #16]
 800cff6:	4615      	mov	r5, r2
 800cff8:	e7ba      	b.n	800cf70 <_printf_i+0x150>
 800cffa:	682b      	ldr	r3, [r5, #0]
 800cffc:	1d1a      	adds	r2, r3, #4
 800cffe:	602a      	str	r2, [r5, #0]
 800d000:	681d      	ldr	r5, [r3, #0]
 800d002:	6862      	ldr	r2, [r4, #4]
 800d004:	2100      	movs	r1, #0
 800d006:	4628      	mov	r0, r5
 800d008:	f7f3 f8ea 	bl	80001e0 <memchr>
 800d00c:	b108      	cbz	r0, 800d012 <_printf_i+0x1f2>
 800d00e:	1b40      	subs	r0, r0, r5
 800d010:	6060      	str	r0, [r4, #4]
 800d012:	6863      	ldr	r3, [r4, #4]
 800d014:	6123      	str	r3, [r4, #16]
 800d016:	2300      	movs	r3, #0
 800d018:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d01c:	e7a8      	b.n	800cf70 <_printf_i+0x150>
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	462a      	mov	r2, r5
 800d022:	4649      	mov	r1, r9
 800d024:	4640      	mov	r0, r8
 800d026:	47d0      	blx	sl
 800d028:	3001      	adds	r0, #1
 800d02a:	d0ab      	beq.n	800cf84 <_printf_i+0x164>
 800d02c:	6823      	ldr	r3, [r4, #0]
 800d02e:	079b      	lsls	r3, r3, #30
 800d030:	d413      	bmi.n	800d05a <_printf_i+0x23a>
 800d032:	68e0      	ldr	r0, [r4, #12]
 800d034:	9b03      	ldr	r3, [sp, #12]
 800d036:	4298      	cmp	r0, r3
 800d038:	bfb8      	it	lt
 800d03a:	4618      	movlt	r0, r3
 800d03c:	e7a4      	b.n	800cf88 <_printf_i+0x168>
 800d03e:	2301      	movs	r3, #1
 800d040:	4632      	mov	r2, r6
 800d042:	4649      	mov	r1, r9
 800d044:	4640      	mov	r0, r8
 800d046:	47d0      	blx	sl
 800d048:	3001      	adds	r0, #1
 800d04a:	d09b      	beq.n	800cf84 <_printf_i+0x164>
 800d04c:	3501      	adds	r5, #1
 800d04e:	68e3      	ldr	r3, [r4, #12]
 800d050:	9903      	ldr	r1, [sp, #12]
 800d052:	1a5b      	subs	r3, r3, r1
 800d054:	42ab      	cmp	r3, r5
 800d056:	dcf2      	bgt.n	800d03e <_printf_i+0x21e>
 800d058:	e7eb      	b.n	800d032 <_printf_i+0x212>
 800d05a:	2500      	movs	r5, #0
 800d05c:	f104 0619 	add.w	r6, r4, #25
 800d060:	e7f5      	b.n	800d04e <_printf_i+0x22e>
 800d062:	bf00      	nop
 800d064:	080115ea 	.word	0x080115ea
 800d068:	080115fb 	.word	0x080115fb

0800d06c <_scanf_float>:
 800d06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d070:	b087      	sub	sp, #28
 800d072:	4617      	mov	r7, r2
 800d074:	9303      	str	r3, [sp, #12]
 800d076:	688b      	ldr	r3, [r1, #8]
 800d078:	1e5a      	subs	r2, r3, #1
 800d07a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d07e:	bf83      	ittte	hi
 800d080:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d084:	195b      	addhi	r3, r3, r5
 800d086:	9302      	strhi	r3, [sp, #8]
 800d088:	2300      	movls	r3, #0
 800d08a:	bf86      	itte	hi
 800d08c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d090:	608b      	strhi	r3, [r1, #8]
 800d092:	9302      	strls	r3, [sp, #8]
 800d094:	680b      	ldr	r3, [r1, #0]
 800d096:	468b      	mov	fp, r1
 800d098:	2500      	movs	r5, #0
 800d09a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800d09e:	f84b 3b1c 	str.w	r3, [fp], #28
 800d0a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d0a6:	4680      	mov	r8, r0
 800d0a8:	460c      	mov	r4, r1
 800d0aa:	465e      	mov	r6, fp
 800d0ac:	46aa      	mov	sl, r5
 800d0ae:	46a9      	mov	r9, r5
 800d0b0:	9501      	str	r5, [sp, #4]
 800d0b2:	68a2      	ldr	r2, [r4, #8]
 800d0b4:	b152      	cbz	r2, 800d0cc <_scanf_float+0x60>
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	2b4e      	cmp	r3, #78	; 0x4e
 800d0bc:	d864      	bhi.n	800d188 <_scanf_float+0x11c>
 800d0be:	2b40      	cmp	r3, #64	; 0x40
 800d0c0:	d83c      	bhi.n	800d13c <_scanf_float+0xd0>
 800d0c2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800d0c6:	b2c8      	uxtb	r0, r1
 800d0c8:	280e      	cmp	r0, #14
 800d0ca:	d93a      	bls.n	800d142 <_scanf_float+0xd6>
 800d0cc:	f1b9 0f00 	cmp.w	r9, #0
 800d0d0:	d003      	beq.n	800d0da <_scanf_float+0x6e>
 800d0d2:	6823      	ldr	r3, [r4, #0]
 800d0d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d0d8:	6023      	str	r3, [r4, #0]
 800d0da:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0de:	f1ba 0f01 	cmp.w	sl, #1
 800d0e2:	f200 8113 	bhi.w	800d30c <_scanf_float+0x2a0>
 800d0e6:	455e      	cmp	r6, fp
 800d0e8:	f200 8105 	bhi.w	800d2f6 <_scanf_float+0x28a>
 800d0ec:	2501      	movs	r5, #1
 800d0ee:	4628      	mov	r0, r5
 800d0f0:	b007      	add	sp, #28
 800d0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800d0fa:	2a0d      	cmp	r2, #13
 800d0fc:	d8e6      	bhi.n	800d0cc <_scanf_float+0x60>
 800d0fe:	a101      	add	r1, pc, #4	; (adr r1, 800d104 <_scanf_float+0x98>)
 800d100:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d104:	0800d243 	.word	0x0800d243
 800d108:	0800d0cd 	.word	0x0800d0cd
 800d10c:	0800d0cd 	.word	0x0800d0cd
 800d110:	0800d0cd 	.word	0x0800d0cd
 800d114:	0800d2a3 	.word	0x0800d2a3
 800d118:	0800d27b 	.word	0x0800d27b
 800d11c:	0800d0cd 	.word	0x0800d0cd
 800d120:	0800d0cd 	.word	0x0800d0cd
 800d124:	0800d251 	.word	0x0800d251
 800d128:	0800d0cd 	.word	0x0800d0cd
 800d12c:	0800d0cd 	.word	0x0800d0cd
 800d130:	0800d0cd 	.word	0x0800d0cd
 800d134:	0800d0cd 	.word	0x0800d0cd
 800d138:	0800d209 	.word	0x0800d209
 800d13c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800d140:	e7db      	b.n	800d0fa <_scanf_float+0x8e>
 800d142:	290e      	cmp	r1, #14
 800d144:	d8c2      	bhi.n	800d0cc <_scanf_float+0x60>
 800d146:	a001      	add	r0, pc, #4	; (adr r0, 800d14c <_scanf_float+0xe0>)
 800d148:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d14c:	0800d1fb 	.word	0x0800d1fb
 800d150:	0800d0cd 	.word	0x0800d0cd
 800d154:	0800d1fb 	.word	0x0800d1fb
 800d158:	0800d28f 	.word	0x0800d28f
 800d15c:	0800d0cd 	.word	0x0800d0cd
 800d160:	0800d1a9 	.word	0x0800d1a9
 800d164:	0800d1e5 	.word	0x0800d1e5
 800d168:	0800d1e5 	.word	0x0800d1e5
 800d16c:	0800d1e5 	.word	0x0800d1e5
 800d170:	0800d1e5 	.word	0x0800d1e5
 800d174:	0800d1e5 	.word	0x0800d1e5
 800d178:	0800d1e5 	.word	0x0800d1e5
 800d17c:	0800d1e5 	.word	0x0800d1e5
 800d180:	0800d1e5 	.word	0x0800d1e5
 800d184:	0800d1e5 	.word	0x0800d1e5
 800d188:	2b6e      	cmp	r3, #110	; 0x6e
 800d18a:	d809      	bhi.n	800d1a0 <_scanf_float+0x134>
 800d18c:	2b60      	cmp	r3, #96	; 0x60
 800d18e:	d8b2      	bhi.n	800d0f6 <_scanf_float+0x8a>
 800d190:	2b54      	cmp	r3, #84	; 0x54
 800d192:	d077      	beq.n	800d284 <_scanf_float+0x218>
 800d194:	2b59      	cmp	r3, #89	; 0x59
 800d196:	d199      	bne.n	800d0cc <_scanf_float+0x60>
 800d198:	2d07      	cmp	r5, #7
 800d19a:	d197      	bne.n	800d0cc <_scanf_float+0x60>
 800d19c:	2508      	movs	r5, #8
 800d19e:	e029      	b.n	800d1f4 <_scanf_float+0x188>
 800d1a0:	2b74      	cmp	r3, #116	; 0x74
 800d1a2:	d06f      	beq.n	800d284 <_scanf_float+0x218>
 800d1a4:	2b79      	cmp	r3, #121	; 0x79
 800d1a6:	e7f6      	b.n	800d196 <_scanf_float+0x12a>
 800d1a8:	6821      	ldr	r1, [r4, #0]
 800d1aa:	05c8      	lsls	r0, r1, #23
 800d1ac:	d51a      	bpl.n	800d1e4 <_scanf_float+0x178>
 800d1ae:	9b02      	ldr	r3, [sp, #8]
 800d1b0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d1b4:	6021      	str	r1, [r4, #0]
 800d1b6:	f109 0901 	add.w	r9, r9, #1
 800d1ba:	b11b      	cbz	r3, 800d1c4 <_scanf_float+0x158>
 800d1bc:	3b01      	subs	r3, #1
 800d1be:	3201      	adds	r2, #1
 800d1c0:	9302      	str	r3, [sp, #8]
 800d1c2:	60a2      	str	r2, [r4, #8]
 800d1c4:	68a3      	ldr	r3, [r4, #8]
 800d1c6:	3b01      	subs	r3, #1
 800d1c8:	60a3      	str	r3, [r4, #8]
 800d1ca:	6923      	ldr	r3, [r4, #16]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	6123      	str	r3, [r4, #16]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	3b01      	subs	r3, #1
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	607b      	str	r3, [r7, #4]
 800d1d8:	f340 8084 	ble.w	800d2e4 <_scanf_float+0x278>
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	3301      	adds	r3, #1
 800d1e0:	603b      	str	r3, [r7, #0]
 800d1e2:	e766      	b.n	800d0b2 <_scanf_float+0x46>
 800d1e4:	eb1a 0f05 	cmn.w	sl, r5
 800d1e8:	f47f af70 	bne.w	800d0cc <_scanf_float+0x60>
 800d1ec:	6822      	ldr	r2, [r4, #0]
 800d1ee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d1f2:	6022      	str	r2, [r4, #0]
 800d1f4:	f806 3b01 	strb.w	r3, [r6], #1
 800d1f8:	e7e4      	b.n	800d1c4 <_scanf_float+0x158>
 800d1fa:	6822      	ldr	r2, [r4, #0]
 800d1fc:	0610      	lsls	r0, r2, #24
 800d1fe:	f57f af65 	bpl.w	800d0cc <_scanf_float+0x60>
 800d202:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d206:	e7f4      	b.n	800d1f2 <_scanf_float+0x186>
 800d208:	f1ba 0f00 	cmp.w	sl, #0
 800d20c:	d10e      	bne.n	800d22c <_scanf_float+0x1c0>
 800d20e:	f1b9 0f00 	cmp.w	r9, #0
 800d212:	d10e      	bne.n	800d232 <_scanf_float+0x1c6>
 800d214:	6822      	ldr	r2, [r4, #0]
 800d216:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d21a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d21e:	d108      	bne.n	800d232 <_scanf_float+0x1c6>
 800d220:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d224:	6022      	str	r2, [r4, #0]
 800d226:	f04f 0a01 	mov.w	sl, #1
 800d22a:	e7e3      	b.n	800d1f4 <_scanf_float+0x188>
 800d22c:	f1ba 0f02 	cmp.w	sl, #2
 800d230:	d055      	beq.n	800d2de <_scanf_float+0x272>
 800d232:	2d01      	cmp	r5, #1
 800d234:	d002      	beq.n	800d23c <_scanf_float+0x1d0>
 800d236:	2d04      	cmp	r5, #4
 800d238:	f47f af48 	bne.w	800d0cc <_scanf_float+0x60>
 800d23c:	3501      	adds	r5, #1
 800d23e:	b2ed      	uxtb	r5, r5
 800d240:	e7d8      	b.n	800d1f4 <_scanf_float+0x188>
 800d242:	f1ba 0f01 	cmp.w	sl, #1
 800d246:	f47f af41 	bne.w	800d0cc <_scanf_float+0x60>
 800d24a:	f04f 0a02 	mov.w	sl, #2
 800d24e:	e7d1      	b.n	800d1f4 <_scanf_float+0x188>
 800d250:	b97d      	cbnz	r5, 800d272 <_scanf_float+0x206>
 800d252:	f1b9 0f00 	cmp.w	r9, #0
 800d256:	f47f af3c 	bne.w	800d0d2 <_scanf_float+0x66>
 800d25a:	6822      	ldr	r2, [r4, #0]
 800d25c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d260:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d264:	f47f af39 	bne.w	800d0da <_scanf_float+0x6e>
 800d268:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d26c:	6022      	str	r2, [r4, #0]
 800d26e:	2501      	movs	r5, #1
 800d270:	e7c0      	b.n	800d1f4 <_scanf_float+0x188>
 800d272:	2d03      	cmp	r5, #3
 800d274:	d0e2      	beq.n	800d23c <_scanf_float+0x1d0>
 800d276:	2d05      	cmp	r5, #5
 800d278:	e7de      	b.n	800d238 <_scanf_float+0x1cc>
 800d27a:	2d02      	cmp	r5, #2
 800d27c:	f47f af26 	bne.w	800d0cc <_scanf_float+0x60>
 800d280:	2503      	movs	r5, #3
 800d282:	e7b7      	b.n	800d1f4 <_scanf_float+0x188>
 800d284:	2d06      	cmp	r5, #6
 800d286:	f47f af21 	bne.w	800d0cc <_scanf_float+0x60>
 800d28a:	2507      	movs	r5, #7
 800d28c:	e7b2      	b.n	800d1f4 <_scanf_float+0x188>
 800d28e:	6822      	ldr	r2, [r4, #0]
 800d290:	0591      	lsls	r1, r2, #22
 800d292:	f57f af1b 	bpl.w	800d0cc <_scanf_float+0x60>
 800d296:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800d29a:	6022      	str	r2, [r4, #0]
 800d29c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d2a0:	e7a8      	b.n	800d1f4 <_scanf_float+0x188>
 800d2a2:	6822      	ldr	r2, [r4, #0]
 800d2a4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800d2a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800d2ac:	d006      	beq.n	800d2bc <_scanf_float+0x250>
 800d2ae:	0550      	lsls	r0, r2, #21
 800d2b0:	f57f af0c 	bpl.w	800d0cc <_scanf_float+0x60>
 800d2b4:	f1b9 0f00 	cmp.w	r9, #0
 800d2b8:	f43f af0f 	beq.w	800d0da <_scanf_float+0x6e>
 800d2bc:	0591      	lsls	r1, r2, #22
 800d2be:	bf58      	it	pl
 800d2c0:	9901      	ldrpl	r1, [sp, #4]
 800d2c2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d2c6:	bf58      	it	pl
 800d2c8:	eba9 0101 	subpl.w	r1, r9, r1
 800d2cc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800d2d0:	bf58      	it	pl
 800d2d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d2d6:	6022      	str	r2, [r4, #0]
 800d2d8:	f04f 0900 	mov.w	r9, #0
 800d2dc:	e78a      	b.n	800d1f4 <_scanf_float+0x188>
 800d2de:	f04f 0a03 	mov.w	sl, #3
 800d2e2:	e787      	b.n	800d1f4 <_scanf_float+0x188>
 800d2e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d2e8:	4639      	mov	r1, r7
 800d2ea:	4640      	mov	r0, r8
 800d2ec:	4798      	blx	r3
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	f43f aedf 	beq.w	800d0b2 <_scanf_float+0x46>
 800d2f4:	e6ea      	b.n	800d0cc <_scanf_float+0x60>
 800d2f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d2fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d2fe:	463a      	mov	r2, r7
 800d300:	4640      	mov	r0, r8
 800d302:	4798      	blx	r3
 800d304:	6923      	ldr	r3, [r4, #16]
 800d306:	3b01      	subs	r3, #1
 800d308:	6123      	str	r3, [r4, #16]
 800d30a:	e6ec      	b.n	800d0e6 <_scanf_float+0x7a>
 800d30c:	1e6b      	subs	r3, r5, #1
 800d30e:	2b06      	cmp	r3, #6
 800d310:	d825      	bhi.n	800d35e <_scanf_float+0x2f2>
 800d312:	2d02      	cmp	r5, #2
 800d314:	d836      	bhi.n	800d384 <_scanf_float+0x318>
 800d316:	455e      	cmp	r6, fp
 800d318:	f67f aee8 	bls.w	800d0ec <_scanf_float+0x80>
 800d31c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d320:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d324:	463a      	mov	r2, r7
 800d326:	4640      	mov	r0, r8
 800d328:	4798      	blx	r3
 800d32a:	6923      	ldr	r3, [r4, #16]
 800d32c:	3b01      	subs	r3, #1
 800d32e:	6123      	str	r3, [r4, #16]
 800d330:	e7f1      	b.n	800d316 <_scanf_float+0x2aa>
 800d332:	9802      	ldr	r0, [sp, #8]
 800d334:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d338:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800d33c:	9002      	str	r0, [sp, #8]
 800d33e:	463a      	mov	r2, r7
 800d340:	4640      	mov	r0, r8
 800d342:	4798      	blx	r3
 800d344:	6923      	ldr	r3, [r4, #16]
 800d346:	3b01      	subs	r3, #1
 800d348:	6123      	str	r3, [r4, #16]
 800d34a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d34e:	fa5f fa8a 	uxtb.w	sl, sl
 800d352:	f1ba 0f02 	cmp.w	sl, #2
 800d356:	d1ec      	bne.n	800d332 <_scanf_float+0x2c6>
 800d358:	3d03      	subs	r5, #3
 800d35a:	b2ed      	uxtb	r5, r5
 800d35c:	1b76      	subs	r6, r6, r5
 800d35e:	6823      	ldr	r3, [r4, #0]
 800d360:	05da      	lsls	r2, r3, #23
 800d362:	d52f      	bpl.n	800d3c4 <_scanf_float+0x358>
 800d364:	055b      	lsls	r3, r3, #21
 800d366:	d510      	bpl.n	800d38a <_scanf_float+0x31e>
 800d368:	455e      	cmp	r6, fp
 800d36a:	f67f aebf 	bls.w	800d0ec <_scanf_float+0x80>
 800d36e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d372:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d376:	463a      	mov	r2, r7
 800d378:	4640      	mov	r0, r8
 800d37a:	4798      	blx	r3
 800d37c:	6923      	ldr	r3, [r4, #16]
 800d37e:	3b01      	subs	r3, #1
 800d380:	6123      	str	r3, [r4, #16]
 800d382:	e7f1      	b.n	800d368 <_scanf_float+0x2fc>
 800d384:	46aa      	mov	sl, r5
 800d386:	9602      	str	r6, [sp, #8]
 800d388:	e7df      	b.n	800d34a <_scanf_float+0x2de>
 800d38a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d38e:	6923      	ldr	r3, [r4, #16]
 800d390:	2965      	cmp	r1, #101	; 0x65
 800d392:	f103 33ff 	add.w	r3, r3, #4294967295
 800d396:	f106 35ff 	add.w	r5, r6, #4294967295
 800d39a:	6123      	str	r3, [r4, #16]
 800d39c:	d00c      	beq.n	800d3b8 <_scanf_float+0x34c>
 800d39e:	2945      	cmp	r1, #69	; 0x45
 800d3a0:	d00a      	beq.n	800d3b8 <_scanf_float+0x34c>
 800d3a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d3a6:	463a      	mov	r2, r7
 800d3a8:	4640      	mov	r0, r8
 800d3aa:	4798      	blx	r3
 800d3ac:	6923      	ldr	r3, [r4, #16]
 800d3ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d3b2:	3b01      	subs	r3, #1
 800d3b4:	1eb5      	subs	r5, r6, #2
 800d3b6:	6123      	str	r3, [r4, #16]
 800d3b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d3bc:	463a      	mov	r2, r7
 800d3be:	4640      	mov	r0, r8
 800d3c0:	4798      	blx	r3
 800d3c2:	462e      	mov	r6, r5
 800d3c4:	6825      	ldr	r5, [r4, #0]
 800d3c6:	f015 0510 	ands.w	r5, r5, #16
 800d3ca:	d159      	bne.n	800d480 <_scanf_float+0x414>
 800d3cc:	7035      	strb	r5, [r6, #0]
 800d3ce:	6823      	ldr	r3, [r4, #0]
 800d3d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d3d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d3d8:	d11b      	bne.n	800d412 <_scanf_float+0x3a6>
 800d3da:	9b01      	ldr	r3, [sp, #4]
 800d3dc:	454b      	cmp	r3, r9
 800d3de:	eba3 0209 	sub.w	r2, r3, r9
 800d3e2:	d123      	bne.n	800d42c <_scanf_float+0x3c0>
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	4659      	mov	r1, fp
 800d3e8:	4640      	mov	r0, r8
 800d3ea:	f000 ff27 	bl	800e23c <_strtod_r>
 800d3ee:	6822      	ldr	r2, [r4, #0]
 800d3f0:	9b03      	ldr	r3, [sp, #12]
 800d3f2:	f012 0f02 	tst.w	r2, #2
 800d3f6:	ec57 6b10 	vmov	r6, r7, d0
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	d021      	beq.n	800d442 <_scanf_float+0x3d6>
 800d3fe:	9903      	ldr	r1, [sp, #12]
 800d400:	1d1a      	adds	r2, r3, #4
 800d402:	600a      	str	r2, [r1, #0]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	e9c3 6700 	strd	r6, r7, [r3]
 800d40a:	68e3      	ldr	r3, [r4, #12]
 800d40c:	3301      	adds	r3, #1
 800d40e:	60e3      	str	r3, [r4, #12]
 800d410:	e66d      	b.n	800d0ee <_scanf_float+0x82>
 800d412:	9b04      	ldr	r3, [sp, #16]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d0e5      	beq.n	800d3e4 <_scanf_float+0x378>
 800d418:	9905      	ldr	r1, [sp, #20]
 800d41a:	230a      	movs	r3, #10
 800d41c:	462a      	mov	r2, r5
 800d41e:	3101      	adds	r1, #1
 800d420:	4640      	mov	r0, r8
 800d422:	f000 ff93 	bl	800e34c <_strtol_r>
 800d426:	9b04      	ldr	r3, [sp, #16]
 800d428:	9e05      	ldr	r6, [sp, #20]
 800d42a:	1ac2      	subs	r2, r0, r3
 800d42c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d430:	429e      	cmp	r6, r3
 800d432:	bf28      	it	cs
 800d434:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800d438:	4912      	ldr	r1, [pc, #72]	; (800d484 <_scanf_float+0x418>)
 800d43a:	4630      	mov	r0, r6
 800d43c:	f000 f8ba 	bl	800d5b4 <siprintf>
 800d440:	e7d0      	b.n	800d3e4 <_scanf_float+0x378>
 800d442:	9903      	ldr	r1, [sp, #12]
 800d444:	f012 0f04 	tst.w	r2, #4
 800d448:	f103 0204 	add.w	r2, r3, #4
 800d44c:	600a      	str	r2, [r1, #0]
 800d44e:	d1d9      	bne.n	800d404 <_scanf_float+0x398>
 800d450:	f8d3 8000 	ldr.w	r8, [r3]
 800d454:	ee10 2a10 	vmov	r2, s0
 800d458:	ee10 0a10 	vmov	r0, s0
 800d45c:	463b      	mov	r3, r7
 800d45e:	4639      	mov	r1, r7
 800d460:	f7f3 fb64 	bl	8000b2c <__aeabi_dcmpun>
 800d464:	b128      	cbz	r0, 800d472 <_scanf_float+0x406>
 800d466:	4808      	ldr	r0, [pc, #32]	; (800d488 <_scanf_float+0x41c>)
 800d468:	f000 f89e 	bl	800d5a8 <nanf>
 800d46c:	ed88 0a00 	vstr	s0, [r8]
 800d470:	e7cb      	b.n	800d40a <_scanf_float+0x39e>
 800d472:	4630      	mov	r0, r6
 800d474:	4639      	mov	r1, r7
 800d476:	f7f3 fbb7 	bl	8000be8 <__aeabi_d2f>
 800d47a:	f8c8 0000 	str.w	r0, [r8]
 800d47e:	e7c4      	b.n	800d40a <_scanf_float+0x39e>
 800d480:	2500      	movs	r5, #0
 800d482:	e634      	b.n	800d0ee <_scanf_float+0x82>
 800d484:	0801160c 	.word	0x0801160c
 800d488:	08011a80 	.word	0x08011a80

0800d48c <iprintf>:
 800d48c:	b40f      	push	{r0, r1, r2, r3}
 800d48e:	4b0a      	ldr	r3, [pc, #40]	; (800d4b8 <iprintf+0x2c>)
 800d490:	b513      	push	{r0, r1, r4, lr}
 800d492:	681c      	ldr	r4, [r3, #0]
 800d494:	b124      	cbz	r4, 800d4a0 <iprintf+0x14>
 800d496:	69a3      	ldr	r3, [r4, #24]
 800d498:	b913      	cbnz	r3, 800d4a0 <iprintf+0x14>
 800d49a:	4620      	mov	r0, r4
 800d49c:	f001 ffac 	bl	800f3f8 <__sinit>
 800d4a0:	ab05      	add	r3, sp, #20
 800d4a2:	9a04      	ldr	r2, [sp, #16]
 800d4a4:	68a1      	ldr	r1, [r4, #8]
 800d4a6:	9301      	str	r3, [sp, #4]
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f003 fb75 	bl	8010b98 <_vfiprintf_r>
 800d4ae:	b002      	add	sp, #8
 800d4b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4b4:	b004      	add	sp, #16
 800d4b6:	4770      	bx	lr
 800d4b8:	2000002c 	.word	0x2000002c

0800d4bc <_puts_r>:
 800d4bc:	b570      	push	{r4, r5, r6, lr}
 800d4be:	460e      	mov	r6, r1
 800d4c0:	4605      	mov	r5, r0
 800d4c2:	b118      	cbz	r0, 800d4cc <_puts_r+0x10>
 800d4c4:	6983      	ldr	r3, [r0, #24]
 800d4c6:	b90b      	cbnz	r3, 800d4cc <_puts_r+0x10>
 800d4c8:	f001 ff96 	bl	800f3f8 <__sinit>
 800d4cc:	69ab      	ldr	r3, [r5, #24]
 800d4ce:	68ac      	ldr	r4, [r5, #8]
 800d4d0:	b913      	cbnz	r3, 800d4d8 <_puts_r+0x1c>
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	f001 ff90 	bl	800f3f8 <__sinit>
 800d4d8:	4b2c      	ldr	r3, [pc, #176]	; (800d58c <_puts_r+0xd0>)
 800d4da:	429c      	cmp	r4, r3
 800d4dc:	d120      	bne.n	800d520 <_puts_r+0x64>
 800d4de:	686c      	ldr	r4, [r5, #4]
 800d4e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d4e2:	07db      	lsls	r3, r3, #31
 800d4e4:	d405      	bmi.n	800d4f2 <_puts_r+0x36>
 800d4e6:	89a3      	ldrh	r3, [r4, #12]
 800d4e8:	0598      	lsls	r0, r3, #22
 800d4ea:	d402      	bmi.n	800d4f2 <_puts_r+0x36>
 800d4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d4ee:	f002 fb94 	bl	800fc1a <__retarget_lock_acquire_recursive>
 800d4f2:	89a3      	ldrh	r3, [r4, #12]
 800d4f4:	0719      	lsls	r1, r3, #28
 800d4f6:	d51d      	bpl.n	800d534 <_puts_r+0x78>
 800d4f8:	6923      	ldr	r3, [r4, #16]
 800d4fa:	b1db      	cbz	r3, 800d534 <_puts_r+0x78>
 800d4fc:	3e01      	subs	r6, #1
 800d4fe:	68a3      	ldr	r3, [r4, #8]
 800d500:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d504:	3b01      	subs	r3, #1
 800d506:	60a3      	str	r3, [r4, #8]
 800d508:	bb39      	cbnz	r1, 800d55a <_puts_r+0x9e>
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	da38      	bge.n	800d580 <_puts_r+0xc4>
 800d50e:	4622      	mov	r2, r4
 800d510:	210a      	movs	r1, #10
 800d512:	4628      	mov	r0, r5
 800d514:	f000 ff1c 	bl	800e350 <__swbuf_r>
 800d518:	3001      	adds	r0, #1
 800d51a:	d011      	beq.n	800d540 <_puts_r+0x84>
 800d51c:	250a      	movs	r5, #10
 800d51e:	e011      	b.n	800d544 <_puts_r+0x88>
 800d520:	4b1b      	ldr	r3, [pc, #108]	; (800d590 <_puts_r+0xd4>)
 800d522:	429c      	cmp	r4, r3
 800d524:	d101      	bne.n	800d52a <_puts_r+0x6e>
 800d526:	68ac      	ldr	r4, [r5, #8]
 800d528:	e7da      	b.n	800d4e0 <_puts_r+0x24>
 800d52a:	4b1a      	ldr	r3, [pc, #104]	; (800d594 <_puts_r+0xd8>)
 800d52c:	429c      	cmp	r4, r3
 800d52e:	bf08      	it	eq
 800d530:	68ec      	ldreq	r4, [r5, #12]
 800d532:	e7d5      	b.n	800d4e0 <_puts_r+0x24>
 800d534:	4621      	mov	r1, r4
 800d536:	4628      	mov	r0, r5
 800d538:	f000 ff5c 	bl	800e3f4 <__swsetup_r>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d0dd      	beq.n	800d4fc <_puts_r+0x40>
 800d540:	f04f 35ff 	mov.w	r5, #4294967295
 800d544:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d546:	07da      	lsls	r2, r3, #31
 800d548:	d405      	bmi.n	800d556 <_puts_r+0x9a>
 800d54a:	89a3      	ldrh	r3, [r4, #12]
 800d54c:	059b      	lsls	r3, r3, #22
 800d54e:	d402      	bmi.n	800d556 <_puts_r+0x9a>
 800d550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d552:	f002 fb63 	bl	800fc1c <__retarget_lock_release_recursive>
 800d556:	4628      	mov	r0, r5
 800d558:	bd70      	pop	{r4, r5, r6, pc}
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	da04      	bge.n	800d568 <_puts_r+0xac>
 800d55e:	69a2      	ldr	r2, [r4, #24]
 800d560:	429a      	cmp	r2, r3
 800d562:	dc06      	bgt.n	800d572 <_puts_r+0xb6>
 800d564:	290a      	cmp	r1, #10
 800d566:	d004      	beq.n	800d572 <_puts_r+0xb6>
 800d568:	6823      	ldr	r3, [r4, #0]
 800d56a:	1c5a      	adds	r2, r3, #1
 800d56c:	6022      	str	r2, [r4, #0]
 800d56e:	7019      	strb	r1, [r3, #0]
 800d570:	e7c5      	b.n	800d4fe <_puts_r+0x42>
 800d572:	4622      	mov	r2, r4
 800d574:	4628      	mov	r0, r5
 800d576:	f000 feeb 	bl	800e350 <__swbuf_r>
 800d57a:	3001      	adds	r0, #1
 800d57c:	d1bf      	bne.n	800d4fe <_puts_r+0x42>
 800d57e:	e7df      	b.n	800d540 <_puts_r+0x84>
 800d580:	6823      	ldr	r3, [r4, #0]
 800d582:	250a      	movs	r5, #10
 800d584:	1c5a      	adds	r2, r3, #1
 800d586:	6022      	str	r2, [r4, #0]
 800d588:	701d      	strb	r5, [r3, #0]
 800d58a:	e7db      	b.n	800d544 <_puts_r+0x88>
 800d58c:	0801181c 	.word	0x0801181c
 800d590:	0801183c 	.word	0x0801183c
 800d594:	080117fc 	.word	0x080117fc

0800d598 <puts>:
 800d598:	4b02      	ldr	r3, [pc, #8]	; (800d5a4 <puts+0xc>)
 800d59a:	4601      	mov	r1, r0
 800d59c:	6818      	ldr	r0, [r3, #0]
 800d59e:	f7ff bf8d 	b.w	800d4bc <_puts_r>
 800d5a2:	bf00      	nop
 800d5a4:	2000002c 	.word	0x2000002c

0800d5a8 <nanf>:
 800d5a8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d5b0 <nanf+0x8>
 800d5ac:	4770      	bx	lr
 800d5ae:	bf00      	nop
 800d5b0:	7fc00000 	.word	0x7fc00000

0800d5b4 <siprintf>:
 800d5b4:	b40e      	push	{r1, r2, r3}
 800d5b6:	b500      	push	{lr}
 800d5b8:	b09c      	sub	sp, #112	; 0x70
 800d5ba:	ab1d      	add	r3, sp, #116	; 0x74
 800d5bc:	9002      	str	r0, [sp, #8]
 800d5be:	9006      	str	r0, [sp, #24]
 800d5c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d5c4:	4809      	ldr	r0, [pc, #36]	; (800d5ec <siprintf+0x38>)
 800d5c6:	9107      	str	r1, [sp, #28]
 800d5c8:	9104      	str	r1, [sp, #16]
 800d5ca:	4909      	ldr	r1, [pc, #36]	; (800d5f0 <siprintf+0x3c>)
 800d5cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5d0:	9105      	str	r1, [sp, #20]
 800d5d2:	6800      	ldr	r0, [r0, #0]
 800d5d4:	9301      	str	r3, [sp, #4]
 800d5d6:	a902      	add	r1, sp, #8
 800d5d8:	f003 f9b4 	bl	8010944 <_svfiprintf_r>
 800d5dc:	9b02      	ldr	r3, [sp, #8]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	701a      	strb	r2, [r3, #0]
 800d5e2:	b01c      	add	sp, #112	; 0x70
 800d5e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5e8:	b003      	add	sp, #12
 800d5ea:	4770      	bx	lr
 800d5ec:	2000002c 	.word	0x2000002c
 800d5f0:	ffff0208 	.word	0xffff0208

0800d5f4 <sulp>:
 800d5f4:	b570      	push	{r4, r5, r6, lr}
 800d5f6:	4604      	mov	r4, r0
 800d5f8:	460d      	mov	r5, r1
 800d5fa:	ec45 4b10 	vmov	d0, r4, r5
 800d5fe:	4616      	mov	r6, r2
 800d600:	f002 fefe 	bl	8010400 <__ulp>
 800d604:	ec51 0b10 	vmov	r0, r1, d0
 800d608:	b17e      	cbz	r6, 800d62a <sulp+0x36>
 800d60a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d60e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d612:	2b00      	cmp	r3, #0
 800d614:	dd09      	ble.n	800d62a <sulp+0x36>
 800d616:	051b      	lsls	r3, r3, #20
 800d618:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d61c:	2400      	movs	r4, #0
 800d61e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d622:	4622      	mov	r2, r4
 800d624:	462b      	mov	r3, r5
 800d626:	f7f2 ffe7 	bl	80005f8 <__aeabi_dmul>
 800d62a:	bd70      	pop	{r4, r5, r6, pc}
 800d62c:	0000      	movs	r0, r0
	...

0800d630 <_strtod_l>:
 800d630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d634:	ed2d 8b02 	vpush	{d8}
 800d638:	b09d      	sub	sp, #116	; 0x74
 800d63a:	461f      	mov	r7, r3
 800d63c:	2300      	movs	r3, #0
 800d63e:	9318      	str	r3, [sp, #96]	; 0x60
 800d640:	4ba2      	ldr	r3, [pc, #648]	; (800d8cc <_strtod_l+0x29c>)
 800d642:	9213      	str	r2, [sp, #76]	; 0x4c
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	9305      	str	r3, [sp, #20]
 800d648:	4604      	mov	r4, r0
 800d64a:	4618      	mov	r0, r3
 800d64c:	4688      	mov	r8, r1
 800d64e:	f7f2 fdbf 	bl	80001d0 <strlen>
 800d652:	f04f 0a00 	mov.w	sl, #0
 800d656:	4605      	mov	r5, r0
 800d658:	f04f 0b00 	mov.w	fp, #0
 800d65c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d660:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d662:	781a      	ldrb	r2, [r3, #0]
 800d664:	2a2b      	cmp	r2, #43	; 0x2b
 800d666:	d04e      	beq.n	800d706 <_strtod_l+0xd6>
 800d668:	d83b      	bhi.n	800d6e2 <_strtod_l+0xb2>
 800d66a:	2a0d      	cmp	r2, #13
 800d66c:	d834      	bhi.n	800d6d8 <_strtod_l+0xa8>
 800d66e:	2a08      	cmp	r2, #8
 800d670:	d834      	bhi.n	800d6dc <_strtod_l+0xac>
 800d672:	2a00      	cmp	r2, #0
 800d674:	d03e      	beq.n	800d6f4 <_strtod_l+0xc4>
 800d676:	2300      	movs	r3, #0
 800d678:	930a      	str	r3, [sp, #40]	; 0x28
 800d67a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800d67c:	7833      	ldrb	r3, [r6, #0]
 800d67e:	2b30      	cmp	r3, #48	; 0x30
 800d680:	f040 80b0 	bne.w	800d7e4 <_strtod_l+0x1b4>
 800d684:	7873      	ldrb	r3, [r6, #1]
 800d686:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d68a:	2b58      	cmp	r3, #88	; 0x58
 800d68c:	d168      	bne.n	800d760 <_strtod_l+0x130>
 800d68e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d690:	9301      	str	r3, [sp, #4]
 800d692:	ab18      	add	r3, sp, #96	; 0x60
 800d694:	9702      	str	r7, [sp, #8]
 800d696:	9300      	str	r3, [sp, #0]
 800d698:	4a8d      	ldr	r2, [pc, #564]	; (800d8d0 <_strtod_l+0x2a0>)
 800d69a:	ab19      	add	r3, sp, #100	; 0x64
 800d69c:	a917      	add	r1, sp, #92	; 0x5c
 800d69e:	4620      	mov	r0, r4
 800d6a0:	f001 ffae 	bl	800f600 <__gethex>
 800d6a4:	f010 0707 	ands.w	r7, r0, #7
 800d6a8:	4605      	mov	r5, r0
 800d6aa:	d005      	beq.n	800d6b8 <_strtod_l+0x88>
 800d6ac:	2f06      	cmp	r7, #6
 800d6ae:	d12c      	bne.n	800d70a <_strtod_l+0xda>
 800d6b0:	3601      	adds	r6, #1
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	9617      	str	r6, [sp, #92]	; 0x5c
 800d6b6:	930a      	str	r3, [sp, #40]	; 0x28
 800d6b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	f040 8590 	bne.w	800e1e0 <_strtod_l+0xbb0>
 800d6c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6c2:	b1eb      	cbz	r3, 800d700 <_strtod_l+0xd0>
 800d6c4:	4652      	mov	r2, sl
 800d6c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d6ca:	ec43 2b10 	vmov	d0, r2, r3
 800d6ce:	b01d      	add	sp, #116	; 0x74
 800d6d0:	ecbd 8b02 	vpop	{d8}
 800d6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d8:	2a20      	cmp	r2, #32
 800d6da:	d1cc      	bne.n	800d676 <_strtod_l+0x46>
 800d6dc:	3301      	adds	r3, #1
 800d6de:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6e0:	e7be      	b.n	800d660 <_strtod_l+0x30>
 800d6e2:	2a2d      	cmp	r2, #45	; 0x2d
 800d6e4:	d1c7      	bne.n	800d676 <_strtod_l+0x46>
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	920a      	str	r2, [sp, #40]	; 0x28
 800d6ea:	1c5a      	adds	r2, r3, #1
 800d6ec:	9217      	str	r2, [sp, #92]	; 0x5c
 800d6ee:	785b      	ldrb	r3, [r3, #1]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d1c2      	bne.n	800d67a <_strtod_l+0x4a>
 800d6f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	f040 856e 	bne.w	800e1dc <_strtod_l+0xbac>
 800d700:	4652      	mov	r2, sl
 800d702:	465b      	mov	r3, fp
 800d704:	e7e1      	b.n	800d6ca <_strtod_l+0x9a>
 800d706:	2200      	movs	r2, #0
 800d708:	e7ee      	b.n	800d6e8 <_strtod_l+0xb8>
 800d70a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d70c:	b13a      	cbz	r2, 800d71e <_strtod_l+0xee>
 800d70e:	2135      	movs	r1, #53	; 0x35
 800d710:	a81a      	add	r0, sp, #104	; 0x68
 800d712:	f002 ff80 	bl	8010616 <__copybits>
 800d716:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d718:	4620      	mov	r0, r4
 800d71a:	f002 fb3f 	bl	800fd9c <_Bfree>
 800d71e:	3f01      	subs	r7, #1
 800d720:	2f04      	cmp	r7, #4
 800d722:	d806      	bhi.n	800d732 <_strtod_l+0x102>
 800d724:	e8df f007 	tbb	[pc, r7]
 800d728:	1714030a 	.word	0x1714030a
 800d72c:	0a          	.byte	0x0a
 800d72d:	00          	.byte	0x00
 800d72e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800d732:	0728      	lsls	r0, r5, #28
 800d734:	d5c0      	bpl.n	800d6b8 <_strtod_l+0x88>
 800d736:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d73a:	e7bd      	b.n	800d6b8 <_strtod_l+0x88>
 800d73c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800d740:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d742:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d746:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d74a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d74e:	e7f0      	b.n	800d732 <_strtod_l+0x102>
 800d750:	f8df b180 	ldr.w	fp, [pc, #384]	; 800d8d4 <_strtod_l+0x2a4>
 800d754:	e7ed      	b.n	800d732 <_strtod_l+0x102>
 800d756:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d75a:	f04f 3aff 	mov.w	sl, #4294967295
 800d75e:	e7e8      	b.n	800d732 <_strtod_l+0x102>
 800d760:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d762:	1c5a      	adds	r2, r3, #1
 800d764:	9217      	str	r2, [sp, #92]	; 0x5c
 800d766:	785b      	ldrb	r3, [r3, #1]
 800d768:	2b30      	cmp	r3, #48	; 0x30
 800d76a:	d0f9      	beq.n	800d760 <_strtod_l+0x130>
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d0a3      	beq.n	800d6b8 <_strtod_l+0x88>
 800d770:	2301      	movs	r3, #1
 800d772:	f04f 0900 	mov.w	r9, #0
 800d776:	9304      	str	r3, [sp, #16]
 800d778:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d77a:	9308      	str	r3, [sp, #32]
 800d77c:	f8cd 901c 	str.w	r9, [sp, #28]
 800d780:	464f      	mov	r7, r9
 800d782:	220a      	movs	r2, #10
 800d784:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d786:	7806      	ldrb	r6, [r0, #0]
 800d788:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800d78c:	b2d9      	uxtb	r1, r3
 800d78e:	2909      	cmp	r1, #9
 800d790:	d92a      	bls.n	800d7e8 <_strtod_l+0x1b8>
 800d792:	9905      	ldr	r1, [sp, #20]
 800d794:	462a      	mov	r2, r5
 800d796:	f003 fb8a 	bl	8010eae <strncmp>
 800d79a:	b398      	cbz	r0, 800d804 <_strtod_l+0x1d4>
 800d79c:	2000      	movs	r0, #0
 800d79e:	4632      	mov	r2, r6
 800d7a0:	463d      	mov	r5, r7
 800d7a2:	9005      	str	r0, [sp, #20]
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	2a65      	cmp	r2, #101	; 0x65
 800d7a8:	d001      	beq.n	800d7ae <_strtod_l+0x17e>
 800d7aa:	2a45      	cmp	r2, #69	; 0x45
 800d7ac:	d118      	bne.n	800d7e0 <_strtod_l+0x1b0>
 800d7ae:	b91d      	cbnz	r5, 800d7b8 <_strtod_l+0x188>
 800d7b0:	9a04      	ldr	r2, [sp, #16]
 800d7b2:	4302      	orrs	r2, r0
 800d7b4:	d09e      	beq.n	800d6f4 <_strtod_l+0xc4>
 800d7b6:	2500      	movs	r5, #0
 800d7b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800d7bc:	f108 0201 	add.w	r2, r8, #1
 800d7c0:	9217      	str	r2, [sp, #92]	; 0x5c
 800d7c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d7c6:	2a2b      	cmp	r2, #43	; 0x2b
 800d7c8:	d075      	beq.n	800d8b6 <_strtod_l+0x286>
 800d7ca:	2a2d      	cmp	r2, #45	; 0x2d
 800d7cc:	d07b      	beq.n	800d8c6 <_strtod_l+0x296>
 800d7ce:	f04f 0c00 	mov.w	ip, #0
 800d7d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800d7d6:	2909      	cmp	r1, #9
 800d7d8:	f240 8082 	bls.w	800d8e0 <_strtod_l+0x2b0>
 800d7dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d7e0:	2600      	movs	r6, #0
 800d7e2:	e09d      	b.n	800d920 <_strtod_l+0x2f0>
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	e7c4      	b.n	800d772 <_strtod_l+0x142>
 800d7e8:	2f08      	cmp	r7, #8
 800d7ea:	bfd8      	it	le
 800d7ec:	9907      	ldrle	r1, [sp, #28]
 800d7ee:	f100 0001 	add.w	r0, r0, #1
 800d7f2:	bfda      	itte	le
 800d7f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800d7f8:	9307      	strle	r3, [sp, #28]
 800d7fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 800d7fe:	3701      	adds	r7, #1
 800d800:	9017      	str	r0, [sp, #92]	; 0x5c
 800d802:	e7bf      	b.n	800d784 <_strtod_l+0x154>
 800d804:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d806:	195a      	adds	r2, r3, r5
 800d808:	9217      	str	r2, [sp, #92]	; 0x5c
 800d80a:	5d5a      	ldrb	r2, [r3, r5]
 800d80c:	2f00      	cmp	r7, #0
 800d80e:	d037      	beq.n	800d880 <_strtod_l+0x250>
 800d810:	9005      	str	r0, [sp, #20]
 800d812:	463d      	mov	r5, r7
 800d814:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800d818:	2b09      	cmp	r3, #9
 800d81a:	d912      	bls.n	800d842 <_strtod_l+0x212>
 800d81c:	2301      	movs	r3, #1
 800d81e:	e7c2      	b.n	800d7a6 <_strtod_l+0x176>
 800d820:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d822:	1c5a      	adds	r2, r3, #1
 800d824:	9217      	str	r2, [sp, #92]	; 0x5c
 800d826:	785a      	ldrb	r2, [r3, #1]
 800d828:	3001      	adds	r0, #1
 800d82a:	2a30      	cmp	r2, #48	; 0x30
 800d82c:	d0f8      	beq.n	800d820 <_strtod_l+0x1f0>
 800d82e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800d832:	2b08      	cmp	r3, #8
 800d834:	f200 84d9 	bhi.w	800e1ea <_strtod_l+0xbba>
 800d838:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d83a:	9005      	str	r0, [sp, #20]
 800d83c:	2000      	movs	r0, #0
 800d83e:	9308      	str	r3, [sp, #32]
 800d840:	4605      	mov	r5, r0
 800d842:	3a30      	subs	r2, #48	; 0x30
 800d844:	f100 0301 	add.w	r3, r0, #1
 800d848:	d014      	beq.n	800d874 <_strtod_l+0x244>
 800d84a:	9905      	ldr	r1, [sp, #20]
 800d84c:	4419      	add	r1, r3
 800d84e:	9105      	str	r1, [sp, #20]
 800d850:	462b      	mov	r3, r5
 800d852:	eb00 0e05 	add.w	lr, r0, r5
 800d856:	210a      	movs	r1, #10
 800d858:	4573      	cmp	r3, lr
 800d85a:	d113      	bne.n	800d884 <_strtod_l+0x254>
 800d85c:	182b      	adds	r3, r5, r0
 800d85e:	2b08      	cmp	r3, #8
 800d860:	f105 0501 	add.w	r5, r5, #1
 800d864:	4405      	add	r5, r0
 800d866:	dc1c      	bgt.n	800d8a2 <_strtod_l+0x272>
 800d868:	9907      	ldr	r1, [sp, #28]
 800d86a:	230a      	movs	r3, #10
 800d86c:	fb03 2301 	mla	r3, r3, r1, r2
 800d870:	9307      	str	r3, [sp, #28]
 800d872:	2300      	movs	r3, #0
 800d874:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d876:	1c51      	adds	r1, r2, #1
 800d878:	9117      	str	r1, [sp, #92]	; 0x5c
 800d87a:	7852      	ldrb	r2, [r2, #1]
 800d87c:	4618      	mov	r0, r3
 800d87e:	e7c9      	b.n	800d814 <_strtod_l+0x1e4>
 800d880:	4638      	mov	r0, r7
 800d882:	e7d2      	b.n	800d82a <_strtod_l+0x1fa>
 800d884:	2b08      	cmp	r3, #8
 800d886:	dc04      	bgt.n	800d892 <_strtod_l+0x262>
 800d888:	9e07      	ldr	r6, [sp, #28]
 800d88a:	434e      	muls	r6, r1
 800d88c:	9607      	str	r6, [sp, #28]
 800d88e:	3301      	adds	r3, #1
 800d890:	e7e2      	b.n	800d858 <_strtod_l+0x228>
 800d892:	f103 0c01 	add.w	ip, r3, #1
 800d896:	f1bc 0f10 	cmp.w	ip, #16
 800d89a:	bfd8      	it	le
 800d89c:	fb01 f909 	mulle.w	r9, r1, r9
 800d8a0:	e7f5      	b.n	800d88e <_strtod_l+0x25e>
 800d8a2:	2d10      	cmp	r5, #16
 800d8a4:	bfdc      	itt	le
 800d8a6:	230a      	movle	r3, #10
 800d8a8:	fb03 2909 	mlale	r9, r3, r9, r2
 800d8ac:	e7e1      	b.n	800d872 <_strtod_l+0x242>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	9305      	str	r3, [sp, #20]
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e77c      	b.n	800d7b0 <_strtod_l+0x180>
 800d8b6:	f04f 0c00 	mov.w	ip, #0
 800d8ba:	f108 0202 	add.w	r2, r8, #2
 800d8be:	9217      	str	r2, [sp, #92]	; 0x5c
 800d8c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d8c4:	e785      	b.n	800d7d2 <_strtod_l+0x1a2>
 800d8c6:	f04f 0c01 	mov.w	ip, #1
 800d8ca:	e7f6      	b.n	800d8ba <_strtod_l+0x28a>
 800d8cc:	080118c4 	.word	0x080118c4
 800d8d0:	08011614 	.word	0x08011614
 800d8d4:	7ff00000 	.word	0x7ff00000
 800d8d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d8da:	1c51      	adds	r1, r2, #1
 800d8dc:	9117      	str	r1, [sp, #92]	; 0x5c
 800d8de:	7852      	ldrb	r2, [r2, #1]
 800d8e0:	2a30      	cmp	r2, #48	; 0x30
 800d8e2:	d0f9      	beq.n	800d8d8 <_strtod_l+0x2a8>
 800d8e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800d8e8:	2908      	cmp	r1, #8
 800d8ea:	f63f af79 	bhi.w	800d7e0 <_strtod_l+0x1b0>
 800d8ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800d8f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d8f4:	9206      	str	r2, [sp, #24]
 800d8f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d8f8:	1c51      	adds	r1, r2, #1
 800d8fa:	9117      	str	r1, [sp, #92]	; 0x5c
 800d8fc:	7852      	ldrb	r2, [r2, #1]
 800d8fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800d902:	2e09      	cmp	r6, #9
 800d904:	d937      	bls.n	800d976 <_strtod_l+0x346>
 800d906:	9e06      	ldr	r6, [sp, #24]
 800d908:	1b89      	subs	r1, r1, r6
 800d90a:	2908      	cmp	r1, #8
 800d90c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800d910:	dc02      	bgt.n	800d918 <_strtod_l+0x2e8>
 800d912:	4576      	cmp	r6, lr
 800d914:	bfa8      	it	ge
 800d916:	4676      	movge	r6, lr
 800d918:	f1bc 0f00 	cmp.w	ip, #0
 800d91c:	d000      	beq.n	800d920 <_strtod_l+0x2f0>
 800d91e:	4276      	negs	r6, r6
 800d920:	2d00      	cmp	r5, #0
 800d922:	d14d      	bne.n	800d9c0 <_strtod_l+0x390>
 800d924:	9904      	ldr	r1, [sp, #16]
 800d926:	4301      	orrs	r1, r0
 800d928:	f47f aec6 	bne.w	800d6b8 <_strtod_l+0x88>
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	f47f aee1 	bne.w	800d6f4 <_strtod_l+0xc4>
 800d932:	2a69      	cmp	r2, #105	; 0x69
 800d934:	d027      	beq.n	800d986 <_strtod_l+0x356>
 800d936:	dc24      	bgt.n	800d982 <_strtod_l+0x352>
 800d938:	2a49      	cmp	r2, #73	; 0x49
 800d93a:	d024      	beq.n	800d986 <_strtod_l+0x356>
 800d93c:	2a4e      	cmp	r2, #78	; 0x4e
 800d93e:	f47f aed9 	bne.w	800d6f4 <_strtod_l+0xc4>
 800d942:	499f      	ldr	r1, [pc, #636]	; (800dbc0 <_strtod_l+0x590>)
 800d944:	a817      	add	r0, sp, #92	; 0x5c
 800d946:	f002 f8b3 	bl	800fab0 <__match>
 800d94a:	2800      	cmp	r0, #0
 800d94c:	f43f aed2 	beq.w	800d6f4 <_strtod_l+0xc4>
 800d950:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	2b28      	cmp	r3, #40	; 0x28
 800d956:	d12d      	bne.n	800d9b4 <_strtod_l+0x384>
 800d958:	499a      	ldr	r1, [pc, #616]	; (800dbc4 <_strtod_l+0x594>)
 800d95a:	aa1a      	add	r2, sp, #104	; 0x68
 800d95c:	a817      	add	r0, sp, #92	; 0x5c
 800d95e:	f002 f8bb 	bl	800fad8 <__hexnan>
 800d962:	2805      	cmp	r0, #5
 800d964:	d126      	bne.n	800d9b4 <_strtod_l+0x384>
 800d966:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d968:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800d96c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d970:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d974:	e6a0      	b.n	800d6b8 <_strtod_l+0x88>
 800d976:	210a      	movs	r1, #10
 800d978:	fb01 2e0e 	mla	lr, r1, lr, r2
 800d97c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d980:	e7b9      	b.n	800d8f6 <_strtod_l+0x2c6>
 800d982:	2a6e      	cmp	r2, #110	; 0x6e
 800d984:	e7db      	b.n	800d93e <_strtod_l+0x30e>
 800d986:	4990      	ldr	r1, [pc, #576]	; (800dbc8 <_strtod_l+0x598>)
 800d988:	a817      	add	r0, sp, #92	; 0x5c
 800d98a:	f002 f891 	bl	800fab0 <__match>
 800d98e:	2800      	cmp	r0, #0
 800d990:	f43f aeb0 	beq.w	800d6f4 <_strtod_l+0xc4>
 800d994:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d996:	498d      	ldr	r1, [pc, #564]	; (800dbcc <_strtod_l+0x59c>)
 800d998:	3b01      	subs	r3, #1
 800d99a:	a817      	add	r0, sp, #92	; 0x5c
 800d99c:	9317      	str	r3, [sp, #92]	; 0x5c
 800d99e:	f002 f887 	bl	800fab0 <__match>
 800d9a2:	b910      	cbnz	r0, 800d9aa <_strtod_l+0x37a>
 800d9a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	9317      	str	r3, [sp, #92]	; 0x5c
 800d9aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800dbdc <_strtod_l+0x5ac>
 800d9ae:	f04f 0a00 	mov.w	sl, #0
 800d9b2:	e681      	b.n	800d6b8 <_strtod_l+0x88>
 800d9b4:	4886      	ldr	r0, [pc, #536]	; (800dbd0 <_strtod_l+0x5a0>)
 800d9b6:	f003 fa1f 	bl	8010df8 <nan>
 800d9ba:	ec5b ab10 	vmov	sl, fp, d0
 800d9be:	e67b      	b.n	800d6b8 <_strtod_l+0x88>
 800d9c0:	9b05      	ldr	r3, [sp, #20]
 800d9c2:	9807      	ldr	r0, [sp, #28]
 800d9c4:	1af3      	subs	r3, r6, r3
 800d9c6:	2f00      	cmp	r7, #0
 800d9c8:	bf08      	it	eq
 800d9ca:	462f      	moveq	r7, r5
 800d9cc:	2d10      	cmp	r5, #16
 800d9ce:	9306      	str	r3, [sp, #24]
 800d9d0:	46a8      	mov	r8, r5
 800d9d2:	bfa8      	it	ge
 800d9d4:	f04f 0810 	movge.w	r8, #16
 800d9d8:	f7f2 fd94 	bl	8000504 <__aeabi_ui2d>
 800d9dc:	2d09      	cmp	r5, #9
 800d9de:	4682      	mov	sl, r0
 800d9e0:	468b      	mov	fp, r1
 800d9e2:	dd13      	ble.n	800da0c <_strtod_l+0x3dc>
 800d9e4:	4b7b      	ldr	r3, [pc, #492]	; (800dbd4 <_strtod_l+0x5a4>)
 800d9e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d9ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d9ee:	f7f2 fe03 	bl	80005f8 <__aeabi_dmul>
 800d9f2:	4682      	mov	sl, r0
 800d9f4:	4648      	mov	r0, r9
 800d9f6:	468b      	mov	fp, r1
 800d9f8:	f7f2 fd84 	bl	8000504 <__aeabi_ui2d>
 800d9fc:	4602      	mov	r2, r0
 800d9fe:	460b      	mov	r3, r1
 800da00:	4650      	mov	r0, sl
 800da02:	4659      	mov	r1, fp
 800da04:	f7f2 fc42 	bl	800028c <__adddf3>
 800da08:	4682      	mov	sl, r0
 800da0a:	468b      	mov	fp, r1
 800da0c:	2d0f      	cmp	r5, #15
 800da0e:	dc38      	bgt.n	800da82 <_strtod_l+0x452>
 800da10:	9b06      	ldr	r3, [sp, #24]
 800da12:	2b00      	cmp	r3, #0
 800da14:	f43f ae50 	beq.w	800d6b8 <_strtod_l+0x88>
 800da18:	dd24      	ble.n	800da64 <_strtod_l+0x434>
 800da1a:	2b16      	cmp	r3, #22
 800da1c:	dc0b      	bgt.n	800da36 <_strtod_l+0x406>
 800da1e:	496d      	ldr	r1, [pc, #436]	; (800dbd4 <_strtod_l+0x5a4>)
 800da20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da28:	4652      	mov	r2, sl
 800da2a:	465b      	mov	r3, fp
 800da2c:	f7f2 fde4 	bl	80005f8 <__aeabi_dmul>
 800da30:	4682      	mov	sl, r0
 800da32:	468b      	mov	fp, r1
 800da34:	e640      	b.n	800d6b8 <_strtod_l+0x88>
 800da36:	9a06      	ldr	r2, [sp, #24]
 800da38:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800da3c:	4293      	cmp	r3, r2
 800da3e:	db20      	blt.n	800da82 <_strtod_l+0x452>
 800da40:	4c64      	ldr	r4, [pc, #400]	; (800dbd4 <_strtod_l+0x5a4>)
 800da42:	f1c5 050f 	rsb	r5, r5, #15
 800da46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800da4a:	4652      	mov	r2, sl
 800da4c:	465b      	mov	r3, fp
 800da4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da52:	f7f2 fdd1 	bl	80005f8 <__aeabi_dmul>
 800da56:	9b06      	ldr	r3, [sp, #24]
 800da58:	1b5d      	subs	r5, r3, r5
 800da5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800da5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800da62:	e7e3      	b.n	800da2c <_strtod_l+0x3fc>
 800da64:	9b06      	ldr	r3, [sp, #24]
 800da66:	3316      	adds	r3, #22
 800da68:	db0b      	blt.n	800da82 <_strtod_l+0x452>
 800da6a:	9b05      	ldr	r3, [sp, #20]
 800da6c:	1b9e      	subs	r6, r3, r6
 800da6e:	4b59      	ldr	r3, [pc, #356]	; (800dbd4 <_strtod_l+0x5a4>)
 800da70:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800da74:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da78:	4650      	mov	r0, sl
 800da7a:	4659      	mov	r1, fp
 800da7c:	f7f2 fee6 	bl	800084c <__aeabi_ddiv>
 800da80:	e7d6      	b.n	800da30 <_strtod_l+0x400>
 800da82:	9b06      	ldr	r3, [sp, #24]
 800da84:	eba5 0808 	sub.w	r8, r5, r8
 800da88:	4498      	add	r8, r3
 800da8a:	f1b8 0f00 	cmp.w	r8, #0
 800da8e:	dd74      	ble.n	800db7a <_strtod_l+0x54a>
 800da90:	f018 030f 	ands.w	r3, r8, #15
 800da94:	d00a      	beq.n	800daac <_strtod_l+0x47c>
 800da96:	494f      	ldr	r1, [pc, #316]	; (800dbd4 <_strtod_l+0x5a4>)
 800da98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800da9c:	4652      	mov	r2, sl
 800da9e:	465b      	mov	r3, fp
 800daa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800daa4:	f7f2 fda8 	bl	80005f8 <__aeabi_dmul>
 800daa8:	4682      	mov	sl, r0
 800daaa:	468b      	mov	fp, r1
 800daac:	f038 080f 	bics.w	r8, r8, #15
 800dab0:	d04f      	beq.n	800db52 <_strtod_l+0x522>
 800dab2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800dab6:	dd22      	ble.n	800dafe <_strtod_l+0x4ce>
 800dab8:	2500      	movs	r5, #0
 800daba:	462e      	mov	r6, r5
 800dabc:	9507      	str	r5, [sp, #28]
 800dabe:	9505      	str	r5, [sp, #20]
 800dac0:	2322      	movs	r3, #34	; 0x22
 800dac2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800dbdc <_strtod_l+0x5ac>
 800dac6:	6023      	str	r3, [r4, #0]
 800dac8:	f04f 0a00 	mov.w	sl, #0
 800dacc:	9b07      	ldr	r3, [sp, #28]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	f43f adf2 	beq.w	800d6b8 <_strtod_l+0x88>
 800dad4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dad6:	4620      	mov	r0, r4
 800dad8:	f002 f960 	bl	800fd9c <_Bfree>
 800dadc:	9905      	ldr	r1, [sp, #20]
 800dade:	4620      	mov	r0, r4
 800dae0:	f002 f95c 	bl	800fd9c <_Bfree>
 800dae4:	4631      	mov	r1, r6
 800dae6:	4620      	mov	r0, r4
 800dae8:	f002 f958 	bl	800fd9c <_Bfree>
 800daec:	9907      	ldr	r1, [sp, #28]
 800daee:	4620      	mov	r0, r4
 800daf0:	f002 f954 	bl	800fd9c <_Bfree>
 800daf4:	4629      	mov	r1, r5
 800daf6:	4620      	mov	r0, r4
 800daf8:	f002 f950 	bl	800fd9c <_Bfree>
 800dafc:	e5dc      	b.n	800d6b8 <_strtod_l+0x88>
 800dafe:	4b36      	ldr	r3, [pc, #216]	; (800dbd8 <_strtod_l+0x5a8>)
 800db00:	9304      	str	r3, [sp, #16]
 800db02:	2300      	movs	r3, #0
 800db04:	ea4f 1828 	mov.w	r8, r8, asr #4
 800db08:	4650      	mov	r0, sl
 800db0a:	4659      	mov	r1, fp
 800db0c:	4699      	mov	r9, r3
 800db0e:	f1b8 0f01 	cmp.w	r8, #1
 800db12:	dc21      	bgt.n	800db58 <_strtod_l+0x528>
 800db14:	b10b      	cbz	r3, 800db1a <_strtod_l+0x4ea>
 800db16:	4682      	mov	sl, r0
 800db18:	468b      	mov	fp, r1
 800db1a:	4b2f      	ldr	r3, [pc, #188]	; (800dbd8 <_strtod_l+0x5a8>)
 800db1c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800db20:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800db24:	4652      	mov	r2, sl
 800db26:	465b      	mov	r3, fp
 800db28:	e9d9 0100 	ldrd	r0, r1, [r9]
 800db2c:	f7f2 fd64 	bl	80005f8 <__aeabi_dmul>
 800db30:	4b2a      	ldr	r3, [pc, #168]	; (800dbdc <_strtod_l+0x5ac>)
 800db32:	460a      	mov	r2, r1
 800db34:	400b      	ands	r3, r1
 800db36:	492a      	ldr	r1, [pc, #168]	; (800dbe0 <_strtod_l+0x5b0>)
 800db38:	428b      	cmp	r3, r1
 800db3a:	4682      	mov	sl, r0
 800db3c:	d8bc      	bhi.n	800dab8 <_strtod_l+0x488>
 800db3e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800db42:	428b      	cmp	r3, r1
 800db44:	bf86      	itte	hi
 800db46:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800dbe4 <_strtod_l+0x5b4>
 800db4a:	f04f 3aff 	movhi.w	sl, #4294967295
 800db4e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800db52:	2300      	movs	r3, #0
 800db54:	9304      	str	r3, [sp, #16]
 800db56:	e084      	b.n	800dc62 <_strtod_l+0x632>
 800db58:	f018 0f01 	tst.w	r8, #1
 800db5c:	d005      	beq.n	800db6a <_strtod_l+0x53a>
 800db5e:	9b04      	ldr	r3, [sp, #16]
 800db60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db64:	f7f2 fd48 	bl	80005f8 <__aeabi_dmul>
 800db68:	2301      	movs	r3, #1
 800db6a:	9a04      	ldr	r2, [sp, #16]
 800db6c:	3208      	adds	r2, #8
 800db6e:	f109 0901 	add.w	r9, r9, #1
 800db72:	ea4f 0868 	mov.w	r8, r8, asr #1
 800db76:	9204      	str	r2, [sp, #16]
 800db78:	e7c9      	b.n	800db0e <_strtod_l+0x4de>
 800db7a:	d0ea      	beq.n	800db52 <_strtod_l+0x522>
 800db7c:	f1c8 0800 	rsb	r8, r8, #0
 800db80:	f018 020f 	ands.w	r2, r8, #15
 800db84:	d00a      	beq.n	800db9c <_strtod_l+0x56c>
 800db86:	4b13      	ldr	r3, [pc, #76]	; (800dbd4 <_strtod_l+0x5a4>)
 800db88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db8c:	4650      	mov	r0, sl
 800db8e:	4659      	mov	r1, fp
 800db90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db94:	f7f2 fe5a 	bl	800084c <__aeabi_ddiv>
 800db98:	4682      	mov	sl, r0
 800db9a:	468b      	mov	fp, r1
 800db9c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800dba0:	d0d7      	beq.n	800db52 <_strtod_l+0x522>
 800dba2:	f1b8 0f1f 	cmp.w	r8, #31
 800dba6:	dd1f      	ble.n	800dbe8 <_strtod_l+0x5b8>
 800dba8:	2500      	movs	r5, #0
 800dbaa:	462e      	mov	r6, r5
 800dbac:	9507      	str	r5, [sp, #28]
 800dbae:	9505      	str	r5, [sp, #20]
 800dbb0:	2322      	movs	r3, #34	; 0x22
 800dbb2:	f04f 0a00 	mov.w	sl, #0
 800dbb6:	f04f 0b00 	mov.w	fp, #0
 800dbba:	6023      	str	r3, [r4, #0]
 800dbbc:	e786      	b.n	800dacc <_strtod_l+0x49c>
 800dbbe:	bf00      	nop
 800dbc0:	080115e5 	.word	0x080115e5
 800dbc4:	08011628 	.word	0x08011628
 800dbc8:	080115dd 	.word	0x080115dd
 800dbcc:	0801176c 	.word	0x0801176c
 800dbd0:	08011a80 	.word	0x08011a80
 800dbd4:	08011960 	.word	0x08011960
 800dbd8:	08011938 	.word	0x08011938
 800dbdc:	7ff00000 	.word	0x7ff00000
 800dbe0:	7ca00000 	.word	0x7ca00000
 800dbe4:	7fefffff 	.word	0x7fefffff
 800dbe8:	f018 0310 	ands.w	r3, r8, #16
 800dbec:	bf18      	it	ne
 800dbee:	236a      	movne	r3, #106	; 0x6a
 800dbf0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800dfa0 <_strtod_l+0x970>
 800dbf4:	9304      	str	r3, [sp, #16]
 800dbf6:	4650      	mov	r0, sl
 800dbf8:	4659      	mov	r1, fp
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	f018 0f01 	tst.w	r8, #1
 800dc00:	d004      	beq.n	800dc0c <_strtod_l+0x5dc>
 800dc02:	e9d9 2300 	ldrd	r2, r3, [r9]
 800dc06:	f7f2 fcf7 	bl	80005f8 <__aeabi_dmul>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800dc10:	f109 0908 	add.w	r9, r9, #8
 800dc14:	d1f2      	bne.n	800dbfc <_strtod_l+0x5cc>
 800dc16:	b10b      	cbz	r3, 800dc1c <_strtod_l+0x5ec>
 800dc18:	4682      	mov	sl, r0
 800dc1a:	468b      	mov	fp, r1
 800dc1c:	9b04      	ldr	r3, [sp, #16]
 800dc1e:	b1c3      	cbz	r3, 800dc52 <_strtod_l+0x622>
 800dc20:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dc24:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	4659      	mov	r1, fp
 800dc2c:	dd11      	ble.n	800dc52 <_strtod_l+0x622>
 800dc2e:	2b1f      	cmp	r3, #31
 800dc30:	f340 8124 	ble.w	800de7c <_strtod_l+0x84c>
 800dc34:	2b34      	cmp	r3, #52	; 0x34
 800dc36:	bfde      	ittt	le
 800dc38:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800dc3c:	f04f 33ff 	movle.w	r3, #4294967295
 800dc40:	fa03 f202 	lslle.w	r2, r3, r2
 800dc44:	f04f 0a00 	mov.w	sl, #0
 800dc48:	bfcc      	ite	gt
 800dc4a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800dc4e:	ea02 0b01 	andle.w	fp, r2, r1
 800dc52:	2200      	movs	r2, #0
 800dc54:	2300      	movs	r3, #0
 800dc56:	4650      	mov	r0, sl
 800dc58:	4659      	mov	r1, fp
 800dc5a:	f7f2 ff35 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc5e:	2800      	cmp	r0, #0
 800dc60:	d1a2      	bne.n	800dba8 <_strtod_l+0x578>
 800dc62:	9b07      	ldr	r3, [sp, #28]
 800dc64:	9300      	str	r3, [sp, #0]
 800dc66:	9908      	ldr	r1, [sp, #32]
 800dc68:	462b      	mov	r3, r5
 800dc6a:	463a      	mov	r2, r7
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	f002 f8fd 	bl	800fe6c <__s2b>
 800dc72:	9007      	str	r0, [sp, #28]
 800dc74:	2800      	cmp	r0, #0
 800dc76:	f43f af1f 	beq.w	800dab8 <_strtod_l+0x488>
 800dc7a:	9b05      	ldr	r3, [sp, #20]
 800dc7c:	1b9e      	subs	r6, r3, r6
 800dc7e:	9b06      	ldr	r3, [sp, #24]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	bfb4      	ite	lt
 800dc84:	4633      	movlt	r3, r6
 800dc86:	2300      	movge	r3, #0
 800dc88:	930c      	str	r3, [sp, #48]	; 0x30
 800dc8a:	9b06      	ldr	r3, [sp, #24]
 800dc8c:	2500      	movs	r5, #0
 800dc8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dc92:	9312      	str	r3, [sp, #72]	; 0x48
 800dc94:	462e      	mov	r6, r5
 800dc96:	9b07      	ldr	r3, [sp, #28]
 800dc98:	4620      	mov	r0, r4
 800dc9a:	6859      	ldr	r1, [r3, #4]
 800dc9c:	f002 f83e 	bl	800fd1c <_Balloc>
 800dca0:	9005      	str	r0, [sp, #20]
 800dca2:	2800      	cmp	r0, #0
 800dca4:	f43f af0c 	beq.w	800dac0 <_strtod_l+0x490>
 800dca8:	9b07      	ldr	r3, [sp, #28]
 800dcaa:	691a      	ldr	r2, [r3, #16]
 800dcac:	3202      	adds	r2, #2
 800dcae:	f103 010c 	add.w	r1, r3, #12
 800dcb2:	0092      	lsls	r2, r2, #2
 800dcb4:	300c      	adds	r0, #12
 800dcb6:	f7fe fd59 	bl	800c76c <memcpy>
 800dcba:	ec4b ab10 	vmov	d0, sl, fp
 800dcbe:	aa1a      	add	r2, sp, #104	; 0x68
 800dcc0:	a919      	add	r1, sp, #100	; 0x64
 800dcc2:	4620      	mov	r0, r4
 800dcc4:	f002 fc18 	bl	80104f8 <__d2b>
 800dcc8:	ec4b ab18 	vmov	d8, sl, fp
 800dccc:	9018      	str	r0, [sp, #96]	; 0x60
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	f43f aef6 	beq.w	800dac0 <_strtod_l+0x490>
 800dcd4:	2101      	movs	r1, #1
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f002 f962 	bl	800ffa0 <__i2b>
 800dcdc:	4606      	mov	r6, r0
 800dcde:	2800      	cmp	r0, #0
 800dce0:	f43f aeee 	beq.w	800dac0 <_strtod_l+0x490>
 800dce4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dce6:	9904      	ldr	r1, [sp, #16]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	bfab      	itete	ge
 800dcec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800dcee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800dcf0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800dcf2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800dcf6:	bfac      	ite	ge
 800dcf8:	eb03 0902 	addge.w	r9, r3, r2
 800dcfc:	1ad7      	sublt	r7, r2, r3
 800dcfe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dd00:	eba3 0801 	sub.w	r8, r3, r1
 800dd04:	4490      	add	r8, r2
 800dd06:	4ba1      	ldr	r3, [pc, #644]	; (800df8c <_strtod_l+0x95c>)
 800dd08:	f108 38ff 	add.w	r8, r8, #4294967295
 800dd0c:	4598      	cmp	r8, r3
 800dd0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800dd12:	f280 80c7 	bge.w	800dea4 <_strtod_l+0x874>
 800dd16:	eba3 0308 	sub.w	r3, r3, r8
 800dd1a:	2b1f      	cmp	r3, #31
 800dd1c:	eba2 0203 	sub.w	r2, r2, r3
 800dd20:	f04f 0101 	mov.w	r1, #1
 800dd24:	f300 80b1 	bgt.w	800de8a <_strtod_l+0x85a>
 800dd28:	fa01 f303 	lsl.w	r3, r1, r3
 800dd2c:	930d      	str	r3, [sp, #52]	; 0x34
 800dd2e:	2300      	movs	r3, #0
 800dd30:	9308      	str	r3, [sp, #32]
 800dd32:	eb09 0802 	add.w	r8, r9, r2
 800dd36:	9b04      	ldr	r3, [sp, #16]
 800dd38:	45c1      	cmp	r9, r8
 800dd3a:	4417      	add	r7, r2
 800dd3c:	441f      	add	r7, r3
 800dd3e:	464b      	mov	r3, r9
 800dd40:	bfa8      	it	ge
 800dd42:	4643      	movge	r3, r8
 800dd44:	42bb      	cmp	r3, r7
 800dd46:	bfa8      	it	ge
 800dd48:	463b      	movge	r3, r7
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	bfc2      	ittt	gt
 800dd4e:	eba8 0803 	subgt.w	r8, r8, r3
 800dd52:	1aff      	subgt	r7, r7, r3
 800dd54:	eba9 0903 	subgt.w	r9, r9, r3
 800dd58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	dd17      	ble.n	800dd8e <_strtod_l+0x75e>
 800dd5e:	4631      	mov	r1, r6
 800dd60:	461a      	mov	r2, r3
 800dd62:	4620      	mov	r0, r4
 800dd64:	f002 f9dc 	bl	8010120 <__pow5mult>
 800dd68:	4606      	mov	r6, r0
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	f43f aea8 	beq.w	800dac0 <_strtod_l+0x490>
 800dd70:	4601      	mov	r1, r0
 800dd72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dd74:	4620      	mov	r0, r4
 800dd76:	f002 f929 	bl	800ffcc <__multiply>
 800dd7a:	900b      	str	r0, [sp, #44]	; 0x2c
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	f43f ae9f 	beq.w	800dac0 <_strtod_l+0x490>
 800dd82:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dd84:	4620      	mov	r0, r4
 800dd86:	f002 f809 	bl	800fd9c <_Bfree>
 800dd8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd8c:	9318      	str	r3, [sp, #96]	; 0x60
 800dd8e:	f1b8 0f00 	cmp.w	r8, #0
 800dd92:	f300 808c 	bgt.w	800deae <_strtod_l+0x87e>
 800dd96:	9b06      	ldr	r3, [sp, #24]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	dd08      	ble.n	800ddae <_strtod_l+0x77e>
 800dd9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dd9e:	9905      	ldr	r1, [sp, #20]
 800dda0:	4620      	mov	r0, r4
 800dda2:	f002 f9bd 	bl	8010120 <__pow5mult>
 800dda6:	9005      	str	r0, [sp, #20]
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	f43f ae89 	beq.w	800dac0 <_strtod_l+0x490>
 800ddae:	2f00      	cmp	r7, #0
 800ddb0:	dd08      	ble.n	800ddc4 <_strtod_l+0x794>
 800ddb2:	9905      	ldr	r1, [sp, #20]
 800ddb4:	463a      	mov	r2, r7
 800ddb6:	4620      	mov	r0, r4
 800ddb8:	f002 fa0c 	bl	80101d4 <__lshift>
 800ddbc:	9005      	str	r0, [sp, #20]
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	f43f ae7e 	beq.w	800dac0 <_strtod_l+0x490>
 800ddc4:	f1b9 0f00 	cmp.w	r9, #0
 800ddc8:	dd08      	ble.n	800dddc <_strtod_l+0x7ac>
 800ddca:	4631      	mov	r1, r6
 800ddcc:	464a      	mov	r2, r9
 800ddce:	4620      	mov	r0, r4
 800ddd0:	f002 fa00 	bl	80101d4 <__lshift>
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	f43f ae72 	beq.w	800dac0 <_strtod_l+0x490>
 800dddc:	9a05      	ldr	r2, [sp, #20]
 800ddde:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dde0:	4620      	mov	r0, r4
 800dde2:	f002 fa83 	bl	80102ec <__mdiff>
 800dde6:	4605      	mov	r5, r0
 800dde8:	2800      	cmp	r0, #0
 800ddea:	f43f ae69 	beq.w	800dac0 <_strtod_l+0x490>
 800ddee:	68c3      	ldr	r3, [r0, #12]
 800ddf0:	930b      	str	r3, [sp, #44]	; 0x2c
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	60c3      	str	r3, [r0, #12]
 800ddf6:	4631      	mov	r1, r6
 800ddf8:	f002 fa5c 	bl	80102b4 <__mcmp>
 800ddfc:	2800      	cmp	r0, #0
 800ddfe:	da60      	bge.n	800dec2 <_strtod_l+0x892>
 800de00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de02:	ea53 030a 	orrs.w	r3, r3, sl
 800de06:	f040 8082 	bne.w	800df0e <_strtod_l+0x8de>
 800de0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d17d      	bne.n	800df0e <_strtod_l+0x8de>
 800de12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de16:	0d1b      	lsrs	r3, r3, #20
 800de18:	051b      	lsls	r3, r3, #20
 800de1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800de1e:	d976      	bls.n	800df0e <_strtod_l+0x8de>
 800de20:	696b      	ldr	r3, [r5, #20]
 800de22:	b913      	cbnz	r3, 800de2a <_strtod_l+0x7fa>
 800de24:	692b      	ldr	r3, [r5, #16]
 800de26:	2b01      	cmp	r3, #1
 800de28:	dd71      	ble.n	800df0e <_strtod_l+0x8de>
 800de2a:	4629      	mov	r1, r5
 800de2c:	2201      	movs	r2, #1
 800de2e:	4620      	mov	r0, r4
 800de30:	f002 f9d0 	bl	80101d4 <__lshift>
 800de34:	4631      	mov	r1, r6
 800de36:	4605      	mov	r5, r0
 800de38:	f002 fa3c 	bl	80102b4 <__mcmp>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	dd66      	ble.n	800df0e <_strtod_l+0x8de>
 800de40:	9904      	ldr	r1, [sp, #16]
 800de42:	4a53      	ldr	r2, [pc, #332]	; (800df90 <_strtod_l+0x960>)
 800de44:	465b      	mov	r3, fp
 800de46:	2900      	cmp	r1, #0
 800de48:	f000 8081 	beq.w	800df4e <_strtod_l+0x91e>
 800de4c:	ea02 010b 	and.w	r1, r2, fp
 800de50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800de54:	dc7b      	bgt.n	800df4e <_strtod_l+0x91e>
 800de56:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800de5a:	f77f aea9 	ble.w	800dbb0 <_strtod_l+0x580>
 800de5e:	4b4d      	ldr	r3, [pc, #308]	; (800df94 <_strtod_l+0x964>)
 800de60:	4650      	mov	r0, sl
 800de62:	4659      	mov	r1, fp
 800de64:	2200      	movs	r2, #0
 800de66:	f7f2 fbc7 	bl	80005f8 <__aeabi_dmul>
 800de6a:	460b      	mov	r3, r1
 800de6c:	4303      	orrs	r3, r0
 800de6e:	bf08      	it	eq
 800de70:	2322      	moveq	r3, #34	; 0x22
 800de72:	4682      	mov	sl, r0
 800de74:	468b      	mov	fp, r1
 800de76:	bf08      	it	eq
 800de78:	6023      	streq	r3, [r4, #0]
 800de7a:	e62b      	b.n	800dad4 <_strtod_l+0x4a4>
 800de7c:	f04f 32ff 	mov.w	r2, #4294967295
 800de80:	fa02 f303 	lsl.w	r3, r2, r3
 800de84:	ea03 0a0a 	and.w	sl, r3, sl
 800de88:	e6e3      	b.n	800dc52 <_strtod_l+0x622>
 800de8a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800de8e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800de92:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800de96:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800de9a:	fa01 f308 	lsl.w	r3, r1, r8
 800de9e:	9308      	str	r3, [sp, #32]
 800dea0:	910d      	str	r1, [sp, #52]	; 0x34
 800dea2:	e746      	b.n	800dd32 <_strtod_l+0x702>
 800dea4:	2300      	movs	r3, #0
 800dea6:	9308      	str	r3, [sp, #32]
 800dea8:	2301      	movs	r3, #1
 800deaa:	930d      	str	r3, [sp, #52]	; 0x34
 800deac:	e741      	b.n	800dd32 <_strtod_l+0x702>
 800deae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800deb0:	4642      	mov	r2, r8
 800deb2:	4620      	mov	r0, r4
 800deb4:	f002 f98e 	bl	80101d4 <__lshift>
 800deb8:	9018      	str	r0, [sp, #96]	; 0x60
 800deba:	2800      	cmp	r0, #0
 800debc:	f47f af6b 	bne.w	800dd96 <_strtod_l+0x766>
 800dec0:	e5fe      	b.n	800dac0 <_strtod_l+0x490>
 800dec2:	465f      	mov	r7, fp
 800dec4:	d16e      	bne.n	800dfa4 <_strtod_l+0x974>
 800dec6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dec8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800decc:	b342      	cbz	r2, 800df20 <_strtod_l+0x8f0>
 800dece:	4a32      	ldr	r2, [pc, #200]	; (800df98 <_strtod_l+0x968>)
 800ded0:	4293      	cmp	r3, r2
 800ded2:	d128      	bne.n	800df26 <_strtod_l+0x8f6>
 800ded4:	9b04      	ldr	r3, [sp, #16]
 800ded6:	4651      	mov	r1, sl
 800ded8:	b1eb      	cbz	r3, 800df16 <_strtod_l+0x8e6>
 800deda:	4b2d      	ldr	r3, [pc, #180]	; (800df90 <_strtod_l+0x960>)
 800dedc:	403b      	ands	r3, r7
 800dede:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800dee2:	f04f 32ff 	mov.w	r2, #4294967295
 800dee6:	d819      	bhi.n	800df1c <_strtod_l+0x8ec>
 800dee8:	0d1b      	lsrs	r3, r3, #20
 800deea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800deee:	fa02 f303 	lsl.w	r3, r2, r3
 800def2:	4299      	cmp	r1, r3
 800def4:	d117      	bne.n	800df26 <_strtod_l+0x8f6>
 800def6:	4b29      	ldr	r3, [pc, #164]	; (800df9c <_strtod_l+0x96c>)
 800def8:	429f      	cmp	r7, r3
 800defa:	d102      	bne.n	800df02 <_strtod_l+0x8d2>
 800defc:	3101      	adds	r1, #1
 800defe:	f43f addf 	beq.w	800dac0 <_strtod_l+0x490>
 800df02:	4b23      	ldr	r3, [pc, #140]	; (800df90 <_strtod_l+0x960>)
 800df04:	403b      	ands	r3, r7
 800df06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800df0a:	f04f 0a00 	mov.w	sl, #0
 800df0e:	9b04      	ldr	r3, [sp, #16]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d1a4      	bne.n	800de5e <_strtod_l+0x82e>
 800df14:	e5de      	b.n	800dad4 <_strtod_l+0x4a4>
 800df16:	f04f 33ff 	mov.w	r3, #4294967295
 800df1a:	e7ea      	b.n	800def2 <_strtod_l+0x8c2>
 800df1c:	4613      	mov	r3, r2
 800df1e:	e7e8      	b.n	800def2 <_strtod_l+0x8c2>
 800df20:	ea53 030a 	orrs.w	r3, r3, sl
 800df24:	d08c      	beq.n	800de40 <_strtod_l+0x810>
 800df26:	9b08      	ldr	r3, [sp, #32]
 800df28:	b1db      	cbz	r3, 800df62 <_strtod_l+0x932>
 800df2a:	423b      	tst	r3, r7
 800df2c:	d0ef      	beq.n	800df0e <_strtod_l+0x8de>
 800df2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df30:	9a04      	ldr	r2, [sp, #16]
 800df32:	4650      	mov	r0, sl
 800df34:	4659      	mov	r1, fp
 800df36:	b1c3      	cbz	r3, 800df6a <_strtod_l+0x93a>
 800df38:	f7ff fb5c 	bl	800d5f4 <sulp>
 800df3c:	4602      	mov	r2, r0
 800df3e:	460b      	mov	r3, r1
 800df40:	ec51 0b18 	vmov	r0, r1, d8
 800df44:	f7f2 f9a2 	bl	800028c <__adddf3>
 800df48:	4682      	mov	sl, r0
 800df4a:	468b      	mov	fp, r1
 800df4c:	e7df      	b.n	800df0e <_strtod_l+0x8de>
 800df4e:	4013      	ands	r3, r2
 800df50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800df54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800df58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800df5c:	f04f 3aff 	mov.w	sl, #4294967295
 800df60:	e7d5      	b.n	800df0e <_strtod_l+0x8de>
 800df62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df64:	ea13 0f0a 	tst.w	r3, sl
 800df68:	e7e0      	b.n	800df2c <_strtod_l+0x8fc>
 800df6a:	f7ff fb43 	bl	800d5f4 <sulp>
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	ec51 0b18 	vmov	r0, r1, d8
 800df76:	f7f2 f987 	bl	8000288 <__aeabi_dsub>
 800df7a:	2200      	movs	r2, #0
 800df7c:	2300      	movs	r3, #0
 800df7e:	4682      	mov	sl, r0
 800df80:	468b      	mov	fp, r1
 800df82:	f7f2 fda1 	bl	8000ac8 <__aeabi_dcmpeq>
 800df86:	2800      	cmp	r0, #0
 800df88:	d0c1      	beq.n	800df0e <_strtod_l+0x8de>
 800df8a:	e611      	b.n	800dbb0 <_strtod_l+0x580>
 800df8c:	fffffc02 	.word	0xfffffc02
 800df90:	7ff00000 	.word	0x7ff00000
 800df94:	39500000 	.word	0x39500000
 800df98:	000fffff 	.word	0x000fffff
 800df9c:	7fefffff 	.word	0x7fefffff
 800dfa0:	08011640 	.word	0x08011640
 800dfa4:	4631      	mov	r1, r6
 800dfa6:	4628      	mov	r0, r5
 800dfa8:	f002 fb02 	bl	80105b0 <__ratio>
 800dfac:	ec59 8b10 	vmov	r8, r9, d0
 800dfb0:	ee10 0a10 	vmov	r0, s0
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dfba:	4649      	mov	r1, r9
 800dfbc:	f7f2 fd98 	bl	8000af0 <__aeabi_dcmple>
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	d07a      	beq.n	800e0ba <_strtod_l+0xa8a>
 800dfc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d04a      	beq.n	800e060 <_strtod_l+0xa30>
 800dfca:	4b95      	ldr	r3, [pc, #596]	; (800e220 <_strtod_l+0xbf0>)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dfd2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800e220 <_strtod_l+0xbf0>
 800dfd6:	f04f 0800 	mov.w	r8, #0
 800dfda:	4b92      	ldr	r3, [pc, #584]	; (800e224 <_strtod_l+0xbf4>)
 800dfdc:	403b      	ands	r3, r7
 800dfde:	930d      	str	r3, [sp, #52]	; 0x34
 800dfe0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dfe2:	4b91      	ldr	r3, [pc, #580]	; (800e228 <_strtod_l+0xbf8>)
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	f040 80b0 	bne.w	800e14a <_strtod_l+0xb1a>
 800dfea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dfee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800dff2:	ec4b ab10 	vmov	d0, sl, fp
 800dff6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800dffa:	f002 fa01 	bl	8010400 <__ulp>
 800dffe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e002:	ec53 2b10 	vmov	r2, r3, d0
 800e006:	f7f2 faf7 	bl	80005f8 <__aeabi_dmul>
 800e00a:	4652      	mov	r2, sl
 800e00c:	465b      	mov	r3, fp
 800e00e:	f7f2 f93d 	bl	800028c <__adddf3>
 800e012:	460b      	mov	r3, r1
 800e014:	4983      	ldr	r1, [pc, #524]	; (800e224 <_strtod_l+0xbf4>)
 800e016:	4a85      	ldr	r2, [pc, #532]	; (800e22c <_strtod_l+0xbfc>)
 800e018:	4019      	ands	r1, r3
 800e01a:	4291      	cmp	r1, r2
 800e01c:	4682      	mov	sl, r0
 800e01e:	d960      	bls.n	800e0e2 <_strtod_l+0xab2>
 800e020:	ee18 3a90 	vmov	r3, s17
 800e024:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e028:	4293      	cmp	r3, r2
 800e02a:	d104      	bne.n	800e036 <_strtod_l+0xa06>
 800e02c:	ee18 3a10 	vmov	r3, s16
 800e030:	3301      	adds	r3, #1
 800e032:	f43f ad45 	beq.w	800dac0 <_strtod_l+0x490>
 800e036:	f8df b200 	ldr.w	fp, [pc, #512]	; 800e238 <_strtod_l+0xc08>
 800e03a:	f04f 3aff 	mov.w	sl, #4294967295
 800e03e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e040:	4620      	mov	r0, r4
 800e042:	f001 feab 	bl	800fd9c <_Bfree>
 800e046:	9905      	ldr	r1, [sp, #20]
 800e048:	4620      	mov	r0, r4
 800e04a:	f001 fea7 	bl	800fd9c <_Bfree>
 800e04e:	4631      	mov	r1, r6
 800e050:	4620      	mov	r0, r4
 800e052:	f001 fea3 	bl	800fd9c <_Bfree>
 800e056:	4629      	mov	r1, r5
 800e058:	4620      	mov	r0, r4
 800e05a:	f001 fe9f 	bl	800fd9c <_Bfree>
 800e05e:	e61a      	b.n	800dc96 <_strtod_l+0x666>
 800e060:	f1ba 0f00 	cmp.w	sl, #0
 800e064:	d11b      	bne.n	800e09e <_strtod_l+0xa6e>
 800e066:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e06a:	b9f3      	cbnz	r3, 800e0aa <_strtod_l+0xa7a>
 800e06c:	4b6c      	ldr	r3, [pc, #432]	; (800e220 <_strtod_l+0xbf0>)
 800e06e:	2200      	movs	r2, #0
 800e070:	4640      	mov	r0, r8
 800e072:	4649      	mov	r1, r9
 800e074:	f7f2 fd32 	bl	8000adc <__aeabi_dcmplt>
 800e078:	b9d0      	cbnz	r0, 800e0b0 <_strtod_l+0xa80>
 800e07a:	4640      	mov	r0, r8
 800e07c:	4649      	mov	r1, r9
 800e07e:	4b6c      	ldr	r3, [pc, #432]	; (800e230 <_strtod_l+0xc00>)
 800e080:	2200      	movs	r2, #0
 800e082:	f7f2 fab9 	bl	80005f8 <__aeabi_dmul>
 800e086:	4680      	mov	r8, r0
 800e088:	4689      	mov	r9, r1
 800e08a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e08e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800e092:	9315      	str	r3, [sp, #84]	; 0x54
 800e094:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e098:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e09c:	e79d      	b.n	800dfda <_strtod_l+0x9aa>
 800e09e:	f1ba 0f01 	cmp.w	sl, #1
 800e0a2:	d102      	bne.n	800e0aa <_strtod_l+0xa7a>
 800e0a4:	2f00      	cmp	r7, #0
 800e0a6:	f43f ad83 	beq.w	800dbb0 <_strtod_l+0x580>
 800e0aa:	4b62      	ldr	r3, [pc, #392]	; (800e234 <_strtod_l+0xc04>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	e78e      	b.n	800dfce <_strtod_l+0x99e>
 800e0b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800e230 <_strtod_l+0xc00>
 800e0b4:	f04f 0800 	mov.w	r8, #0
 800e0b8:	e7e7      	b.n	800e08a <_strtod_l+0xa5a>
 800e0ba:	4b5d      	ldr	r3, [pc, #372]	; (800e230 <_strtod_l+0xc00>)
 800e0bc:	4640      	mov	r0, r8
 800e0be:	4649      	mov	r1, r9
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f7f2 fa99 	bl	80005f8 <__aeabi_dmul>
 800e0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0c8:	4680      	mov	r8, r0
 800e0ca:	4689      	mov	r9, r1
 800e0cc:	b933      	cbnz	r3, 800e0dc <_strtod_l+0xaac>
 800e0ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e0d2:	900e      	str	r0, [sp, #56]	; 0x38
 800e0d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e0da:	e7dd      	b.n	800e098 <_strtod_l+0xa68>
 800e0dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800e0e0:	e7f9      	b.n	800e0d6 <_strtod_l+0xaa6>
 800e0e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e0e6:	9b04      	ldr	r3, [sp, #16]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d1a8      	bne.n	800e03e <_strtod_l+0xa0e>
 800e0ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e0f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e0f2:	0d1b      	lsrs	r3, r3, #20
 800e0f4:	051b      	lsls	r3, r3, #20
 800e0f6:	429a      	cmp	r2, r3
 800e0f8:	d1a1      	bne.n	800e03e <_strtod_l+0xa0e>
 800e0fa:	4640      	mov	r0, r8
 800e0fc:	4649      	mov	r1, r9
 800e0fe:	f7f2 fddb 	bl	8000cb8 <__aeabi_d2lz>
 800e102:	f7f2 fa4b 	bl	800059c <__aeabi_l2d>
 800e106:	4602      	mov	r2, r0
 800e108:	460b      	mov	r3, r1
 800e10a:	4640      	mov	r0, r8
 800e10c:	4649      	mov	r1, r9
 800e10e:	f7f2 f8bb 	bl	8000288 <__aeabi_dsub>
 800e112:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e114:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e118:	ea43 030a 	orr.w	r3, r3, sl
 800e11c:	4313      	orrs	r3, r2
 800e11e:	4680      	mov	r8, r0
 800e120:	4689      	mov	r9, r1
 800e122:	d055      	beq.n	800e1d0 <_strtod_l+0xba0>
 800e124:	a336      	add	r3, pc, #216	; (adr r3, 800e200 <_strtod_l+0xbd0>)
 800e126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e12a:	f7f2 fcd7 	bl	8000adc <__aeabi_dcmplt>
 800e12e:	2800      	cmp	r0, #0
 800e130:	f47f acd0 	bne.w	800dad4 <_strtod_l+0x4a4>
 800e134:	a334      	add	r3, pc, #208	; (adr r3, 800e208 <_strtod_l+0xbd8>)
 800e136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13a:	4640      	mov	r0, r8
 800e13c:	4649      	mov	r1, r9
 800e13e:	f7f2 fceb 	bl	8000b18 <__aeabi_dcmpgt>
 800e142:	2800      	cmp	r0, #0
 800e144:	f43f af7b 	beq.w	800e03e <_strtod_l+0xa0e>
 800e148:	e4c4      	b.n	800dad4 <_strtod_l+0x4a4>
 800e14a:	9b04      	ldr	r3, [sp, #16]
 800e14c:	b333      	cbz	r3, 800e19c <_strtod_l+0xb6c>
 800e14e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e150:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e154:	d822      	bhi.n	800e19c <_strtod_l+0xb6c>
 800e156:	a32e      	add	r3, pc, #184	; (adr r3, 800e210 <_strtod_l+0xbe0>)
 800e158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e15c:	4640      	mov	r0, r8
 800e15e:	4649      	mov	r1, r9
 800e160:	f7f2 fcc6 	bl	8000af0 <__aeabi_dcmple>
 800e164:	b1a0      	cbz	r0, 800e190 <_strtod_l+0xb60>
 800e166:	4649      	mov	r1, r9
 800e168:	4640      	mov	r0, r8
 800e16a:	f7f2 fd1d 	bl	8000ba8 <__aeabi_d2uiz>
 800e16e:	2801      	cmp	r0, #1
 800e170:	bf38      	it	cc
 800e172:	2001      	movcc	r0, #1
 800e174:	f7f2 f9c6 	bl	8000504 <__aeabi_ui2d>
 800e178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e17a:	4680      	mov	r8, r0
 800e17c:	4689      	mov	r9, r1
 800e17e:	bb23      	cbnz	r3, 800e1ca <_strtod_l+0xb9a>
 800e180:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e184:	9010      	str	r0, [sp, #64]	; 0x40
 800e186:	9311      	str	r3, [sp, #68]	; 0x44
 800e188:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e18c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e192:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e194:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e198:	1a9b      	subs	r3, r3, r2
 800e19a:	9309      	str	r3, [sp, #36]	; 0x24
 800e19c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e1a0:	eeb0 0a48 	vmov.f32	s0, s16
 800e1a4:	eef0 0a68 	vmov.f32	s1, s17
 800e1a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e1ac:	f002 f928 	bl	8010400 <__ulp>
 800e1b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e1b4:	ec53 2b10 	vmov	r2, r3, d0
 800e1b8:	f7f2 fa1e 	bl	80005f8 <__aeabi_dmul>
 800e1bc:	ec53 2b18 	vmov	r2, r3, d8
 800e1c0:	f7f2 f864 	bl	800028c <__adddf3>
 800e1c4:	4682      	mov	sl, r0
 800e1c6:	468b      	mov	fp, r1
 800e1c8:	e78d      	b.n	800e0e6 <_strtod_l+0xab6>
 800e1ca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800e1ce:	e7db      	b.n	800e188 <_strtod_l+0xb58>
 800e1d0:	a311      	add	r3, pc, #68	; (adr r3, 800e218 <_strtod_l+0xbe8>)
 800e1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d6:	f7f2 fc81 	bl	8000adc <__aeabi_dcmplt>
 800e1da:	e7b2      	b.n	800e142 <_strtod_l+0xb12>
 800e1dc:	2300      	movs	r3, #0
 800e1de:	930a      	str	r3, [sp, #40]	; 0x28
 800e1e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e1e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e1e4:	6013      	str	r3, [r2, #0]
 800e1e6:	f7ff ba6b 	b.w	800d6c0 <_strtod_l+0x90>
 800e1ea:	2a65      	cmp	r2, #101	; 0x65
 800e1ec:	f43f ab5f 	beq.w	800d8ae <_strtod_l+0x27e>
 800e1f0:	2a45      	cmp	r2, #69	; 0x45
 800e1f2:	f43f ab5c 	beq.w	800d8ae <_strtod_l+0x27e>
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	f7ff bb94 	b.w	800d924 <_strtod_l+0x2f4>
 800e1fc:	f3af 8000 	nop.w
 800e200:	94a03595 	.word	0x94a03595
 800e204:	3fdfffff 	.word	0x3fdfffff
 800e208:	35afe535 	.word	0x35afe535
 800e20c:	3fe00000 	.word	0x3fe00000
 800e210:	ffc00000 	.word	0xffc00000
 800e214:	41dfffff 	.word	0x41dfffff
 800e218:	94a03595 	.word	0x94a03595
 800e21c:	3fcfffff 	.word	0x3fcfffff
 800e220:	3ff00000 	.word	0x3ff00000
 800e224:	7ff00000 	.word	0x7ff00000
 800e228:	7fe00000 	.word	0x7fe00000
 800e22c:	7c9fffff 	.word	0x7c9fffff
 800e230:	3fe00000 	.word	0x3fe00000
 800e234:	bff00000 	.word	0xbff00000
 800e238:	7fefffff 	.word	0x7fefffff

0800e23c <_strtod_r>:
 800e23c:	4b01      	ldr	r3, [pc, #4]	; (800e244 <_strtod_r+0x8>)
 800e23e:	f7ff b9f7 	b.w	800d630 <_strtod_l>
 800e242:	bf00      	nop
 800e244:	20000094 	.word	0x20000094

0800e248 <_strtol_l.constprop.0>:
 800e248:	2b01      	cmp	r3, #1
 800e24a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e24e:	d001      	beq.n	800e254 <_strtol_l.constprop.0+0xc>
 800e250:	2b24      	cmp	r3, #36	; 0x24
 800e252:	d906      	bls.n	800e262 <_strtol_l.constprop.0+0x1a>
 800e254:	f7fe fa50 	bl	800c6f8 <__errno>
 800e258:	2316      	movs	r3, #22
 800e25a:	6003      	str	r3, [r0, #0]
 800e25c:	2000      	movs	r0, #0
 800e25e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e262:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e348 <_strtol_l.constprop.0+0x100>
 800e266:	460d      	mov	r5, r1
 800e268:	462e      	mov	r6, r5
 800e26a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e26e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800e272:	f017 0708 	ands.w	r7, r7, #8
 800e276:	d1f7      	bne.n	800e268 <_strtol_l.constprop.0+0x20>
 800e278:	2c2d      	cmp	r4, #45	; 0x2d
 800e27a:	d132      	bne.n	800e2e2 <_strtol_l.constprop.0+0x9a>
 800e27c:	782c      	ldrb	r4, [r5, #0]
 800e27e:	2701      	movs	r7, #1
 800e280:	1cb5      	adds	r5, r6, #2
 800e282:	2b00      	cmp	r3, #0
 800e284:	d05b      	beq.n	800e33e <_strtol_l.constprop.0+0xf6>
 800e286:	2b10      	cmp	r3, #16
 800e288:	d109      	bne.n	800e29e <_strtol_l.constprop.0+0x56>
 800e28a:	2c30      	cmp	r4, #48	; 0x30
 800e28c:	d107      	bne.n	800e29e <_strtol_l.constprop.0+0x56>
 800e28e:	782c      	ldrb	r4, [r5, #0]
 800e290:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e294:	2c58      	cmp	r4, #88	; 0x58
 800e296:	d14d      	bne.n	800e334 <_strtol_l.constprop.0+0xec>
 800e298:	786c      	ldrb	r4, [r5, #1]
 800e29a:	2310      	movs	r3, #16
 800e29c:	3502      	adds	r5, #2
 800e29e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e2a2:	f108 38ff 	add.w	r8, r8, #4294967295
 800e2a6:	f04f 0c00 	mov.w	ip, #0
 800e2aa:	fbb8 f9f3 	udiv	r9, r8, r3
 800e2ae:	4666      	mov	r6, ip
 800e2b0:	fb03 8a19 	mls	sl, r3, r9, r8
 800e2b4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800e2b8:	f1be 0f09 	cmp.w	lr, #9
 800e2bc:	d816      	bhi.n	800e2ec <_strtol_l.constprop.0+0xa4>
 800e2be:	4674      	mov	r4, lr
 800e2c0:	42a3      	cmp	r3, r4
 800e2c2:	dd24      	ble.n	800e30e <_strtol_l.constprop.0+0xc6>
 800e2c4:	f1bc 0f00 	cmp.w	ip, #0
 800e2c8:	db1e      	blt.n	800e308 <_strtol_l.constprop.0+0xc0>
 800e2ca:	45b1      	cmp	r9, r6
 800e2cc:	d31c      	bcc.n	800e308 <_strtol_l.constprop.0+0xc0>
 800e2ce:	d101      	bne.n	800e2d4 <_strtol_l.constprop.0+0x8c>
 800e2d0:	45a2      	cmp	sl, r4
 800e2d2:	db19      	blt.n	800e308 <_strtol_l.constprop.0+0xc0>
 800e2d4:	fb06 4603 	mla	r6, r6, r3, r4
 800e2d8:	f04f 0c01 	mov.w	ip, #1
 800e2dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e2e0:	e7e8      	b.n	800e2b4 <_strtol_l.constprop.0+0x6c>
 800e2e2:	2c2b      	cmp	r4, #43	; 0x2b
 800e2e4:	bf04      	itt	eq
 800e2e6:	782c      	ldrbeq	r4, [r5, #0]
 800e2e8:	1cb5      	addeq	r5, r6, #2
 800e2ea:	e7ca      	b.n	800e282 <_strtol_l.constprop.0+0x3a>
 800e2ec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800e2f0:	f1be 0f19 	cmp.w	lr, #25
 800e2f4:	d801      	bhi.n	800e2fa <_strtol_l.constprop.0+0xb2>
 800e2f6:	3c37      	subs	r4, #55	; 0x37
 800e2f8:	e7e2      	b.n	800e2c0 <_strtol_l.constprop.0+0x78>
 800e2fa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800e2fe:	f1be 0f19 	cmp.w	lr, #25
 800e302:	d804      	bhi.n	800e30e <_strtol_l.constprop.0+0xc6>
 800e304:	3c57      	subs	r4, #87	; 0x57
 800e306:	e7db      	b.n	800e2c0 <_strtol_l.constprop.0+0x78>
 800e308:	f04f 3cff 	mov.w	ip, #4294967295
 800e30c:	e7e6      	b.n	800e2dc <_strtol_l.constprop.0+0x94>
 800e30e:	f1bc 0f00 	cmp.w	ip, #0
 800e312:	da05      	bge.n	800e320 <_strtol_l.constprop.0+0xd8>
 800e314:	2322      	movs	r3, #34	; 0x22
 800e316:	6003      	str	r3, [r0, #0]
 800e318:	4646      	mov	r6, r8
 800e31a:	b942      	cbnz	r2, 800e32e <_strtol_l.constprop.0+0xe6>
 800e31c:	4630      	mov	r0, r6
 800e31e:	e79e      	b.n	800e25e <_strtol_l.constprop.0+0x16>
 800e320:	b107      	cbz	r7, 800e324 <_strtol_l.constprop.0+0xdc>
 800e322:	4276      	negs	r6, r6
 800e324:	2a00      	cmp	r2, #0
 800e326:	d0f9      	beq.n	800e31c <_strtol_l.constprop.0+0xd4>
 800e328:	f1bc 0f00 	cmp.w	ip, #0
 800e32c:	d000      	beq.n	800e330 <_strtol_l.constprop.0+0xe8>
 800e32e:	1e69      	subs	r1, r5, #1
 800e330:	6011      	str	r1, [r2, #0]
 800e332:	e7f3      	b.n	800e31c <_strtol_l.constprop.0+0xd4>
 800e334:	2430      	movs	r4, #48	; 0x30
 800e336:	2b00      	cmp	r3, #0
 800e338:	d1b1      	bne.n	800e29e <_strtol_l.constprop.0+0x56>
 800e33a:	2308      	movs	r3, #8
 800e33c:	e7af      	b.n	800e29e <_strtol_l.constprop.0+0x56>
 800e33e:	2c30      	cmp	r4, #48	; 0x30
 800e340:	d0a5      	beq.n	800e28e <_strtol_l.constprop.0+0x46>
 800e342:	230a      	movs	r3, #10
 800e344:	e7ab      	b.n	800e29e <_strtol_l.constprop.0+0x56>
 800e346:	bf00      	nop
 800e348:	08011669 	.word	0x08011669

0800e34c <_strtol_r>:
 800e34c:	f7ff bf7c 	b.w	800e248 <_strtol_l.constprop.0>

0800e350 <__swbuf_r>:
 800e350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e352:	460e      	mov	r6, r1
 800e354:	4614      	mov	r4, r2
 800e356:	4605      	mov	r5, r0
 800e358:	b118      	cbz	r0, 800e362 <__swbuf_r+0x12>
 800e35a:	6983      	ldr	r3, [r0, #24]
 800e35c:	b90b      	cbnz	r3, 800e362 <__swbuf_r+0x12>
 800e35e:	f001 f84b 	bl	800f3f8 <__sinit>
 800e362:	4b21      	ldr	r3, [pc, #132]	; (800e3e8 <__swbuf_r+0x98>)
 800e364:	429c      	cmp	r4, r3
 800e366:	d12b      	bne.n	800e3c0 <__swbuf_r+0x70>
 800e368:	686c      	ldr	r4, [r5, #4]
 800e36a:	69a3      	ldr	r3, [r4, #24]
 800e36c:	60a3      	str	r3, [r4, #8]
 800e36e:	89a3      	ldrh	r3, [r4, #12]
 800e370:	071a      	lsls	r2, r3, #28
 800e372:	d52f      	bpl.n	800e3d4 <__swbuf_r+0x84>
 800e374:	6923      	ldr	r3, [r4, #16]
 800e376:	b36b      	cbz	r3, 800e3d4 <__swbuf_r+0x84>
 800e378:	6923      	ldr	r3, [r4, #16]
 800e37a:	6820      	ldr	r0, [r4, #0]
 800e37c:	1ac0      	subs	r0, r0, r3
 800e37e:	6963      	ldr	r3, [r4, #20]
 800e380:	b2f6      	uxtb	r6, r6
 800e382:	4283      	cmp	r3, r0
 800e384:	4637      	mov	r7, r6
 800e386:	dc04      	bgt.n	800e392 <__swbuf_r+0x42>
 800e388:	4621      	mov	r1, r4
 800e38a:	4628      	mov	r0, r5
 800e38c:	f000 ffa0 	bl	800f2d0 <_fflush_r>
 800e390:	bb30      	cbnz	r0, 800e3e0 <__swbuf_r+0x90>
 800e392:	68a3      	ldr	r3, [r4, #8]
 800e394:	3b01      	subs	r3, #1
 800e396:	60a3      	str	r3, [r4, #8]
 800e398:	6823      	ldr	r3, [r4, #0]
 800e39a:	1c5a      	adds	r2, r3, #1
 800e39c:	6022      	str	r2, [r4, #0]
 800e39e:	701e      	strb	r6, [r3, #0]
 800e3a0:	6963      	ldr	r3, [r4, #20]
 800e3a2:	3001      	adds	r0, #1
 800e3a4:	4283      	cmp	r3, r0
 800e3a6:	d004      	beq.n	800e3b2 <__swbuf_r+0x62>
 800e3a8:	89a3      	ldrh	r3, [r4, #12]
 800e3aa:	07db      	lsls	r3, r3, #31
 800e3ac:	d506      	bpl.n	800e3bc <__swbuf_r+0x6c>
 800e3ae:	2e0a      	cmp	r6, #10
 800e3b0:	d104      	bne.n	800e3bc <__swbuf_r+0x6c>
 800e3b2:	4621      	mov	r1, r4
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	f000 ff8b 	bl	800f2d0 <_fflush_r>
 800e3ba:	b988      	cbnz	r0, 800e3e0 <__swbuf_r+0x90>
 800e3bc:	4638      	mov	r0, r7
 800e3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3c0:	4b0a      	ldr	r3, [pc, #40]	; (800e3ec <__swbuf_r+0x9c>)
 800e3c2:	429c      	cmp	r4, r3
 800e3c4:	d101      	bne.n	800e3ca <__swbuf_r+0x7a>
 800e3c6:	68ac      	ldr	r4, [r5, #8]
 800e3c8:	e7cf      	b.n	800e36a <__swbuf_r+0x1a>
 800e3ca:	4b09      	ldr	r3, [pc, #36]	; (800e3f0 <__swbuf_r+0xa0>)
 800e3cc:	429c      	cmp	r4, r3
 800e3ce:	bf08      	it	eq
 800e3d0:	68ec      	ldreq	r4, [r5, #12]
 800e3d2:	e7ca      	b.n	800e36a <__swbuf_r+0x1a>
 800e3d4:	4621      	mov	r1, r4
 800e3d6:	4628      	mov	r0, r5
 800e3d8:	f000 f80c 	bl	800e3f4 <__swsetup_r>
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	d0cb      	beq.n	800e378 <__swbuf_r+0x28>
 800e3e0:	f04f 37ff 	mov.w	r7, #4294967295
 800e3e4:	e7ea      	b.n	800e3bc <__swbuf_r+0x6c>
 800e3e6:	bf00      	nop
 800e3e8:	0801181c 	.word	0x0801181c
 800e3ec:	0801183c 	.word	0x0801183c
 800e3f0:	080117fc 	.word	0x080117fc

0800e3f4 <__swsetup_r>:
 800e3f4:	4b32      	ldr	r3, [pc, #200]	; (800e4c0 <__swsetup_r+0xcc>)
 800e3f6:	b570      	push	{r4, r5, r6, lr}
 800e3f8:	681d      	ldr	r5, [r3, #0]
 800e3fa:	4606      	mov	r6, r0
 800e3fc:	460c      	mov	r4, r1
 800e3fe:	b125      	cbz	r5, 800e40a <__swsetup_r+0x16>
 800e400:	69ab      	ldr	r3, [r5, #24]
 800e402:	b913      	cbnz	r3, 800e40a <__swsetup_r+0x16>
 800e404:	4628      	mov	r0, r5
 800e406:	f000 fff7 	bl	800f3f8 <__sinit>
 800e40a:	4b2e      	ldr	r3, [pc, #184]	; (800e4c4 <__swsetup_r+0xd0>)
 800e40c:	429c      	cmp	r4, r3
 800e40e:	d10f      	bne.n	800e430 <__swsetup_r+0x3c>
 800e410:	686c      	ldr	r4, [r5, #4]
 800e412:	89a3      	ldrh	r3, [r4, #12]
 800e414:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e418:	0719      	lsls	r1, r3, #28
 800e41a:	d42c      	bmi.n	800e476 <__swsetup_r+0x82>
 800e41c:	06dd      	lsls	r5, r3, #27
 800e41e:	d411      	bmi.n	800e444 <__swsetup_r+0x50>
 800e420:	2309      	movs	r3, #9
 800e422:	6033      	str	r3, [r6, #0]
 800e424:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e428:	81a3      	strh	r3, [r4, #12]
 800e42a:	f04f 30ff 	mov.w	r0, #4294967295
 800e42e:	e03e      	b.n	800e4ae <__swsetup_r+0xba>
 800e430:	4b25      	ldr	r3, [pc, #148]	; (800e4c8 <__swsetup_r+0xd4>)
 800e432:	429c      	cmp	r4, r3
 800e434:	d101      	bne.n	800e43a <__swsetup_r+0x46>
 800e436:	68ac      	ldr	r4, [r5, #8]
 800e438:	e7eb      	b.n	800e412 <__swsetup_r+0x1e>
 800e43a:	4b24      	ldr	r3, [pc, #144]	; (800e4cc <__swsetup_r+0xd8>)
 800e43c:	429c      	cmp	r4, r3
 800e43e:	bf08      	it	eq
 800e440:	68ec      	ldreq	r4, [r5, #12]
 800e442:	e7e6      	b.n	800e412 <__swsetup_r+0x1e>
 800e444:	0758      	lsls	r0, r3, #29
 800e446:	d512      	bpl.n	800e46e <__swsetup_r+0x7a>
 800e448:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e44a:	b141      	cbz	r1, 800e45e <__swsetup_r+0x6a>
 800e44c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e450:	4299      	cmp	r1, r3
 800e452:	d002      	beq.n	800e45a <__swsetup_r+0x66>
 800e454:	4630      	mov	r0, r6
 800e456:	f002 f939 	bl	80106cc <_free_r>
 800e45a:	2300      	movs	r3, #0
 800e45c:	6363      	str	r3, [r4, #52]	; 0x34
 800e45e:	89a3      	ldrh	r3, [r4, #12]
 800e460:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e464:	81a3      	strh	r3, [r4, #12]
 800e466:	2300      	movs	r3, #0
 800e468:	6063      	str	r3, [r4, #4]
 800e46a:	6923      	ldr	r3, [r4, #16]
 800e46c:	6023      	str	r3, [r4, #0]
 800e46e:	89a3      	ldrh	r3, [r4, #12]
 800e470:	f043 0308 	orr.w	r3, r3, #8
 800e474:	81a3      	strh	r3, [r4, #12]
 800e476:	6923      	ldr	r3, [r4, #16]
 800e478:	b94b      	cbnz	r3, 800e48e <__swsetup_r+0x9a>
 800e47a:	89a3      	ldrh	r3, [r4, #12]
 800e47c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e484:	d003      	beq.n	800e48e <__swsetup_r+0x9a>
 800e486:	4621      	mov	r1, r4
 800e488:	4630      	mov	r0, r6
 800e48a:	f001 fbed 	bl	800fc68 <__smakebuf_r>
 800e48e:	89a0      	ldrh	r0, [r4, #12]
 800e490:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e494:	f010 0301 	ands.w	r3, r0, #1
 800e498:	d00a      	beq.n	800e4b0 <__swsetup_r+0xbc>
 800e49a:	2300      	movs	r3, #0
 800e49c:	60a3      	str	r3, [r4, #8]
 800e49e:	6963      	ldr	r3, [r4, #20]
 800e4a0:	425b      	negs	r3, r3
 800e4a2:	61a3      	str	r3, [r4, #24]
 800e4a4:	6923      	ldr	r3, [r4, #16]
 800e4a6:	b943      	cbnz	r3, 800e4ba <__swsetup_r+0xc6>
 800e4a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e4ac:	d1ba      	bne.n	800e424 <__swsetup_r+0x30>
 800e4ae:	bd70      	pop	{r4, r5, r6, pc}
 800e4b0:	0781      	lsls	r1, r0, #30
 800e4b2:	bf58      	it	pl
 800e4b4:	6963      	ldrpl	r3, [r4, #20]
 800e4b6:	60a3      	str	r3, [r4, #8]
 800e4b8:	e7f4      	b.n	800e4a4 <__swsetup_r+0xb0>
 800e4ba:	2000      	movs	r0, #0
 800e4bc:	e7f7      	b.n	800e4ae <__swsetup_r+0xba>
 800e4be:	bf00      	nop
 800e4c0:	2000002c 	.word	0x2000002c
 800e4c4:	0801181c 	.word	0x0801181c
 800e4c8:	0801183c 	.word	0x0801183c
 800e4cc:	080117fc 	.word	0x080117fc

0800e4d0 <quorem>:
 800e4d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d4:	6903      	ldr	r3, [r0, #16]
 800e4d6:	690c      	ldr	r4, [r1, #16]
 800e4d8:	42a3      	cmp	r3, r4
 800e4da:	4607      	mov	r7, r0
 800e4dc:	f2c0 8081 	blt.w	800e5e2 <quorem+0x112>
 800e4e0:	3c01      	subs	r4, #1
 800e4e2:	f101 0814 	add.w	r8, r1, #20
 800e4e6:	f100 0514 	add.w	r5, r0, #20
 800e4ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4ee:	9301      	str	r3, [sp, #4]
 800e4f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e4f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e500:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e504:	fbb2 f6f3 	udiv	r6, r2, r3
 800e508:	d331      	bcc.n	800e56e <quorem+0x9e>
 800e50a:	f04f 0e00 	mov.w	lr, #0
 800e50e:	4640      	mov	r0, r8
 800e510:	46ac      	mov	ip, r5
 800e512:	46f2      	mov	sl, lr
 800e514:	f850 2b04 	ldr.w	r2, [r0], #4
 800e518:	b293      	uxth	r3, r2
 800e51a:	fb06 e303 	mla	r3, r6, r3, lr
 800e51e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e522:	b29b      	uxth	r3, r3
 800e524:	ebaa 0303 	sub.w	r3, sl, r3
 800e528:	f8dc a000 	ldr.w	sl, [ip]
 800e52c:	0c12      	lsrs	r2, r2, #16
 800e52e:	fa13 f38a 	uxtah	r3, r3, sl
 800e532:	fb06 e202 	mla	r2, r6, r2, lr
 800e536:	9300      	str	r3, [sp, #0]
 800e538:	9b00      	ldr	r3, [sp, #0]
 800e53a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e53e:	b292      	uxth	r2, r2
 800e540:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e544:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e548:	f8bd 3000 	ldrh.w	r3, [sp]
 800e54c:	4581      	cmp	r9, r0
 800e54e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e552:	f84c 3b04 	str.w	r3, [ip], #4
 800e556:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e55a:	d2db      	bcs.n	800e514 <quorem+0x44>
 800e55c:	f855 300b 	ldr.w	r3, [r5, fp]
 800e560:	b92b      	cbnz	r3, 800e56e <quorem+0x9e>
 800e562:	9b01      	ldr	r3, [sp, #4]
 800e564:	3b04      	subs	r3, #4
 800e566:	429d      	cmp	r5, r3
 800e568:	461a      	mov	r2, r3
 800e56a:	d32e      	bcc.n	800e5ca <quorem+0xfa>
 800e56c:	613c      	str	r4, [r7, #16]
 800e56e:	4638      	mov	r0, r7
 800e570:	f001 fea0 	bl	80102b4 <__mcmp>
 800e574:	2800      	cmp	r0, #0
 800e576:	db24      	blt.n	800e5c2 <quorem+0xf2>
 800e578:	3601      	adds	r6, #1
 800e57a:	4628      	mov	r0, r5
 800e57c:	f04f 0c00 	mov.w	ip, #0
 800e580:	f858 2b04 	ldr.w	r2, [r8], #4
 800e584:	f8d0 e000 	ldr.w	lr, [r0]
 800e588:	b293      	uxth	r3, r2
 800e58a:	ebac 0303 	sub.w	r3, ip, r3
 800e58e:	0c12      	lsrs	r2, r2, #16
 800e590:	fa13 f38e 	uxtah	r3, r3, lr
 800e594:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e598:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e59c:	b29b      	uxth	r3, r3
 800e59e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e5a2:	45c1      	cmp	r9, r8
 800e5a4:	f840 3b04 	str.w	r3, [r0], #4
 800e5a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e5ac:	d2e8      	bcs.n	800e580 <quorem+0xb0>
 800e5ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e5b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e5b6:	b922      	cbnz	r2, 800e5c2 <quorem+0xf2>
 800e5b8:	3b04      	subs	r3, #4
 800e5ba:	429d      	cmp	r5, r3
 800e5bc:	461a      	mov	r2, r3
 800e5be:	d30a      	bcc.n	800e5d6 <quorem+0x106>
 800e5c0:	613c      	str	r4, [r7, #16]
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	b003      	add	sp, #12
 800e5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ca:	6812      	ldr	r2, [r2, #0]
 800e5cc:	3b04      	subs	r3, #4
 800e5ce:	2a00      	cmp	r2, #0
 800e5d0:	d1cc      	bne.n	800e56c <quorem+0x9c>
 800e5d2:	3c01      	subs	r4, #1
 800e5d4:	e7c7      	b.n	800e566 <quorem+0x96>
 800e5d6:	6812      	ldr	r2, [r2, #0]
 800e5d8:	3b04      	subs	r3, #4
 800e5da:	2a00      	cmp	r2, #0
 800e5dc:	d1f0      	bne.n	800e5c0 <quorem+0xf0>
 800e5de:	3c01      	subs	r4, #1
 800e5e0:	e7eb      	b.n	800e5ba <quorem+0xea>
 800e5e2:	2000      	movs	r0, #0
 800e5e4:	e7ee      	b.n	800e5c4 <quorem+0xf4>
	...

0800e5e8 <_dtoa_r>:
 800e5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5ec:	ed2d 8b04 	vpush	{d8-d9}
 800e5f0:	ec57 6b10 	vmov	r6, r7, d0
 800e5f4:	b093      	sub	sp, #76	; 0x4c
 800e5f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e5f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e5fc:	9106      	str	r1, [sp, #24]
 800e5fe:	ee10 aa10 	vmov	sl, s0
 800e602:	4604      	mov	r4, r0
 800e604:	9209      	str	r2, [sp, #36]	; 0x24
 800e606:	930c      	str	r3, [sp, #48]	; 0x30
 800e608:	46bb      	mov	fp, r7
 800e60a:	b975      	cbnz	r5, 800e62a <_dtoa_r+0x42>
 800e60c:	2010      	movs	r0, #16
 800e60e:	f001 fb6b 	bl	800fce8 <malloc>
 800e612:	4602      	mov	r2, r0
 800e614:	6260      	str	r0, [r4, #36]	; 0x24
 800e616:	b920      	cbnz	r0, 800e622 <_dtoa_r+0x3a>
 800e618:	4ba7      	ldr	r3, [pc, #668]	; (800e8b8 <_dtoa_r+0x2d0>)
 800e61a:	21ea      	movs	r1, #234	; 0xea
 800e61c:	48a7      	ldr	r0, [pc, #668]	; (800e8bc <_dtoa_r+0x2d4>)
 800e61e:	f002 fc79 	bl	8010f14 <__assert_func>
 800e622:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e626:	6005      	str	r5, [r0, #0]
 800e628:	60c5      	str	r5, [r0, #12]
 800e62a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e62c:	6819      	ldr	r1, [r3, #0]
 800e62e:	b151      	cbz	r1, 800e646 <_dtoa_r+0x5e>
 800e630:	685a      	ldr	r2, [r3, #4]
 800e632:	604a      	str	r2, [r1, #4]
 800e634:	2301      	movs	r3, #1
 800e636:	4093      	lsls	r3, r2
 800e638:	608b      	str	r3, [r1, #8]
 800e63a:	4620      	mov	r0, r4
 800e63c:	f001 fbae 	bl	800fd9c <_Bfree>
 800e640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e642:	2200      	movs	r2, #0
 800e644:	601a      	str	r2, [r3, #0]
 800e646:	1e3b      	subs	r3, r7, #0
 800e648:	bfaa      	itet	ge
 800e64a:	2300      	movge	r3, #0
 800e64c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e650:	f8c8 3000 	strge.w	r3, [r8]
 800e654:	4b9a      	ldr	r3, [pc, #616]	; (800e8c0 <_dtoa_r+0x2d8>)
 800e656:	bfbc      	itt	lt
 800e658:	2201      	movlt	r2, #1
 800e65a:	f8c8 2000 	strlt.w	r2, [r8]
 800e65e:	ea33 030b 	bics.w	r3, r3, fp
 800e662:	d11b      	bne.n	800e69c <_dtoa_r+0xb4>
 800e664:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e666:	f242 730f 	movw	r3, #9999	; 0x270f
 800e66a:	6013      	str	r3, [r2, #0]
 800e66c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e670:	4333      	orrs	r3, r6
 800e672:	f000 8592 	beq.w	800f19a <_dtoa_r+0xbb2>
 800e676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e678:	b963      	cbnz	r3, 800e694 <_dtoa_r+0xac>
 800e67a:	4b92      	ldr	r3, [pc, #584]	; (800e8c4 <_dtoa_r+0x2dc>)
 800e67c:	e022      	b.n	800e6c4 <_dtoa_r+0xdc>
 800e67e:	4b92      	ldr	r3, [pc, #584]	; (800e8c8 <_dtoa_r+0x2e0>)
 800e680:	9301      	str	r3, [sp, #4]
 800e682:	3308      	adds	r3, #8
 800e684:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e686:	6013      	str	r3, [r2, #0]
 800e688:	9801      	ldr	r0, [sp, #4]
 800e68a:	b013      	add	sp, #76	; 0x4c
 800e68c:	ecbd 8b04 	vpop	{d8-d9}
 800e690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e694:	4b8b      	ldr	r3, [pc, #556]	; (800e8c4 <_dtoa_r+0x2dc>)
 800e696:	9301      	str	r3, [sp, #4]
 800e698:	3303      	adds	r3, #3
 800e69a:	e7f3      	b.n	800e684 <_dtoa_r+0x9c>
 800e69c:	2200      	movs	r2, #0
 800e69e:	2300      	movs	r3, #0
 800e6a0:	4650      	mov	r0, sl
 800e6a2:	4659      	mov	r1, fp
 800e6a4:	f7f2 fa10 	bl	8000ac8 <__aeabi_dcmpeq>
 800e6a8:	ec4b ab19 	vmov	d9, sl, fp
 800e6ac:	4680      	mov	r8, r0
 800e6ae:	b158      	cbz	r0, 800e6c8 <_dtoa_r+0xe0>
 800e6b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	6013      	str	r3, [r2, #0]
 800e6b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	f000 856b 	beq.w	800f194 <_dtoa_r+0xbac>
 800e6be:	4883      	ldr	r0, [pc, #524]	; (800e8cc <_dtoa_r+0x2e4>)
 800e6c0:	6018      	str	r0, [r3, #0]
 800e6c2:	1e43      	subs	r3, r0, #1
 800e6c4:	9301      	str	r3, [sp, #4]
 800e6c6:	e7df      	b.n	800e688 <_dtoa_r+0xa0>
 800e6c8:	ec4b ab10 	vmov	d0, sl, fp
 800e6cc:	aa10      	add	r2, sp, #64	; 0x40
 800e6ce:	a911      	add	r1, sp, #68	; 0x44
 800e6d0:	4620      	mov	r0, r4
 800e6d2:	f001 ff11 	bl	80104f8 <__d2b>
 800e6d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800e6da:	ee08 0a10 	vmov	s16, r0
 800e6de:	2d00      	cmp	r5, #0
 800e6e0:	f000 8084 	beq.w	800e7ec <_dtoa_r+0x204>
 800e6e4:	ee19 3a90 	vmov	r3, s19
 800e6e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e6f0:	4656      	mov	r6, sl
 800e6f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e6f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e6fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800e6fe:	4b74      	ldr	r3, [pc, #464]	; (800e8d0 <_dtoa_r+0x2e8>)
 800e700:	2200      	movs	r2, #0
 800e702:	4630      	mov	r0, r6
 800e704:	4639      	mov	r1, r7
 800e706:	f7f1 fdbf 	bl	8000288 <__aeabi_dsub>
 800e70a:	a365      	add	r3, pc, #404	; (adr r3, 800e8a0 <_dtoa_r+0x2b8>)
 800e70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e710:	f7f1 ff72 	bl	80005f8 <__aeabi_dmul>
 800e714:	a364      	add	r3, pc, #400	; (adr r3, 800e8a8 <_dtoa_r+0x2c0>)
 800e716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e71a:	f7f1 fdb7 	bl	800028c <__adddf3>
 800e71e:	4606      	mov	r6, r0
 800e720:	4628      	mov	r0, r5
 800e722:	460f      	mov	r7, r1
 800e724:	f7f1 fefe 	bl	8000524 <__aeabi_i2d>
 800e728:	a361      	add	r3, pc, #388	; (adr r3, 800e8b0 <_dtoa_r+0x2c8>)
 800e72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72e:	f7f1 ff63 	bl	80005f8 <__aeabi_dmul>
 800e732:	4602      	mov	r2, r0
 800e734:	460b      	mov	r3, r1
 800e736:	4630      	mov	r0, r6
 800e738:	4639      	mov	r1, r7
 800e73a:	f7f1 fda7 	bl	800028c <__adddf3>
 800e73e:	4606      	mov	r6, r0
 800e740:	460f      	mov	r7, r1
 800e742:	f7f2 fa09 	bl	8000b58 <__aeabi_d2iz>
 800e746:	2200      	movs	r2, #0
 800e748:	9000      	str	r0, [sp, #0]
 800e74a:	2300      	movs	r3, #0
 800e74c:	4630      	mov	r0, r6
 800e74e:	4639      	mov	r1, r7
 800e750:	f7f2 f9c4 	bl	8000adc <__aeabi_dcmplt>
 800e754:	b150      	cbz	r0, 800e76c <_dtoa_r+0x184>
 800e756:	9800      	ldr	r0, [sp, #0]
 800e758:	f7f1 fee4 	bl	8000524 <__aeabi_i2d>
 800e75c:	4632      	mov	r2, r6
 800e75e:	463b      	mov	r3, r7
 800e760:	f7f2 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 800e764:	b910      	cbnz	r0, 800e76c <_dtoa_r+0x184>
 800e766:	9b00      	ldr	r3, [sp, #0]
 800e768:	3b01      	subs	r3, #1
 800e76a:	9300      	str	r3, [sp, #0]
 800e76c:	9b00      	ldr	r3, [sp, #0]
 800e76e:	2b16      	cmp	r3, #22
 800e770:	d85a      	bhi.n	800e828 <_dtoa_r+0x240>
 800e772:	9a00      	ldr	r2, [sp, #0]
 800e774:	4b57      	ldr	r3, [pc, #348]	; (800e8d4 <_dtoa_r+0x2ec>)
 800e776:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77e:	ec51 0b19 	vmov	r0, r1, d9
 800e782:	f7f2 f9ab 	bl	8000adc <__aeabi_dcmplt>
 800e786:	2800      	cmp	r0, #0
 800e788:	d050      	beq.n	800e82c <_dtoa_r+0x244>
 800e78a:	9b00      	ldr	r3, [sp, #0]
 800e78c:	3b01      	subs	r3, #1
 800e78e:	9300      	str	r3, [sp, #0]
 800e790:	2300      	movs	r3, #0
 800e792:	930b      	str	r3, [sp, #44]	; 0x2c
 800e794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e796:	1b5d      	subs	r5, r3, r5
 800e798:	1e6b      	subs	r3, r5, #1
 800e79a:	9305      	str	r3, [sp, #20]
 800e79c:	bf45      	ittet	mi
 800e79e:	f1c5 0301 	rsbmi	r3, r5, #1
 800e7a2:	9304      	strmi	r3, [sp, #16]
 800e7a4:	2300      	movpl	r3, #0
 800e7a6:	2300      	movmi	r3, #0
 800e7a8:	bf4c      	ite	mi
 800e7aa:	9305      	strmi	r3, [sp, #20]
 800e7ac:	9304      	strpl	r3, [sp, #16]
 800e7ae:	9b00      	ldr	r3, [sp, #0]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	db3d      	blt.n	800e830 <_dtoa_r+0x248>
 800e7b4:	9b05      	ldr	r3, [sp, #20]
 800e7b6:	9a00      	ldr	r2, [sp, #0]
 800e7b8:	920a      	str	r2, [sp, #40]	; 0x28
 800e7ba:	4413      	add	r3, r2
 800e7bc:	9305      	str	r3, [sp, #20]
 800e7be:	2300      	movs	r3, #0
 800e7c0:	9307      	str	r3, [sp, #28]
 800e7c2:	9b06      	ldr	r3, [sp, #24]
 800e7c4:	2b09      	cmp	r3, #9
 800e7c6:	f200 8089 	bhi.w	800e8dc <_dtoa_r+0x2f4>
 800e7ca:	2b05      	cmp	r3, #5
 800e7cc:	bfc4      	itt	gt
 800e7ce:	3b04      	subgt	r3, #4
 800e7d0:	9306      	strgt	r3, [sp, #24]
 800e7d2:	9b06      	ldr	r3, [sp, #24]
 800e7d4:	f1a3 0302 	sub.w	r3, r3, #2
 800e7d8:	bfcc      	ite	gt
 800e7da:	2500      	movgt	r5, #0
 800e7dc:	2501      	movle	r5, #1
 800e7de:	2b03      	cmp	r3, #3
 800e7e0:	f200 8087 	bhi.w	800e8f2 <_dtoa_r+0x30a>
 800e7e4:	e8df f003 	tbb	[pc, r3]
 800e7e8:	59383a2d 	.word	0x59383a2d
 800e7ec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800e7f0:	441d      	add	r5, r3
 800e7f2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e7f6:	2b20      	cmp	r3, #32
 800e7f8:	bfc1      	itttt	gt
 800e7fa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e7fe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e802:	fa0b f303 	lslgt.w	r3, fp, r3
 800e806:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e80a:	bfda      	itte	le
 800e80c:	f1c3 0320 	rsble	r3, r3, #32
 800e810:	fa06 f003 	lslle.w	r0, r6, r3
 800e814:	4318      	orrgt	r0, r3
 800e816:	f7f1 fe75 	bl	8000504 <__aeabi_ui2d>
 800e81a:	2301      	movs	r3, #1
 800e81c:	4606      	mov	r6, r0
 800e81e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e822:	3d01      	subs	r5, #1
 800e824:	930e      	str	r3, [sp, #56]	; 0x38
 800e826:	e76a      	b.n	800e6fe <_dtoa_r+0x116>
 800e828:	2301      	movs	r3, #1
 800e82a:	e7b2      	b.n	800e792 <_dtoa_r+0x1aa>
 800e82c:	900b      	str	r0, [sp, #44]	; 0x2c
 800e82e:	e7b1      	b.n	800e794 <_dtoa_r+0x1ac>
 800e830:	9b04      	ldr	r3, [sp, #16]
 800e832:	9a00      	ldr	r2, [sp, #0]
 800e834:	1a9b      	subs	r3, r3, r2
 800e836:	9304      	str	r3, [sp, #16]
 800e838:	4253      	negs	r3, r2
 800e83a:	9307      	str	r3, [sp, #28]
 800e83c:	2300      	movs	r3, #0
 800e83e:	930a      	str	r3, [sp, #40]	; 0x28
 800e840:	e7bf      	b.n	800e7c2 <_dtoa_r+0x1da>
 800e842:	2300      	movs	r3, #0
 800e844:	9308      	str	r3, [sp, #32]
 800e846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e848:	2b00      	cmp	r3, #0
 800e84a:	dc55      	bgt.n	800e8f8 <_dtoa_r+0x310>
 800e84c:	2301      	movs	r3, #1
 800e84e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e852:	461a      	mov	r2, r3
 800e854:	9209      	str	r2, [sp, #36]	; 0x24
 800e856:	e00c      	b.n	800e872 <_dtoa_r+0x28a>
 800e858:	2301      	movs	r3, #1
 800e85a:	e7f3      	b.n	800e844 <_dtoa_r+0x25c>
 800e85c:	2300      	movs	r3, #0
 800e85e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e860:	9308      	str	r3, [sp, #32]
 800e862:	9b00      	ldr	r3, [sp, #0]
 800e864:	4413      	add	r3, r2
 800e866:	9302      	str	r3, [sp, #8]
 800e868:	3301      	adds	r3, #1
 800e86a:	2b01      	cmp	r3, #1
 800e86c:	9303      	str	r3, [sp, #12]
 800e86e:	bfb8      	it	lt
 800e870:	2301      	movlt	r3, #1
 800e872:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e874:	2200      	movs	r2, #0
 800e876:	6042      	str	r2, [r0, #4]
 800e878:	2204      	movs	r2, #4
 800e87a:	f102 0614 	add.w	r6, r2, #20
 800e87e:	429e      	cmp	r6, r3
 800e880:	6841      	ldr	r1, [r0, #4]
 800e882:	d93d      	bls.n	800e900 <_dtoa_r+0x318>
 800e884:	4620      	mov	r0, r4
 800e886:	f001 fa49 	bl	800fd1c <_Balloc>
 800e88a:	9001      	str	r0, [sp, #4]
 800e88c:	2800      	cmp	r0, #0
 800e88e:	d13b      	bne.n	800e908 <_dtoa_r+0x320>
 800e890:	4b11      	ldr	r3, [pc, #68]	; (800e8d8 <_dtoa_r+0x2f0>)
 800e892:	4602      	mov	r2, r0
 800e894:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e898:	e6c0      	b.n	800e61c <_dtoa_r+0x34>
 800e89a:	2301      	movs	r3, #1
 800e89c:	e7df      	b.n	800e85e <_dtoa_r+0x276>
 800e89e:	bf00      	nop
 800e8a0:	636f4361 	.word	0x636f4361
 800e8a4:	3fd287a7 	.word	0x3fd287a7
 800e8a8:	8b60c8b3 	.word	0x8b60c8b3
 800e8ac:	3fc68a28 	.word	0x3fc68a28
 800e8b0:	509f79fb 	.word	0x509f79fb
 800e8b4:	3fd34413 	.word	0x3fd34413
 800e8b8:	08011776 	.word	0x08011776
 800e8bc:	0801178d 	.word	0x0801178d
 800e8c0:	7ff00000 	.word	0x7ff00000
 800e8c4:	08011772 	.word	0x08011772
 800e8c8:	08011769 	.word	0x08011769
 800e8cc:	080115e9 	.word	0x080115e9
 800e8d0:	3ff80000 	.word	0x3ff80000
 800e8d4:	08011960 	.word	0x08011960
 800e8d8:	080117e8 	.word	0x080117e8
 800e8dc:	2501      	movs	r5, #1
 800e8de:	2300      	movs	r3, #0
 800e8e0:	9306      	str	r3, [sp, #24]
 800e8e2:	9508      	str	r5, [sp, #32]
 800e8e4:	f04f 33ff 	mov.w	r3, #4294967295
 800e8e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	2312      	movs	r3, #18
 800e8f0:	e7b0      	b.n	800e854 <_dtoa_r+0x26c>
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	9308      	str	r3, [sp, #32]
 800e8f6:	e7f5      	b.n	800e8e4 <_dtoa_r+0x2fc>
 800e8f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e8fe:	e7b8      	b.n	800e872 <_dtoa_r+0x28a>
 800e900:	3101      	adds	r1, #1
 800e902:	6041      	str	r1, [r0, #4]
 800e904:	0052      	lsls	r2, r2, #1
 800e906:	e7b8      	b.n	800e87a <_dtoa_r+0x292>
 800e908:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e90a:	9a01      	ldr	r2, [sp, #4]
 800e90c:	601a      	str	r2, [r3, #0]
 800e90e:	9b03      	ldr	r3, [sp, #12]
 800e910:	2b0e      	cmp	r3, #14
 800e912:	f200 809d 	bhi.w	800ea50 <_dtoa_r+0x468>
 800e916:	2d00      	cmp	r5, #0
 800e918:	f000 809a 	beq.w	800ea50 <_dtoa_r+0x468>
 800e91c:	9b00      	ldr	r3, [sp, #0]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	dd32      	ble.n	800e988 <_dtoa_r+0x3a0>
 800e922:	4ab7      	ldr	r2, [pc, #732]	; (800ec00 <_dtoa_r+0x618>)
 800e924:	f003 030f 	and.w	r3, r3, #15
 800e928:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e92c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e930:	9b00      	ldr	r3, [sp, #0]
 800e932:	05d8      	lsls	r0, r3, #23
 800e934:	ea4f 1723 	mov.w	r7, r3, asr #4
 800e938:	d516      	bpl.n	800e968 <_dtoa_r+0x380>
 800e93a:	4bb2      	ldr	r3, [pc, #712]	; (800ec04 <_dtoa_r+0x61c>)
 800e93c:	ec51 0b19 	vmov	r0, r1, d9
 800e940:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e944:	f7f1 ff82 	bl	800084c <__aeabi_ddiv>
 800e948:	f007 070f 	and.w	r7, r7, #15
 800e94c:	4682      	mov	sl, r0
 800e94e:	468b      	mov	fp, r1
 800e950:	2503      	movs	r5, #3
 800e952:	4eac      	ldr	r6, [pc, #688]	; (800ec04 <_dtoa_r+0x61c>)
 800e954:	b957      	cbnz	r7, 800e96c <_dtoa_r+0x384>
 800e956:	4642      	mov	r2, r8
 800e958:	464b      	mov	r3, r9
 800e95a:	4650      	mov	r0, sl
 800e95c:	4659      	mov	r1, fp
 800e95e:	f7f1 ff75 	bl	800084c <__aeabi_ddiv>
 800e962:	4682      	mov	sl, r0
 800e964:	468b      	mov	fp, r1
 800e966:	e028      	b.n	800e9ba <_dtoa_r+0x3d2>
 800e968:	2502      	movs	r5, #2
 800e96a:	e7f2      	b.n	800e952 <_dtoa_r+0x36a>
 800e96c:	07f9      	lsls	r1, r7, #31
 800e96e:	d508      	bpl.n	800e982 <_dtoa_r+0x39a>
 800e970:	4640      	mov	r0, r8
 800e972:	4649      	mov	r1, r9
 800e974:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e978:	f7f1 fe3e 	bl	80005f8 <__aeabi_dmul>
 800e97c:	3501      	adds	r5, #1
 800e97e:	4680      	mov	r8, r0
 800e980:	4689      	mov	r9, r1
 800e982:	107f      	asrs	r7, r7, #1
 800e984:	3608      	adds	r6, #8
 800e986:	e7e5      	b.n	800e954 <_dtoa_r+0x36c>
 800e988:	f000 809b 	beq.w	800eac2 <_dtoa_r+0x4da>
 800e98c:	9b00      	ldr	r3, [sp, #0]
 800e98e:	4f9d      	ldr	r7, [pc, #628]	; (800ec04 <_dtoa_r+0x61c>)
 800e990:	425e      	negs	r6, r3
 800e992:	4b9b      	ldr	r3, [pc, #620]	; (800ec00 <_dtoa_r+0x618>)
 800e994:	f006 020f 	and.w	r2, r6, #15
 800e998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9a0:	ec51 0b19 	vmov	r0, r1, d9
 800e9a4:	f7f1 fe28 	bl	80005f8 <__aeabi_dmul>
 800e9a8:	1136      	asrs	r6, r6, #4
 800e9aa:	4682      	mov	sl, r0
 800e9ac:	468b      	mov	fp, r1
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	2502      	movs	r5, #2
 800e9b2:	2e00      	cmp	r6, #0
 800e9b4:	d17a      	bne.n	800eaac <_dtoa_r+0x4c4>
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d1d3      	bne.n	800e962 <_dtoa_r+0x37a>
 800e9ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f000 8082 	beq.w	800eac6 <_dtoa_r+0x4de>
 800e9c2:	4b91      	ldr	r3, [pc, #580]	; (800ec08 <_dtoa_r+0x620>)
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	4650      	mov	r0, sl
 800e9c8:	4659      	mov	r1, fp
 800e9ca:	f7f2 f887 	bl	8000adc <__aeabi_dcmplt>
 800e9ce:	2800      	cmp	r0, #0
 800e9d0:	d079      	beq.n	800eac6 <_dtoa_r+0x4de>
 800e9d2:	9b03      	ldr	r3, [sp, #12]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d076      	beq.n	800eac6 <_dtoa_r+0x4de>
 800e9d8:	9b02      	ldr	r3, [sp, #8]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	dd36      	ble.n	800ea4c <_dtoa_r+0x464>
 800e9de:	9b00      	ldr	r3, [sp, #0]
 800e9e0:	4650      	mov	r0, sl
 800e9e2:	4659      	mov	r1, fp
 800e9e4:	1e5f      	subs	r7, r3, #1
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	4b88      	ldr	r3, [pc, #544]	; (800ec0c <_dtoa_r+0x624>)
 800e9ea:	f7f1 fe05 	bl	80005f8 <__aeabi_dmul>
 800e9ee:	9e02      	ldr	r6, [sp, #8]
 800e9f0:	4682      	mov	sl, r0
 800e9f2:	468b      	mov	fp, r1
 800e9f4:	3501      	adds	r5, #1
 800e9f6:	4628      	mov	r0, r5
 800e9f8:	f7f1 fd94 	bl	8000524 <__aeabi_i2d>
 800e9fc:	4652      	mov	r2, sl
 800e9fe:	465b      	mov	r3, fp
 800ea00:	f7f1 fdfa 	bl	80005f8 <__aeabi_dmul>
 800ea04:	4b82      	ldr	r3, [pc, #520]	; (800ec10 <_dtoa_r+0x628>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	f7f1 fc40 	bl	800028c <__adddf3>
 800ea0c:	46d0      	mov	r8, sl
 800ea0e:	46d9      	mov	r9, fp
 800ea10:	4682      	mov	sl, r0
 800ea12:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ea16:	2e00      	cmp	r6, #0
 800ea18:	d158      	bne.n	800eacc <_dtoa_r+0x4e4>
 800ea1a:	4b7e      	ldr	r3, [pc, #504]	; (800ec14 <_dtoa_r+0x62c>)
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	4640      	mov	r0, r8
 800ea20:	4649      	mov	r1, r9
 800ea22:	f7f1 fc31 	bl	8000288 <__aeabi_dsub>
 800ea26:	4652      	mov	r2, sl
 800ea28:	465b      	mov	r3, fp
 800ea2a:	4680      	mov	r8, r0
 800ea2c:	4689      	mov	r9, r1
 800ea2e:	f7f2 f873 	bl	8000b18 <__aeabi_dcmpgt>
 800ea32:	2800      	cmp	r0, #0
 800ea34:	f040 8295 	bne.w	800ef62 <_dtoa_r+0x97a>
 800ea38:	4652      	mov	r2, sl
 800ea3a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ea3e:	4640      	mov	r0, r8
 800ea40:	4649      	mov	r1, r9
 800ea42:	f7f2 f84b 	bl	8000adc <__aeabi_dcmplt>
 800ea46:	2800      	cmp	r0, #0
 800ea48:	f040 8289 	bne.w	800ef5e <_dtoa_r+0x976>
 800ea4c:	ec5b ab19 	vmov	sl, fp, d9
 800ea50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	f2c0 8148 	blt.w	800ece8 <_dtoa_r+0x700>
 800ea58:	9a00      	ldr	r2, [sp, #0]
 800ea5a:	2a0e      	cmp	r2, #14
 800ea5c:	f300 8144 	bgt.w	800ece8 <_dtoa_r+0x700>
 800ea60:	4b67      	ldr	r3, [pc, #412]	; (800ec00 <_dtoa_r+0x618>)
 800ea62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea66:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ea6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	f280 80d5 	bge.w	800ec1c <_dtoa_r+0x634>
 800ea72:	9b03      	ldr	r3, [sp, #12]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	f300 80d1 	bgt.w	800ec1c <_dtoa_r+0x634>
 800ea7a:	f040 826f 	bne.w	800ef5c <_dtoa_r+0x974>
 800ea7e:	4b65      	ldr	r3, [pc, #404]	; (800ec14 <_dtoa_r+0x62c>)
 800ea80:	2200      	movs	r2, #0
 800ea82:	4640      	mov	r0, r8
 800ea84:	4649      	mov	r1, r9
 800ea86:	f7f1 fdb7 	bl	80005f8 <__aeabi_dmul>
 800ea8a:	4652      	mov	r2, sl
 800ea8c:	465b      	mov	r3, fp
 800ea8e:	f7f2 f839 	bl	8000b04 <__aeabi_dcmpge>
 800ea92:	9e03      	ldr	r6, [sp, #12]
 800ea94:	4637      	mov	r7, r6
 800ea96:	2800      	cmp	r0, #0
 800ea98:	f040 8245 	bne.w	800ef26 <_dtoa_r+0x93e>
 800ea9c:	9d01      	ldr	r5, [sp, #4]
 800ea9e:	2331      	movs	r3, #49	; 0x31
 800eaa0:	f805 3b01 	strb.w	r3, [r5], #1
 800eaa4:	9b00      	ldr	r3, [sp, #0]
 800eaa6:	3301      	adds	r3, #1
 800eaa8:	9300      	str	r3, [sp, #0]
 800eaaa:	e240      	b.n	800ef2e <_dtoa_r+0x946>
 800eaac:	07f2      	lsls	r2, r6, #31
 800eaae:	d505      	bpl.n	800eabc <_dtoa_r+0x4d4>
 800eab0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eab4:	f7f1 fda0 	bl	80005f8 <__aeabi_dmul>
 800eab8:	3501      	adds	r5, #1
 800eaba:	2301      	movs	r3, #1
 800eabc:	1076      	asrs	r6, r6, #1
 800eabe:	3708      	adds	r7, #8
 800eac0:	e777      	b.n	800e9b2 <_dtoa_r+0x3ca>
 800eac2:	2502      	movs	r5, #2
 800eac4:	e779      	b.n	800e9ba <_dtoa_r+0x3d2>
 800eac6:	9f00      	ldr	r7, [sp, #0]
 800eac8:	9e03      	ldr	r6, [sp, #12]
 800eaca:	e794      	b.n	800e9f6 <_dtoa_r+0x40e>
 800eacc:	9901      	ldr	r1, [sp, #4]
 800eace:	4b4c      	ldr	r3, [pc, #304]	; (800ec00 <_dtoa_r+0x618>)
 800ead0:	4431      	add	r1, r6
 800ead2:	910d      	str	r1, [sp, #52]	; 0x34
 800ead4:	9908      	ldr	r1, [sp, #32]
 800ead6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800eada:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eade:	2900      	cmp	r1, #0
 800eae0:	d043      	beq.n	800eb6a <_dtoa_r+0x582>
 800eae2:	494d      	ldr	r1, [pc, #308]	; (800ec18 <_dtoa_r+0x630>)
 800eae4:	2000      	movs	r0, #0
 800eae6:	f7f1 feb1 	bl	800084c <__aeabi_ddiv>
 800eaea:	4652      	mov	r2, sl
 800eaec:	465b      	mov	r3, fp
 800eaee:	f7f1 fbcb 	bl	8000288 <__aeabi_dsub>
 800eaf2:	9d01      	ldr	r5, [sp, #4]
 800eaf4:	4682      	mov	sl, r0
 800eaf6:	468b      	mov	fp, r1
 800eaf8:	4649      	mov	r1, r9
 800eafa:	4640      	mov	r0, r8
 800eafc:	f7f2 f82c 	bl	8000b58 <__aeabi_d2iz>
 800eb00:	4606      	mov	r6, r0
 800eb02:	f7f1 fd0f 	bl	8000524 <__aeabi_i2d>
 800eb06:	4602      	mov	r2, r0
 800eb08:	460b      	mov	r3, r1
 800eb0a:	4640      	mov	r0, r8
 800eb0c:	4649      	mov	r1, r9
 800eb0e:	f7f1 fbbb 	bl	8000288 <__aeabi_dsub>
 800eb12:	3630      	adds	r6, #48	; 0x30
 800eb14:	f805 6b01 	strb.w	r6, [r5], #1
 800eb18:	4652      	mov	r2, sl
 800eb1a:	465b      	mov	r3, fp
 800eb1c:	4680      	mov	r8, r0
 800eb1e:	4689      	mov	r9, r1
 800eb20:	f7f1 ffdc 	bl	8000adc <__aeabi_dcmplt>
 800eb24:	2800      	cmp	r0, #0
 800eb26:	d163      	bne.n	800ebf0 <_dtoa_r+0x608>
 800eb28:	4642      	mov	r2, r8
 800eb2a:	464b      	mov	r3, r9
 800eb2c:	4936      	ldr	r1, [pc, #216]	; (800ec08 <_dtoa_r+0x620>)
 800eb2e:	2000      	movs	r0, #0
 800eb30:	f7f1 fbaa 	bl	8000288 <__aeabi_dsub>
 800eb34:	4652      	mov	r2, sl
 800eb36:	465b      	mov	r3, fp
 800eb38:	f7f1 ffd0 	bl	8000adc <__aeabi_dcmplt>
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	f040 80b5 	bne.w	800ecac <_dtoa_r+0x6c4>
 800eb42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb44:	429d      	cmp	r5, r3
 800eb46:	d081      	beq.n	800ea4c <_dtoa_r+0x464>
 800eb48:	4b30      	ldr	r3, [pc, #192]	; (800ec0c <_dtoa_r+0x624>)
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	4650      	mov	r0, sl
 800eb4e:	4659      	mov	r1, fp
 800eb50:	f7f1 fd52 	bl	80005f8 <__aeabi_dmul>
 800eb54:	4b2d      	ldr	r3, [pc, #180]	; (800ec0c <_dtoa_r+0x624>)
 800eb56:	4682      	mov	sl, r0
 800eb58:	468b      	mov	fp, r1
 800eb5a:	4640      	mov	r0, r8
 800eb5c:	4649      	mov	r1, r9
 800eb5e:	2200      	movs	r2, #0
 800eb60:	f7f1 fd4a 	bl	80005f8 <__aeabi_dmul>
 800eb64:	4680      	mov	r8, r0
 800eb66:	4689      	mov	r9, r1
 800eb68:	e7c6      	b.n	800eaf8 <_dtoa_r+0x510>
 800eb6a:	4650      	mov	r0, sl
 800eb6c:	4659      	mov	r1, fp
 800eb6e:	f7f1 fd43 	bl	80005f8 <__aeabi_dmul>
 800eb72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb74:	9d01      	ldr	r5, [sp, #4]
 800eb76:	930f      	str	r3, [sp, #60]	; 0x3c
 800eb78:	4682      	mov	sl, r0
 800eb7a:	468b      	mov	fp, r1
 800eb7c:	4649      	mov	r1, r9
 800eb7e:	4640      	mov	r0, r8
 800eb80:	f7f1 ffea 	bl	8000b58 <__aeabi_d2iz>
 800eb84:	4606      	mov	r6, r0
 800eb86:	f7f1 fccd 	bl	8000524 <__aeabi_i2d>
 800eb8a:	3630      	adds	r6, #48	; 0x30
 800eb8c:	4602      	mov	r2, r0
 800eb8e:	460b      	mov	r3, r1
 800eb90:	4640      	mov	r0, r8
 800eb92:	4649      	mov	r1, r9
 800eb94:	f7f1 fb78 	bl	8000288 <__aeabi_dsub>
 800eb98:	f805 6b01 	strb.w	r6, [r5], #1
 800eb9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb9e:	429d      	cmp	r5, r3
 800eba0:	4680      	mov	r8, r0
 800eba2:	4689      	mov	r9, r1
 800eba4:	f04f 0200 	mov.w	r2, #0
 800eba8:	d124      	bne.n	800ebf4 <_dtoa_r+0x60c>
 800ebaa:	4b1b      	ldr	r3, [pc, #108]	; (800ec18 <_dtoa_r+0x630>)
 800ebac:	4650      	mov	r0, sl
 800ebae:	4659      	mov	r1, fp
 800ebb0:	f7f1 fb6c 	bl	800028c <__adddf3>
 800ebb4:	4602      	mov	r2, r0
 800ebb6:	460b      	mov	r3, r1
 800ebb8:	4640      	mov	r0, r8
 800ebba:	4649      	mov	r1, r9
 800ebbc:	f7f1 ffac 	bl	8000b18 <__aeabi_dcmpgt>
 800ebc0:	2800      	cmp	r0, #0
 800ebc2:	d173      	bne.n	800ecac <_dtoa_r+0x6c4>
 800ebc4:	4652      	mov	r2, sl
 800ebc6:	465b      	mov	r3, fp
 800ebc8:	4913      	ldr	r1, [pc, #76]	; (800ec18 <_dtoa_r+0x630>)
 800ebca:	2000      	movs	r0, #0
 800ebcc:	f7f1 fb5c 	bl	8000288 <__aeabi_dsub>
 800ebd0:	4602      	mov	r2, r0
 800ebd2:	460b      	mov	r3, r1
 800ebd4:	4640      	mov	r0, r8
 800ebd6:	4649      	mov	r1, r9
 800ebd8:	f7f1 ff80 	bl	8000adc <__aeabi_dcmplt>
 800ebdc:	2800      	cmp	r0, #0
 800ebde:	f43f af35 	beq.w	800ea4c <_dtoa_r+0x464>
 800ebe2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ebe4:	1e6b      	subs	r3, r5, #1
 800ebe6:	930f      	str	r3, [sp, #60]	; 0x3c
 800ebe8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ebec:	2b30      	cmp	r3, #48	; 0x30
 800ebee:	d0f8      	beq.n	800ebe2 <_dtoa_r+0x5fa>
 800ebf0:	9700      	str	r7, [sp, #0]
 800ebf2:	e049      	b.n	800ec88 <_dtoa_r+0x6a0>
 800ebf4:	4b05      	ldr	r3, [pc, #20]	; (800ec0c <_dtoa_r+0x624>)
 800ebf6:	f7f1 fcff 	bl	80005f8 <__aeabi_dmul>
 800ebfa:	4680      	mov	r8, r0
 800ebfc:	4689      	mov	r9, r1
 800ebfe:	e7bd      	b.n	800eb7c <_dtoa_r+0x594>
 800ec00:	08011960 	.word	0x08011960
 800ec04:	08011938 	.word	0x08011938
 800ec08:	3ff00000 	.word	0x3ff00000
 800ec0c:	40240000 	.word	0x40240000
 800ec10:	401c0000 	.word	0x401c0000
 800ec14:	40140000 	.word	0x40140000
 800ec18:	3fe00000 	.word	0x3fe00000
 800ec1c:	9d01      	ldr	r5, [sp, #4]
 800ec1e:	4656      	mov	r6, sl
 800ec20:	465f      	mov	r7, fp
 800ec22:	4642      	mov	r2, r8
 800ec24:	464b      	mov	r3, r9
 800ec26:	4630      	mov	r0, r6
 800ec28:	4639      	mov	r1, r7
 800ec2a:	f7f1 fe0f 	bl	800084c <__aeabi_ddiv>
 800ec2e:	f7f1 ff93 	bl	8000b58 <__aeabi_d2iz>
 800ec32:	4682      	mov	sl, r0
 800ec34:	f7f1 fc76 	bl	8000524 <__aeabi_i2d>
 800ec38:	4642      	mov	r2, r8
 800ec3a:	464b      	mov	r3, r9
 800ec3c:	f7f1 fcdc 	bl	80005f8 <__aeabi_dmul>
 800ec40:	4602      	mov	r2, r0
 800ec42:	460b      	mov	r3, r1
 800ec44:	4630      	mov	r0, r6
 800ec46:	4639      	mov	r1, r7
 800ec48:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ec4c:	f7f1 fb1c 	bl	8000288 <__aeabi_dsub>
 800ec50:	f805 6b01 	strb.w	r6, [r5], #1
 800ec54:	9e01      	ldr	r6, [sp, #4]
 800ec56:	9f03      	ldr	r7, [sp, #12]
 800ec58:	1bae      	subs	r6, r5, r6
 800ec5a:	42b7      	cmp	r7, r6
 800ec5c:	4602      	mov	r2, r0
 800ec5e:	460b      	mov	r3, r1
 800ec60:	d135      	bne.n	800ecce <_dtoa_r+0x6e6>
 800ec62:	f7f1 fb13 	bl	800028c <__adddf3>
 800ec66:	4642      	mov	r2, r8
 800ec68:	464b      	mov	r3, r9
 800ec6a:	4606      	mov	r6, r0
 800ec6c:	460f      	mov	r7, r1
 800ec6e:	f7f1 ff53 	bl	8000b18 <__aeabi_dcmpgt>
 800ec72:	b9d0      	cbnz	r0, 800ecaa <_dtoa_r+0x6c2>
 800ec74:	4642      	mov	r2, r8
 800ec76:	464b      	mov	r3, r9
 800ec78:	4630      	mov	r0, r6
 800ec7a:	4639      	mov	r1, r7
 800ec7c:	f7f1 ff24 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec80:	b110      	cbz	r0, 800ec88 <_dtoa_r+0x6a0>
 800ec82:	f01a 0f01 	tst.w	sl, #1
 800ec86:	d110      	bne.n	800ecaa <_dtoa_r+0x6c2>
 800ec88:	4620      	mov	r0, r4
 800ec8a:	ee18 1a10 	vmov	r1, s16
 800ec8e:	f001 f885 	bl	800fd9c <_Bfree>
 800ec92:	2300      	movs	r3, #0
 800ec94:	9800      	ldr	r0, [sp, #0]
 800ec96:	702b      	strb	r3, [r5, #0]
 800ec98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec9a:	3001      	adds	r0, #1
 800ec9c:	6018      	str	r0, [r3, #0]
 800ec9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	f43f acf1 	beq.w	800e688 <_dtoa_r+0xa0>
 800eca6:	601d      	str	r5, [r3, #0]
 800eca8:	e4ee      	b.n	800e688 <_dtoa_r+0xa0>
 800ecaa:	9f00      	ldr	r7, [sp, #0]
 800ecac:	462b      	mov	r3, r5
 800ecae:	461d      	mov	r5, r3
 800ecb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ecb4:	2a39      	cmp	r2, #57	; 0x39
 800ecb6:	d106      	bne.n	800ecc6 <_dtoa_r+0x6de>
 800ecb8:	9a01      	ldr	r2, [sp, #4]
 800ecba:	429a      	cmp	r2, r3
 800ecbc:	d1f7      	bne.n	800ecae <_dtoa_r+0x6c6>
 800ecbe:	9901      	ldr	r1, [sp, #4]
 800ecc0:	2230      	movs	r2, #48	; 0x30
 800ecc2:	3701      	adds	r7, #1
 800ecc4:	700a      	strb	r2, [r1, #0]
 800ecc6:	781a      	ldrb	r2, [r3, #0]
 800ecc8:	3201      	adds	r2, #1
 800ecca:	701a      	strb	r2, [r3, #0]
 800eccc:	e790      	b.n	800ebf0 <_dtoa_r+0x608>
 800ecce:	4ba6      	ldr	r3, [pc, #664]	; (800ef68 <_dtoa_r+0x980>)
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	f7f1 fc91 	bl	80005f8 <__aeabi_dmul>
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	2300      	movs	r3, #0
 800ecda:	4606      	mov	r6, r0
 800ecdc:	460f      	mov	r7, r1
 800ecde:	f7f1 fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 800ece2:	2800      	cmp	r0, #0
 800ece4:	d09d      	beq.n	800ec22 <_dtoa_r+0x63a>
 800ece6:	e7cf      	b.n	800ec88 <_dtoa_r+0x6a0>
 800ece8:	9a08      	ldr	r2, [sp, #32]
 800ecea:	2a00      	cmp	r2, #0
 800ecec:	f000 80d7 	beq.w	800ee9e <_dtoa_r+0x8b6>
 800ecf0:	9a06      	ldr	r2, [sp, #24]
 800ecf2:	2a01      	cmp	r2, #1
 800ecf4:	f300 80ba 	bgt.w	800ee6c <_dtoa_r+0x884>
 800ecf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecfa:	2a00      	cmp	r2, #0
 800ecfc:	f000 80b2 	beq.w	800ee64 <_dtoa_r+0x87c>
 800ed00:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ed04:	9e07      	ldr	r6, [sp, #28]
 800ed06:	9d04      	ldr	r5, [sp, #16]
 800ed08:	9a04      	ldr	r2, [sp, #16]
 800ed0a:	441a      	add	r2, r3
 800ed0c:	9204      	str	r2, [sp, #16]
 800ed0e:	9a05      	ldr	r2, [sp, #20]
 800ed10:	2101      	movs	r1, #1
 800ed12:	441a      	add	r2, r3
 800ed14:	4620      	mov	r0, r4
 800ed16:	9205      	str	r2, [sp, #20]
 800ed18:	f001 f942 	bl	800ffa0 <__i2b>
 800ed1c:	4607      	mov	r7, r0
 800ed1e:	2d00      	cmp	r5, #0
 800ed20:	dd0c      	ble.n	800ed3c <_dtoa_r+0x754>
 800ed22:	9b05      	ldr	r3, [sp, #20]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	dd09      	ble.n	800ed3c <_dtoa_r+0x754>
 800ed28:	42ab      	cmp	r3, r5
 800ed2a:	9a04      	ldr	r2, [sp, #16]
 800ed2c:	bfa8      	it	ge
 800ed2e:	462b      	movge	r3, r5
 800ed30:	1ad2      	subs	r2, r2, r3
 800ed32:	9204      	str	r2, [sp, #16]
 800ed34:	9a05      	ldr	r2, [sp, #20]
 800ed36:	1aed      	subs	r5, r5, r3
 800ed38:	1ad3      	subs	r3, r2, r3
 800ed3a:	9305      	str	r3, [sp, #20]
 800ed3c:	9b07      	ldr	r3, [sp, #28]
 800ed3e:	b31b      	cbz	r3, 800ed88 <_dtoa_r+0x7a0>
 800ed40:	9b08      	ldr	r3, [sp, #32]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	f000 80af 	beq.w	800eea6 <_dtoa_r+0x8be>
 800ed48:	2e00      	cmp	r6, #0
 800ed4a:	dd13      	ble.n	800ed74 <_dtoa_r+0x78c>
 800ed4c:	4639      	mov	r1, r7
 800ed4e:	4632      	mov	r2, r6
 800ed50:	4620      	mov	r0, r4
 800ed52:	f001 f9e5 	bl	8010120 <__pow5mult>
 800ed56:	ee18 2a10 	vmov	r2, s16
 800ed5a:	4601      	mov	r1, r0
 800ed5c:	4607      	mov	r7, r0
 800ed5e:	4620      	mov	r0, r4
 800ed60:	f001 f934 	bl	800ffcc <__multiply>
 800ed64:	ee18 1a10 	vmov	r1, s16
 800ed68:	4680      	mov	r8, r0
 800ed6a:	4620      	mov	r0, r4
 800ed6c:	f001 f816 	bl	800fd9c <_Bfree>
 800ed70:	ee08 8a10 	vmov	s16, r8
 800ed74:	9b07      	ldr	r3, [sp, #28]
 800ed76:	1b9a      	subs	r2, r3, r6
 800ed78:	d006      	beq.n	800ed88 <_dtoa_r+0x7a0>
 800ed7a:	ee18 1a10 	vmov	r1, s16
 800ed7e:	4620      	mov	r0, r4
 800ed80:	f001 f9ce 	bl	8010120 <__pow5mult>
 800ed84:	ee08 0a10 	vmov	s16, r0
 800ed88:	2101      	movs	r1, #1
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	f001 f908 	bl	800ffa0 <__i2b>
 800ed90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	4606      	mov	r6, r0
 800ed96:	f340 8088 	ble.w	800eeaa <_dtoa_r+0x8c2>
 800ed9a:	461a      	mov	r2, r3
 800ed9c:	4601      	mov	r1, r0
 800ed9e:	4620      	mov	r0, r4
 800eda0:	f001 f9be 	bl	8010120 <__pow5mult>
 800eda4:	9b06      	ldr	r3, [sp, #24]
 800eda6:	2b01      	cmp	r3, #1
 800eda8:	4606      	mov	r6, r0
 800edaa:	f340 8081 	ble.w	800eeb0 <_dtoa_r+0x8c8>
 800edae:	f04f 0800 	mov.w	r8, #0
 800edb2:	6933      	ldr	r3, [r6, #16]
 800edb4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800edb8:	6918      	ldr	r0, [r3, #16]
 800edba:	f001 f8a1 	bl	800ff00 <__hi0bits>
 800edbe:	f1c0 0020 	rsb	r0, r0, #32
 800edc2:	9b05      	ldr	r3, [sp, #20]
 800edc4:	4418      	add	r0, r3
 800edc6:	f010 001f 	ands.w	r0, r0, #31
 800edca:	f000 8092 	beq.w	800eef2 <_dtoa_r+0x90a>
 800edce:	f1c0 0320 	rsb	r3, r0, #32
 800edd2:	2b04      	cmp	r3, #4
 800edd4:	f340 808a 	ble.w	800eeec <_dtoa_r+0x904>
 800edd8:	f1c0 001c 	rsb	r0, r0, #28
 800eddc:	9b04      	ldr	r3, [sp, #16]
 800edde:	4403      	add	r3, r0
 800ede0:	9304      	str	r3, [sp, #16]
 800ede2:	9b05      	ldr	r3, [sp, #20]
 800ede4:	4403      	add	r3, r0
 800ede6:	4405      	add	r5, r0
 800ede8:	9305      	str	r3, [sp, #20]
 800edea:	9b04      	ldr	r3, [sp, #16]
 800edec:	2b00      	cmp	r3, #0
 800edee:	dd07      	ble.n	800ee00 <_dtoa_r+0x818>
 800edf0:	ee18 1a10 	vmov	r1, s16
 800edf4:	461a      	mov	r2, r3
 800edf6:	4620      	mov	r0, r4
 800edf8:	f001 f9ec 	bl	80101d4 <__lshift>
 800edfc:	ee08 0a10 	vmov	s16, r0
 800ee00:	9b05      	ldr	r3, [sp, #20]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	dd05      	ble.n	800ee12 <_dtoa_r+0x82a>
 800ee06:	4631      	mov	r1, r6
 800ee08:	461a      	mov	r2, r3
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f001 f9e2 	bl	80101d4 <__lshift>
 800ee10:	4606      	mov	r6, r0
 800ee12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d06e      	beq.n	800eef6 <_dtoa_r+0x90e>
 800ee18:	ee18 0a10 	vmov	r0, s16
 800ee1c:	4631      	mov	r1, r6
 800ee1e:	f001 fa49 	bl	80102b4 <__mcmp>
 800ee22:	2800      	cmp	r0, #0
 800ee24:	da67      	bge.n	800eef6 <_dtoa_r+0x90e>
 800ee26:	9b00      	ldr	r3, [sp, #0]
 800ee28:	3b01      	subs	r3, #1
 800ee2a:	ee18 1a10 	vmov	r1, s16
 800ee2e:	9300      	str	r3, [sp, #0]
 800ee30:	220a      	movs	r2, #10
 800ee32:	2300      	movs	r3, #0
 800ee34:	4620      	mov	r0, r4
 800ee36:	f000 ffd3 	bl	800fde0 <__multadd>
 800ee3a:	9b08      	ldr	r3, [sp, #32]
 800ee3c:	ee08 0a10 	vmov	s16, r0
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	f000 81b1 	beq.w	800f1a8 <_dtoa_r+0xbc0>
 800ee46:	2300      	movs	r3, #0
 800ee48:	4639      	mov	r1, r7
 800ee4a:	220a      	movs	r2, #10
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	f000 ffc7 	bl	800fde0 <__multadd>
 800ee52:	9b02      	ldr	r3, [sp, #8]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	4607      	mov	r7, r0
 800ee58:	f300 808e 	bgt.w	800ef78 <_dtoa_r+0x990>
 800ee5c:	9b06      	ldr	r3, [sp, #24]
 800ee5e:	2b02      	cmp	r3, #2
 800ee60:	dc51      	bgt.n	800ef06 <_dtoa_r+0x91e>
 800ee62:	e089      	b.n	800ef78 <_dtoa_r+0x990>
 800ee64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ee6a:	e74b      	b.n	800ed04 <_dtoa_r+0x71c>
 800ee6c:	9b03      	ldr	r3, [sp, #12]
 800ee6e:	1e5e      	subs	r6, r3, #1
 800ee70:	9b07      	ldr	r3, [sp, #28]
 800ee72:	42b3      	cmp	r3, r6
 800ee74:	bfbf      	itttt	lt
 800ee76:	9b07      	ldrlt	r3, [sp, #28]
 800ee78:	9607      	strlt	r6, [sp, #28]
 800ee7a:	1af2      	sublt	r2, r6, r3
 800ee7c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ee7e:	bfb6      	itet	lt
 800ee80:	189b      	addlt	r3, r3, r2
 800ee82:	1b9e      	subge	r6, r3, r6
 800ee84:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ee86:	9b03      	ldr	r3, [sp, #12]
 800ee88:	bfb8      	it	lt
 800ee8a:	2600      	movlt	r6, #0
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	bfb7      	itett	lt
 800ee90:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ee94:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ee98:	1a9d      	sublt	r5, r3, r2
 800ee9a:	2300      	movlt	r3, #0
 800ee9c:	e734      	b.n	800ed08 <_dtoa_r+0x720>
 800ee9e:	9e07      	ldr	r6, [sp, #28]
 800eea0:	9d04      	ldr	r5, [sp, #16]
 800eea2:	9f08      	ldr	r7, [sp, #32]
 800eea4:	e73b      	b.n	800ed1e <_dtoa_r+0x736>
 800eea6:	9a07      	ldr	r2, [sp, #28]
 800eea8:	e767      	b.n	800ed7a <_dtoa_r+0x792>
 800eeaa:	9b06      	ldr	r3, [sp, #24]
 800eeac:	2b01      	cmp	r3, #1
 800eeae:	dc18      	bgt.n	800eee2 <_dtoa_r+0x8fa>
 800eeb0:	f1ba 0f00 	cmp.w	sl, #0
 800eeb4:	d115      	bne.n	800eee2 <_dtoa_r+0x8fa>
 800eeb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eeba:	b993      	cbnz	r3, 800eee2 <_dtoa_r+0x8fa>
 800eebc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eec0:	0d1b      	lsrs	r3, r3, #20
 800eec2:	051b      	lsls	r3, r3, #20
 800eec4:	b183      	cbz	r3, 800eee8 <_dtoa_r+0x900>
 800eec6:	9b04      	ldr	r3, [sp, #16]
 800eec8:	3301      	adds	r3, #1
 800eeca:	9304      	str	r3, [sp, #16]
 800eecc:	9b05      	ldr	r3, [sp, #20]
 800eece:	3301      	adds	r3, #1
 800eed0:	9305      	str	r3, [sp, #20]
 800eed2:	f04f 0801 	mov.w	r8, #1
 800eed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	f47f af6a 	bne.w	800edb2 <_dtoa_r+0x7ca>
 800eede:	2001      	movs	r0, #1
 800eee0:	e76f      	b.n	800edc2 <_dtoa_r+0x7da>
 800eee2:	f04f 0800 	mov.w	r8, #0
 800eee6:	e7f6      	b.n	800eed6 <_dtoa_r+0x8ee>
 800eee8:	4698      	mov	r8, r3
 800eeea:	e7f4      	b.n	800eed6 <_dtoa_r+0x8ee>
 800eeec:	f43f af7d 	beq.w	800edea <_dtoa_r+0x802>
 800eef0:	4618      	mov	r0, r3
 800eef2:	301c      	adds	r0, #28
 800eef4:	e772      	b.n	800eddc <_dtoa_r+0x7f4>
 800eef6:	9b03      	ldr	r3, [sp, #12]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	dc37      	bgt.n	800ef6c <_dtoa_r+0x984>
 800eefc:	9b06      	ldr	r3, [sp, #24]
 800eefe:	2b02      	cmp	r3, #2
 800ef00:	dd34      	ble.n	800ef6c <_dtoa_r+0x984>
 800ef02:	9b03      	ldr	r3, [sp, #12]
 800ef04:	9302      	str	r3, [sp, #8]
 800ef06:	9b02      	ldr	r3, [sp, #8]
 800ef08:	b96b      	cbnz	r3, 800ef26 <_dtoa_r+0x93e>
 800ef0a:	4631      	mov	r1, r6
 800ef0c:	2205      	movs	r2, #5
 800ef0e:	4620      	mov	r0, r4
 800ef10:	f000 ff66 	bl	800fde0 <__multadd>
 800ef14:	4601      	mov	r1, r0
 800ef16:	4606      	mov	r6, r0
 800ef18:	ee18 0a10 	vmov	r0, s16
 800ef1c:	f001 f9ca 	bl	80102b4 <__mcmp>
 800ef20:	2800      	cmp	r0, #0
 800ef22:	f73f adbb 	bgt.w	800ea9c <_dtoa_r+0x4b4>
 800ef26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef28:	9d01      	ldr	r5, [sp, #4]
 800ef2a:	43db      	mvns	r3, r3
 800ef2c:	9300      	str	r3, [sp, #0]
 800ef2e:	f04f 0800 	mov.w	r8, #0
 800ef32:	4631      	mov	r1, r6
 800ef34:	4620      	mov	r0, r4
 800ef36:	f000 ff31 	bl	800fd9c <_Bfree>
 800ef3a:	2f00      	cmp	r7, #0
 800ef3c:	f43f aea4 	beq.w	800ec88 <_dtoa_r+0x6a0>
 800ef40:	f1b8 0f00 	cmp.w	r8, #0
 800ef44:	d005      	beq.n	800ef52 <_dtoa_r+0x96a>
 800ef46:	45b8      	cmp	r8, r7
 800ef48:	d003      	beq.n	800ef52 <_dtoa_r+0x96a>
 800ef4a:	4641      	mov	r1, r8
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	f000 ff25 	bl	800fd9c <_Bfree>
 800ef52:	4639      	mov	r1, r7
 800ef54:	4620      	mov	r0, r4
 800ef56:	f000 ff21 	bl	800fd9c <_Bfree>
 800ef5a:	e695      	b.n	800ec88 <_dtoa_r+0x6a0>
 800ef5c:	2600      	movs	r6, #0
 800ef5e:	4637      	mov	r7, r6
 800ef60:	e7e1      	b.n	800ef26 <_dtoa_r+0x93e>
 800ef62:	9700      	str	r7, [sp, #0]
 800ef64:	4637      	mov	r7, r6
 800ef66:	e599      	b.n	800ea9c <_dtoa_r+0x4b4>
 800ef68:	40240000 	.word	0x40240000
 800ef6c:	9b08      	ldr	r3, [sp, #32]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	f000 80ca 	beq.w	800f108 <_dtoa_r+0xb20>
 800ef74:	9b03      	ldr	r3, [sp, #12]
 800ef76:	9302      	str	r3, [sp, #8]
 800ef78:	2d00      	cmp	r5, #0
 800ef7a:	dd05      	ble.n	800ef88 <_dtoa_r+0x9a0>
 800ef7c:	4639      	mov	r1, r7
 800ef7e:	462a      	mov	r2, r5
 800ef80:	4620      	mov	r0, r4
 800ef82:	f001 f927 	bl	80101d4 <__lshift>
 800ef86:	4607      	mov	r7, r0
 800ef88:	f1b8 0f00 	cmp.w	r8, #0
 800ef8c:	d05b      	beq.n	800f046 <_dtoa_r+0xa5e>
 800ef8e:	6879      	ldr	r1, [r7, #4]
 800ef90:	4620      	mov	r0, r4
 800ef92:	f000 fec3 	bl	800fd1c <_Balloc>
 800ef96:	4605      	mov	r5, r0
 800ef98:	b928      	cbnz	r0, 800efa6 <_dtoa_r+0x9be>
 800ef9a:	4b87      	ldr	r3, [pc, #540]	; (800f1b8 <_dtoa_r+0xbd0>)
 800ef9c:	4602      	mov	r2, r0
 800ef9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800efa2:	f7ff bb3b 	b.w	800e61c <_dtoa_r+0x34>
 800efa6:	693a      	ldr	r2, [r7, #16]
 800efa8:	3202      	adds	r2, #2
 800efaa:	0092      	lsls	r2, r2, #2
 800efac:	f107 010c 	add.w	r1, r7, #12
 800efb0:	300c      	adds	r0, #12
 800efb2:	f7fd fbdb 	bl	800c76c <memcpy>
 800efb6:	2201      	movs	r2, #1
 800efb8:	4629      	mov	r1, r5
 800efba:	4620      	mov	r0, r4
 800efbc:	f001 f90a 	bl	80101d4 <__lshift>
 800efc0:	9b01      	ldr	r3, [sp, #4]
 800efc2:	f103 0901 	add.w	r9, r3, #1
 800efc6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800efca:	4413      	add	r3, r2
 800efcc:	9305      	str	r3, [sp, #20]
 800efce:	f00a 0301 	and.w	r3, sl, #1
 800efd2:	46b8      	mov	r8, r7
 800efd4:	9304      	str	r3, [sp, #16]
 800efd6:	4607      	mov	r7, r0
 800efd8:	4631      	mov	r1, r6
 800efda:	ee18 0a10 	vmov	r0, s16
 800efde:	f7ff fa77 	bl	800e4d0 <quorem>
 800efe2:	4641      	mov	r1, r8
 800efe4:	9002      	str	r0, [sp, #8]
 800efe6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800efea:	ee18 0a10 	vmov	r0, s16
 800efee:	f001 f961 	bl	80102b4 <__mcmp>
 800eff2:	463a      	mov	r2, r7
 800eff4:	9003      	str	r0, [sp, #12]
 800eff6:	4631      	mov	r1, r6
 800eff8:	4620      	mov	r0, r4
 800effa:	f001 f977 	bl	80102ec <__mdiff>
 800effe:	68c2      	ldr	r2, [r0, #12]
 800f000:	f109 3bff 	add.w	fp, r9, #4294967295
 800f004:	4605      	mov	r5, r0
 800f006:	bb02      	cbnz	r2, 800f04a <_dtoa_r+0xa62>
 800f008:	4601      	mov	r1, r0
 800f00a:	ee18 0a10 	vmov	r0, s16
 800f00e:	f001 f951 	bl	80102b4 <__mcmp>
 800f012:	4602      	mov	r2, r0
 800f014:	4629      	mov	r1, r5
 800f016:	4620      	mov	r0, r4
 800f018:	9207      	str	r2, [sp, #28]
 800f01a:	f000 febf 	bl	800fd9c <_Bfree>
 800f01e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f022:	ea43 0102 	orr.w	r1, r3, r2
 800f026:	9b04      	ldr	r3, [sp, #16]
 800f028:	430b      	orrs	r3, r1
 800f02a:	464d      	mov	r5, r9
 800f02c:	d10f      	bne.n	800f04e <_dtoa_r+0xa66>
 800f02e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f032:	d02a      	beq.n	800f08a <_dtoa_r+0xaa2>
 800f034:	9b03      	ldr	r3, [sp, #12]
 800f036:	2b00      	cmp	r3, #0
 800f038:	dd02      	ble.n	800f040 <_dtoa_r+0xa58>
 800f03a:	9b02      	ldr	r3, [sp, #8]
 800f03c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f040:	f88b a000 	strb.w	sl, [fp]
 800f044:	e775      	b.n	800ef32 <_dtoa_r+0x94a>
 800f046:	4638      	mov	r0, r7
 800f048:	e7ba      	b.n	800efc0 <_dtoa_r+0x9d8>
 800f04a:	2201      	movs	r2, #1
 800f04c:	e7e2      	b.n	800f014 <_dtoa_r+0xa2c>
 800f04e:	9b03      	ldr	r3, [sp, #12]
 800f050:	2b00      	cmp	r3, #0
 800f052:	db04      	blt.n	800f05e <_dtoa_r+0xa76>
 800f054:	9906      	ldr	r1, [sp, #24]
 800f056:	430b      	orrs	r3, r1
 800f058:	9904      	ldr	r1, [sp, #16]
 800f05a:	430b      	orrs	r3, r1
 800f05c:	d122      	bne.n	800f0a4 <_dtoa_r+0xabc>
 800f05e:	2a00      	cmp	r2, #0
 800f060:	ddee      	ble.n	800f040 <_dtoa_r+0xa58>
 800f062:	ee18 1a10 	vmov	r1, s16
 800f066:	2201      	movs	r2, #1
 800f068:	4620      	mov	r0, r4
 800f06a:	f001 f8b3 	bl	80101d4 <__lshift>
 800f06e:	4631      	mov	r1, r6
 800f070:	ee08 0a10 	vmov	s16, r0
 800f074:	f001 f91e 	bl	80102b4 <__mcmp>
 800f078:	2800      	cmp	r0, #0
 800f07a:	dc03      	bgt.n	800f084 <_dtoa_r+0xa9c>
 800f07c:	d1e0      	bne.n	800f040 <_dtoa_r+0xa58>
 800f07e:	f01a 0f01 	tst.w	sl, #1
 800f082:	d0dd      	beq.n	800f040 <_dtoa_r+0xa58>
 800f084:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f088:	d1d7      	bne.n	800f03a <_dtoa_r+0xa52>
 800f08a:	2339      	movs	r3, #57	; 0x39
 800f08c:	f88b 3000 	strb.w	r3, [fp]
 800f090:	462b      	mov	r3, r5
 800f092:	461d      	mov	r5, r3
 800f094:	3b01      	subs	r3, #1
 800f096:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f09a:	2a39      	cmp	r2, #57	; 0x39
 800f09c:	d071      	beq.n	800f182 <_dtoa_r+0xb9a>
 800f09e:	3201      	adds	r2, #1
 800f0a0:	701a      	strb	r2, [r3, #0]
 800f0a2:	e746      	b.n	800ef32 <_dtoa_r+0x94a>
 800f0a4:	2a00      	cmp	r2, #0
 800f0a6:	dd07      	ble.n	800f0b8 <_dtoa_r+0xad0>
 800f0a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f0ac:	d0ed      	beq.n	800f08a <_dtoa_r+0xaa2>
 800f0ae:	f10a 0301 	add.w	r3, sl, #1
 800f0b2:	f88b 3000 	strb.w	r3, [fp]
 800f0b6:	e73c      	b.n	800ef32 <_dtoa_r+0x94a>
 800f0b8:	9b05      	ldr	r3, [sp, #20]
 800f0ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f0be:	4599      	cmp	r9, r3
 800f0c0:	d047      	beq.n	800f152 <_dtoa_r+0xb6a>
 800f0c2:	ee18 1a10 	vmov	r1, s16
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	220a      	movs	r2, #10
 800f0ca:	4620      	mov	r0, r4
 800f0cc:	f000 fe88 	bl	800fde0 <__multadd>
 800f0d0:	45b8      	cmp	r8, r7
 800f0d2:	ee08 0a10 	vmov	s16, r0
 800f0d6:	f04f 0300 	mov.w	r3, #0
 800f0da:	f04f 020a 	mov.w	r2, #10
 800f0de:	4641      	mov	r1, r8
 800f0e0:	4620      	mov	r0, r4
 800f0e2:	d106      	bne.n	800f0f2 <_dtoa_r+0xb0a>
 800f0e4:	f000 fe7c 	bl	800fde0 <__multadd>
 800f0e8:	4680      	mov	r8, r0
 800f0ea:	4607      	mov	r7, r0
 800f0ec:	f109 0901 	add.w	r9, r9, #1
 800f0f0:	e772      	b.n	800efd8 <_dtoa_r+0x9f0>
 800f0f2:	f000 fe75 	bl	800fde0 <__multadd>
 800f0f6:	4639      	mov	r1, r7
 800f0f8:	4680      	mov	r8, r0
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	220a      	movs	r2, #10
 800f0fe:	4620      	mov	r0, r4
 800f100:	f000 fe6e 	bl	800fde0 <__multadd>
 800f104:	4607      	mov	r7, r0
 800f106:	e7f1      	b.n	800f0ec <_dtoa_r+0xb04>
 800f108:	9b03      	ldr	r3, [sp, #12]
 800f10a:	9302      	str	r3, [sp, #8]
 800f10c:	9d01      	ldr	r5, [sp, #4]
 800f10e:	ee18 0a10 	vmov	r0, s16
 800f112:	4631      	mov	r1, r6
 800f114:	f7ff f9dc 	bl	800e4d0 <quorem>
 800f118:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f11c:	9b01      	ldr	r3, [sp, #4]
 800f11e:	f805 ab01 	strb.w	sl, [r5], #1
 800f122:	1aea      	subs	r2, r5, r3
 800f124:	9b02      	ldr	r3, [sp, #8]
 800f126:	4293      	cmp	r3, r2
 800f128:	dd09      	ble.n	800f13e <_dtoa_r+0xb56>
 800f12a:	ee18 1a10 	vmov	r1, s16
 800f12e:	2300      	movs	r3, #0
 800f130:	220a      	movs	r2, #10
 800f132:	4620      	mov	r0, r4
 800f134:	f000 fe54 	bl	800fde0 <__multadd>
 800f138:	ee08 0a10 	vmov	s16, r0
 800f13c:	e7e7      	b.n	800f10e <_dtoa_r+0xb26>
 800f13e:	9b02      	ldr	r3, [sp, #8]
 800f140:	2b00      	cmp	r3, #0
 800f142:	bfc8      	it	gt
 800f144:	461d      	movgt	r5, r3
 800f146:	9b01      	ldr	r3, [sp, #4]
 800f148:	bfd8      	it	le
 800f14a:	2501      	movle	r5, #1
 800f14c:	441d      	add	r5, r3
 800f14e:	f04f 0800 	mov.w	r8, #0
 800f152:	ee18 1a10 	vmov	r1, s16
 800f156:	2201      	movs	r2, #1
 800f158:	4620      	mov	r0, r4
 800f15a:	f001 f83b 	bl	80101d4 <__lshift>
 800f15e:	4631      	mov	r1, r6
 800f160:	ee08 0a10 	vmov	s16, r0
 800f164:	f001 f8a6 	bl	80102b4 <__mcmp>
 800f168:	2800      	cmp	r0, #0
 800f16a:	dc91      	bgt.n	800f090 <_dtoa_r+0xaa8>
 800f16c:	d102      	bne.n	800f174 <_dtoa_r+0xb8c>
 800f16e:	f01a 0f01 	tst.w	sl, #1
 800f172:	d18d      	bne.n	800f090 <_dtoa_r+0xaa8>
 800f174:	462b      	mov	r3, r5
 800f176:	461d      	mov	r5, r3
 800f178:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f17c:	2a30      	cmp	r2, #48	; 0x30
 800f17e:	d0fa      	beq.n	800f176 <_dtoa_r+0xb8e>
 800f180:	e6d7      	b.n	800ef32 <_dtoa_r+0x94a>
 800f182:	9a01      	ldr	r2, [sp, #4]
 800f184:	429a      	cmp	r2, r3
 800f186:	d184      	bne.n	800f092 <_dtoa_r+0xaaa>
 800f188:	9b00      	ldr	r3, [sp, #0]
 800f18a:	3301      	adds	r3, #1
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	2331      	movs	r3, #49	; 0x31
 800f190:	7013      	strb	r3, [r2, #0]
 800f192:	e6ce      	b.n	800ef32 <_dtoa_r+0x94a>
 800f194:	4b09      	ldr	r3, [pc, #36]	; (800f1bc <_dtoa_r+0xbd4>)
 800f196:	f7ff ba95 	b.w	800e6c4 <_dtoa_r+0xdc>
 800f19a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	f47f aa6e 	bne.w	800e67e <_dtoa_r+0x96>
 800f1a2:	4b07      	ldr	r3, [pc, #28]	; (800f1c0 <_dtoa_r+0xbd8>)
 800f1a4:	f7ff ba8e 	b.w	800e6c4 <_dtoa_r+0xdc>
 800f1a8:	9b02      	ldr	r3, [sp, #8]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	dcae      	bgt.n	800f10c <_dtoa_r+0xb24>
 800f1ae:	9b06      	ldr	r3, [sp, #24]
 800f1b0:	2b02      	cmp	r3, #2
 800f1b2:	f73f aea8 	bgt.w	800ef06 <_dtoa_r+0x91e>
 800f1b6:	e7a9      	b.n	800f10c <_dtoa_r+0xb24>
 800f1b8:	080117e8 	.word	0x080117e8
 800f1bc:	080115e8 	.word	0x080115e8
 800f1c0:	08011769 	.word	0x08011769

0800f1c4 <__sflush_r>:
 800f1c4:	898a      	ldrh	r2, [r1, #12]
 800f1c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ca:	4605      	mov	r5, r0
 800f1cc:	0710      	lsls	r0, r2, #28
 800f1ce:	460c      	mov	r4, r1
 800f1d0:	d458      	bmi.n	800f284 <__sflush_r+0xc0>
 800f1d2:	684b      	ldr	r3, [r1, #4]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	dc05      	bgt.n	800f1e4 <__sflush_r+0x20>
 800f1d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	dc02      	bgt.n	800f1e4 <__sflush_r+0x20>
 800f1de:	2000      	movs	r0, #0
 800f1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f1e6:	2e00      	cmp	r6, #0
 800f1e8:	d0f9      	beq.n	800f1de <__sflush_r+0x1a>
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f1f0:	682f      	ldr	r7, [r5, #0]
 800f1f2:	602b      	str	r3, [r5, #0]
 800f1f4:	d032      	beq.n	800f25c <__sflush_r+0x98>
 800f1f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f1f8:	89a3      	ldrh	r3, [r4, #12]
 800f1fa:	075a      	lsls	r2, r3, #29
 800f1fc:	d505      	bpl.n	800f20a <__sflush_r+0x46>
 800f1fe:	6863      	ldr	r3, [r4, #4]
 800f200:	1ac0      	subs	r0, r0, r3
 800f202:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f204:	b10b      	cbz	r3, 800f20a <__sflush_r+0x46>
 800f206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f208:	1ac0      	subs	r0, r0, r3
 800f20a:	2300      	movs	r3, #0
 800f20c:	4602      	mov	r2, r0
 800f20e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f210:	6a21      	ldr	r1, [r4, #32]
 800f212:	4628      	mov	r0, r5
 800f214:	47b0      	blx	r6
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	89a3      	ldrh	r3, [r4, #12]
 800f21a:	d106      	bne.n	800f22a <__sflush_r+0x66>
 800f21c:	6829      	ldr	r1, [r5, #0]
 800f21e:	291d      	cmp	r1, #29
 800f220:	d82c      	bhi.n	800f27c <__sflush_r+0xb8>
 800f222:	4a2a      	ldr	r2, [pc, #168]	; (800f2cc <__sflush_r+0x108>)
 800f224:	40ca      	lsrs	r2, r1
 800f226:	07d6      	lsls	r6, r2, #31
 800f228:	d528      	bpl.n	800f27c <__sflush_r+0xb8>
 800f22a:	2200      	movs	r2, #0
 800f22c:	6062      	str	r2, [r4, #4]
 800f22e:	04d9      	lsls	r1, r3, #19
 800f230:	6922      	ldr	r2, [r4, #16]
 800f232:	6022      	str	r2, [r4, #0]
 800f234:	d504      	bpl.n	800f240 <__sflush_r+0x7c>
 800f236:	1c42      	adds	r2, r0, #1
 800f238:	d101      	bne.n	800f23e <__sflush_r+0x7a>
 800f23a:	682b      	ldr	r3, [r5, #0]
 800f23c:	b903      	cbnz	r3, 800f240 <__sflush_r+0x7c>
 800f23e:	6560      	str	r0, [r4, #84]	; 0x54
 800f240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f242:	602f      	str	r7, [r5, #0]
 800f244:	2900      	cmp	r1, #0
 800f246:	d0ca      	beq.n	800f1de <__sflush_r+0x1a>
 800f248:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f24c:	4299      	cmp	r1, r3
 800f24e:	d002      	beq.n	800f256 <__sflush_r+0x92>
 800f250:	4628      	mov	r0, r5
 800f252:	f001 fa3b 	bl	80106cc <_free_r>
 800f256:	2000      	movs	r0, #0
 800f258:	6360      	str	r0, [r4, #52]	; 0x34
 800f25a:	e7c1      	b.n	800f1e0 <__sflush_r+0x1c>
 800f25c:	6a21      	ldr	r1, [r4, #32]
 800f25e:	2301      	movs	r3, #1
 800f260:	4628      	mov	r0, r5
 800f262:	47b0      	blx	r6
 800f264:	1c41      	adds	r1, r0, #1
 800f266:	d1c7      	bne.n	800f1f8 <__sflush_r+0x34>
 800f268:	682b      	ldr	r3, [r5, #0]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d0c4      	beq.n	800f1f8 <__sflush_r+0x34>
 800f26e:	2b1d      	cmp	r3, #29
 800f270:	d001      	beq.n	800f276 <__sflush_r+0xb2>
 800f272:	2b16      	cmp	r3, #22
 800f274:	d101      	bne.n	800f27a <__sflush_r+0xb6>
 800f276:	602f      	str	r7, [r5, #0]
 800f278:	e7b1      	b.n	800f1de <__sflush_r+0x1a>
 800f27a:	89a3      	ldrh	r3, [r4, #12]
 800f27c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f280:	81a3      	strh	r3, [r4, #12]
 800f282:	e7ad      	b.n	800f1e0 <__sflush_r+0x1c>
 800f284:	690f      	ldr	r7, [r1, #16]
 800f286:	2f00      	cmp	r7, #0
 800f288:	d0a9      	beq.n	800f1de <__sflush_r+0x1a>
 800f28a:	0793      	lsls	r3, r2, #30
 800f28c:	680e      	ldr	r6, [r1, #0]
 800f28e:	bf08      	it	eq
 800f290:	694b      	ldreq	r3, [r1, #20]
 800f292:	600f      	str	r7, [r1, #0]
 800f294:	bf18      	it	ne
 800f296:	2300      	movne	r3, #0
 800f298:	eba6 0807 	sub.w	r8, r6, r7
 800f29c:	608b      	str	r3, [r1, #8]
 800f29e:	f1b8 0f00 	cmp.w	r8, #0
 800f2a2:	dd9c      	ble.n	800f1de <__sflush_r+0x1a>
 800f2a4:	6a21      	ldr	r1, [r4, #32]
 800f2a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f2a8:	4643      	mov	r3, r8
 800f2aa:	463a      	mov	r2, r7
 800f2ac:	4628      	mov	r0, r5
 800f2ae:	47b0      	blx	r6
 800f2b0:	2800      	cmp	r0, #0
 800f2b2:	dc06      	bgt.n	800f2c2 <__sflush_r+0xfe>
 800f2b4:	89a3      	ldrh	r3, [r4, #12]
 800f2b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2ba:	81a3      	strh	r3, [r4, #12]
 800f2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f2c0:	e78e      	b.n	800f1e0 <__sflush_r+0x1c>
 800f2c2:	4407      	add	r7, r0
 800f2c4:	eba8 0800 	sub.w	r8, r8, r0
 800f2c8:	e7e9      	b.n	800f29e <__sflush_r+0xda>
 800f2ca:	bf00      	nop
 800f2cc:	20400001 	.word	0x20400001

0800f2d0 <_fflush_r>:
 800f2d0:	b538      	push	{r3, r4, r5, lr}
 800f2d2:	690b      	ldr	r3, [r1, #16]
 800f2d4:	4605      	mov	r5, r0
 800f2d6:	460c      	mov	r4, r1
 800f2d8:	b913      	cbnz	r3, 800f2e0 <_fflush_r+0x10>
 800f2da:	2500      	movs	r5, #0
 800f2dc:	4628      	mov	r0, r5
 800f2de:	bd38      	pop	{r3, r4, r5, pc}
 800f2e0:	b118      	cbz	r0, 800f2ea <_fflush_r+0x1a>
 800f2e2:	6983      	ldr	r3, [r0, #24]
 800f2e4:	b90b      	cbnz	r3, 800f2ea <_fflush_r+0x1a>
 800f2e6:	f000 f887 	bl	800f3f8 <__sinit>
 800f2ea:	4b14      	ldr	r3, [pc, #80]	; (800f33c <_fflush_r+0x6c>)
 800f2ec:	429c      	cmp	r4, r3
 800f2ee:	d11b      	bne.n	800f328 <_fflush_r+0x58>
 800f2f0:	686c      	ldr	r4, [r5, #4]
 800f2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d0ef      	beq.n	800f2da <_fflush_r+0xa>
 800f2fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f2fc:	07d0      	lsls	r0, r2, #31
 800f2fe:	d404      	bmi.n	800f30a <_fflush_r+0x3a>
 800f300:	0599      	lsls	r1, r3, #22
 800f302:	d402      	bmi.n	800f30a <_fflush_r+0x3a>
 800f304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f306:	f000 fc88 	bl	800fc1a <__retarget_lock_acquire_recursive>
 800f30a:	4628      	mov	r0, r5
 800f30c:	4621      	mov	r1, r4
 800f30e:	f7ff ff59 	bl	800f1c4 <__sflush_r>
 800f312:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f314:	07da      	lsls	r2, r3, #31
 800f316:	4605      	mov	r5, r0
 800f318:	d4e0      	bmi.n	800f2dc <_fflush_r+0xc>
 800f31a:	89a3      	ldrh	r3, [r4, #12]
 800f31c:	059b      	lsls	r3, r3, #22
 800f31e:	d4dd      	bmi.n	800f2dc <_fflush_r+0xc>
 800f320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f322:	f000 fc7b 	bl	800fc1c <__retarget_lock_release_recursive>
 800f326:	e7d9      	b.n	800f2dc <_fflush_r+0xc>
 800f328:	4b05      	ldr	r3, [pc, #20]	; (800f340 <_fflush_r+0x70>)
 800f32a:	429c      	cmp	r4, r3
 800f32c:	d101      	bne.n	800f332 <_fflush_r+0x62>
 800f32e:	68ac      	ldr	r4, [r5, #8]
 800f330:	e7df      	b.n	800f2f2 <_fflush_r+0x22>
 800f332:	4b04      	ldr	r3, [pc, #16]	; (800f344 <_fflush_r+0x74>)
 800f334:	429c      	cmp	r4, r3
 800f336:	bf08      	it	eq
 800f338:	68ec      	ldreq	r4, [r5, #12]
 800f33a:	e7da      	b.n	800f2f2 <_fflush_r+0x22>
 800f33c:	0801181c 	.word	0x0801181c
 800f340:	0801183c 	.word	0x0801183c
 800f344:	080117fc 	.word	0x080117fc

0800f348 <std>:
 800f348:	2300      	movs	r3, #0
 800f34a:	b510      	push	{r4, lr}
 800f34c:	4604      	mov	r4, r0
 800f34e:	e9c0 3300 	strd	r3, r3, [r0]
 800f352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f356:	6083      	str	r3, [r0, #8]
 800f358:	8181      	strh	r1, [r0, #12]
 800f35a:	6643      	str	r3, [r0, #100]	; 0x64
 800f35c:	81c2      	strh	r2, [r0, #14]
 800f35e:	6183      	str	r3, [r0, #24]
 800f360:	4619      	mov	r1, r3
 800f362:	2208      	movs	r2, #8
 800f364:	305c      	adds	r0, #92	; 0x5c
 800f366:	f7fd fa0f 	bl	800c788 <memset>
 800f36a:	4b05      	ldr	r3, [pc, #20]	; (800f380 <std+0x38>)
 800f36c:	6263      	str	r3, [r4, #36]	; 0x24
 800f36e:	4b05      	ldr	r3, [pc, #20]	; (800f384 <std+0x3c>)
 800f370:	62a3      	str	r3, [r4, #40]	; 0x28
 800f372:	4b05      	ldr	r3, [pc, #20]	; (800f388 <std+0x40>)
 800f374:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f376:	4b05      	ldr	r3, [pc, #20]	; (800f38c <std+0x44>)
 800f378:	6224      	str	r4, [r4, #32]
 800f37a:	6323      	str	r3, [r4, #48]	; 0x30
 800f37c:	bd10      	pop	{r4, pc}
 800f37e:	bf00      	nop
 800f380:	08010e29 	.word	0x08010e29
 800f384:	08010e4b 	.word	0x08010e4b
 800f388:	08010e83 	.word	0x08010e83
 800f38c:	08010ea7 	.word	0x08010ea7

0800f390 <_cleanup_r>:
 800f390:	4901      	ldr	r1, [pc, #4]	; (800f398 <_cleanup_r+0x8>)
 800f392:	f000 b8af 	b.w	800f4f4 <_fwalk_reent>
 800f396:	bf00      	nop
 800f398:	0800f2d1 	.word	0x0800f2d1

0800f39c <__sfmoreglue>:
 800f39c:	b570      	push	{r4, r5, r6, lr}
 800f39e:	2268      	movs	r2, #104	; 0x68
 800f3a0:	1e4d      	subs	r5, r1, #1
 800f3a2:	4355      	muls	r5, r2
 800f3a4:	460e      	mov	r6, r1
 800f3a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f3aa:	f001 f9fb 	bl	80107a4 <_malloc_r>
 800f3ae:	4604      	mov	r4, r0
 800f3b0:	b140      	cbz	r0, 800f3c4 <__sfmoreglue+0x28>
 800f3b2:	2100      	movs	r1, #0
 800f3b4:	e9c0 1600 	strd	r1, r6, [r0]
 800f3b8:	300c      	adds	r0, #12
 800f3ba:	60a0      	str	r0, [r4, #8]
 800f3bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f3c0:	f7fd f9e2 	bl	800c788 <memset>
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	bd70      	pop	{r4, r5, r6, pc}

0800f3c8 <__sfp_lock_acquire>:
 800f3c8:	4801      	ldr	r0, [pc, #4]	; (800f3d0 <__sfp_lock_acquire+0x8>)
 800f3ca:	f000 bc26 	b.w	800fc1a <__retarget_lock_acquire_recursive>
 800f3ce:	bf00      	nop
 800f3d0:	200147b9 	.word	0x200147b9

0800f3d4 <__sfp_lock_release>:
 800f3d4:	4801      	ldr	r0, [pc, #4]	; (800f3dc <__sfp_lock_release+0x8>)
 800f3d6:	f000 bc21 	b.w	800fc1c <__retarget_lock_release_recursive>
 800f3da:	bf00      	nop
 800f3dc:	200147b9 	.word	0x200147b9

0800f3e0 <__sinit_lock_acquire>:
 800f3e0:	4801      	ldr	r0, [pc, #4]	; (800f3e8 <__sinit_lock_acquire+0x8>)
 800f3e2:	f000 bc1a 	b.w	800fc1a <__retarget_lock_acquire_recursive>
 800f3e6:	bf00      	nop
 800f3e8:	200147ba 	.word	0x200147ba

0800f3ec <__sinit_lock_release>:
 800f3ec:	4801      	ldr	r0, [pc, #4]	; (800f3f4 <__sinit_lock_release+0x8>)
 800f3ee:	f000 bc15 	b.w	800fc1c <__retarget_lock_release_recursive>
 800f3f2:	bf00      	nop
 800f3f4:	200147ba 	.word	0x200147ba

0800f3f8 <__sinit>:
 800f3f8:	b510      	push	{r4, lr}
 800f3fa:	4604      	mov	r4, r0
 800f3fc:	f7ff fff0 	bl	800f3e0 <__sinit_lock_acquire>
 800f400:	69a3      	ldr	r3, [r4, #24]
 800f402:	b11b      	cbz	r3, 800f40c <__sinit+0x14>
 800f404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f408:	f7ff bff0 	b.w	800f3ec <__sinit_lock_release>
 800f40c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f410:	6523      	str	r3, [r4, #80]	; 0x50
 800f412:	4b13      	ldr	r3, [pc, #76]	; (800f460 <__sinit+0x68>)
 800f414:	4a13      	ldr	r2, [pc, #76]	; (800f464 <__sinit+0x6c>)
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	62a2      	str	r2, [r4, #40]	; 0x28
 800f41a:	42a3      	cmp	r3, r4
 800f41c:	bf04      	itt	eq
 800f41e:	2301      	moveq	r3, #1
 800f420:	61a3      	streq	r3, [r4, #24]
 800f422:	4620      	mov	r0, r4
 800f424:	f000 f820 	bl	800f468 <__sfp>
 800f428:	6060      	str	r0, [r4, #4]
 800f42a:	4620      	mov	r0, r4
 800f42c:	f000 f81c 	bl	800f468 <__sfp>
 800f430:	60a0      	str	r0, [r4, #8]
 800f432:	4620      	mov	r0, r4
 800f434:	f000 f818 	bl	800f468 <__sfp>
 800f438:	2200      	movs	r2, #0
 800f43a:	60e0      	str	r0, [r4, #12]
 800f43c:	2104      	movs	r1, #4
 800f43e:	6860      	ldr	r0, [r4, #4]
 800f440:	f7ff ff82 	bl	800f348 <std>
 800f444:	68a0      	ldr	r0, [r4, #8]
 800f446:	2201      	movs	r2, #1
 800f448:	2109      	movs	r1, #9
 800f44a:	f7ff ff7d 	bl	800f348 <std>
 800f44e:	68e0      	ldr	r0, [r4, #12]
 800f450:	2202      	movs	r2, #2
 800f452:	2112      	movs	r1, #18
 800f454:	f7ff ff78 	bl	800f348 <std>
 800f458:	2301      	movs	r3, #1
 800f45a:	61a3      	str	r3, [r4, #24]
 800f45c:	e7d2      	b.n	800f404 <__sinit+0xc>
 800f45e:	bf00      	nop
 800f460:	080115d4 	.word	0x080115d4
 800f464:	0800f391 	.word	0x0800f391

0800f468 <__sfp>:
 800f468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f46a:	4607      	mov	r7, r0
 800f46c:	f7ff ffac 	bl	800f3c8 <__sfp_lock_acquire>
 800f470:	4b1e      	ldr	r3, [pc, #120]	; (800f4ec <__sfp+0x84>)
 800f472:	681e      	ldr	r6, [r3, #0]
 800f474:	69b3      	ldr	r3, [r6, #24]
 800f476:	b913      	cbnz	r3, 800f47e <__sfp+0x16>
 800f478:	4630      	mov	r0, r6
 800f47a:	f7ff ffbd 	bl	800f3f8 <__sinit>
 800f47e:	3648      	adds	r6, #72	; 0x48
 800f480:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f484:	3b01      	subs	r3, #1
 800f486:	d503      	bpl.n	800f490 <__sfp+0x28>
 800f488:	6833      	ldr	r3, [r6, #0]
 800f48a:	b30b      	cbz	r3, 800f4d0 <__sfp+0x68>
 800f48c:	6836      	ldr	r6, [r6, #0]
 800f48e:	e7f7      	b.n	800f480 <__sfp+0x18>
 800f490:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f494:	b9d5      	cbnz	r5, 800f4cc <__sfp+0x64>
 800f496:	4b16      	ldr	r3, [pc, #88]	; (800f4f0 <__sfp+0x88>)
 800f498:	60e3      	str	r3, [r4, #12]
 800f49a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f49e:	6665      	str	r5, [r4, #100]	; 0x64
 800f4a0:	f000 fbba 	bl	800fc18 <__retarget_lock_init_recursive>
 800f4a4:	f7ff ff96 	bl	800f3d4 <__sfp_lock_release>
 800f4a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f4ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f4b0:	6025      	str	r5, [r4, #0]
 800f4b2:	61a5      	str	r5, [r4, #24]
 800f4b4:	2208      	movs	r2, #8
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f4bc:	f7fd f964 	bl	800c788 <memset>
 800f4c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f4c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f4c8:	4620      	mov	r0, r4
 800f4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4cc:	3468      	adds	r4, #104	; 0x68
 800f4ce:	e7d9      	b.n	800f484 <__sfp+0x1c>
 800f4d0:	2104      	movs	r1, #4
 800f4d2:	4638      	mov	r0, r7
 800f4d4:	f7ff ff62 	bl	800f39c <__sfmoreglue>
 800f4d8:	4604      	mov	r4, r0
 800f4da:	6030      	str	r0, [r6, #0]
 800f4dc:	2800      	cmp	r0, #0
 800f4de:	d1d5      	bne.n	800f48c <__sfp+0x24>
 800f4e0:	f7ff ff78 	bl	800f3d4 <__sfp_lock_release>
 800f4e4:	230c      	movs	r3, #12
 800f4e6:	603b      	str	r3, [r7, #0]
 800f4e8:	e7ee      	b.n	800f4c8 <__sfp+0x60>
 800f4ea:	bf00      	nop
 800f4ec:	080115d4 	.word	0x080115d4
 800f4f0:	ffff0001 	.word	0xffff0001

0800f4f4 <_fwalk_reent>:
 800f4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4f8:	4606      	mov	r6, r0
 800f4fa:	4688      	mov	r8, r1
 800f4fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f500:	2700      	movs	r7, #0
 800f502:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f506:	f1b9 0901 	subs.w	r9, r9, #1
 800f50a:	d505      	bpl.n	800f518 <_fwalk_reent+0x24>
 800f50c:	6824      	ldr	r4, [r4, #0]
 800f50e:	2c00      	cmp	r4, #0
 800f510:	d1f7      	bne.n	800f502 <_fwalk_reent+0xe>
 800f512:	4638      	mov	r0, r7
 800f514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f518:	89ab      	ldrh	r3, [r5, #12]
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	d907      	bls.n	800f52e <_fwalk_reent+0x3a>
 800f51e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f522:	3301      	adds	r3, #1
 800f524:	d003      	beq.n	800f52e <_fwalk_reent+0x3a>
 800f526:	4629      	mov	r1, r5
 800f528:	4630      	mov	r0, r6
 800f52a:	47c0      	blx	r8
 800f52c:	4307      	orrs	r7, r0
 800f52e:	3568      	adds	r5, #104	; 0x68
 800f530:	e7e9      	b.n	800f506 <_fwalk_reent+0x12>

0800f532 <rshift>:
 800f532:	6903      	ldr	r3, [r0, #16]
 800f534:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f53c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f540:	f100 0414 	add.w	r4, r0, #20
 800f544:	dd45      	ble.n	800f5d2 <rshift+0xa0>
 800f546:	f011 011f 	ands.w	r1, r1, #31
 800f54a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f54e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f552:	d10c      	bne.n	800f56e <rshift+0x3c>
 800f554:	f100 0710 	add.w	r7, r0, #16
 800f558:	4629      	mov	r1, r5
 800f55a:	42b1      	cmp	r1, r6
 800f55c:	d334      	bcc.n	800f5c8 <rshift+0x96>
 800f55e:	1a9b      	subs	r3, r3, r2
 800f560:	009b      	lsls	r3, r3, #2
 800f562:	1eea      	subs	r2, r5, #3
 800f564:	4296      	cmp	r6, r2
 800f566:	bf38      	it	cc
 800f568:	2300      	movcc	r3, #0
 800f56a:	4423      	add	r3, r4
 800f56c:	e015      	b.n	800f59a <rshift+0x68>
 800f56e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f572:	f1c1 0820 	rsb	r8, r1, #32
 800f576:	40cf      	lsrs	r7, r1
 800f578:	f105 0e04 	add.w	lr, r5, #4
 800f57c:	46a1      	mov	r9, r4
 800f57e:	4576      	cmp	r6, lr
 800f580:	46f4      	mov	ip, lr
 800f582:	d815      	bhi.n	800f5b0 <rshift+0x7e>
 800f584:	1a9a      	subs	r2, r3, r2
 800f586:	0092      	lsls	r2, r2, #2
 800f588:	3a04      	subs	r2, #4
 800f58a:	3501      	adds	r5, #1
 800f58c:	42ae      	cmp	r6, r5
 800f58e:	bf38      	it	cc
 800f590:	2200      	movcc	r2, #0
 800f592:	18a3      	adds	r3, r4, r2
 800f594:	50a7      	str	r7, [r4, r2]
 800f596:	b107      	cbz	r7, 800f59a <rshift+0x68>
 800f598:	3304      	adds	r3, #4
 800f59a:	1b1a      	subs	r2, r3, r4
 800f59c:	42a3      	cmp	r3, r4
 800f59e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f5a2:	bf08      	it	eq
 800f5a4:	2300      	moveq	r3, #0
 800f5a6:	6102      	str	r2, [r0, #16]
 800f5a8:	bf08      	it	eq
 800f5aa:	6143      	streq	r3, [r0, #20]
 800f5ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5b0:	f8dc c000 	ldr.w	ip, [ip]
 800f5b4:	fa0c fc08 	lsl.w	ip, ip, r8
 800f5b8:	ea4c 0707 	orr.w	r7, ip, r7
 800f5bc:	f849 7b04 	str.w	r7, [r9], #4
 800f5c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f5c4:	40cf      	lsrs	r7, r1
 800f5c6:	e7da      	b.n	800f57e <rshift+0x4c>
 800f5c8:	f851 cb04 	ldr.w	ip, [r1], #4
 800f5cc:	f847 cf04 	str.w	ip, [r7, #4]!
 800f5d0:	e7c3      	b.n	800f55a <rshift+0x28>
 800f5d2:	4623      	mov	r3, r4
 800f5d4:	e7e1      	b.n	800f59a <rshift+0x68>

0800f5d6 <__hexdig_fun>:
 800f5d6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f5da:	2b09      	cmp	r3, #9
 800f5dc:	d802      	bhi.n	800f5e4 <__hexdig_fun+0xe>
 800f5de:	3820      	subs	r0, #32
 800f5e0:	b2c0      	uxtb	r0, r0
 800f5e2:	4770      	bx	lr
 800f5e4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f5e8:	2b05      	cmp	r3, #5
 800f5ea:	d801      	bhi.n	800f5f0 <__hexdig_fun+0x1a>
 800f5ec:	3847      	subs	r0, #71	; 0x47
 800f5ee:	e7f7      	b.n	800f5e0 <__hexdig_fun+0xa>
 800f5f0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f5f4:	2b05      	cmp	r3, #5
 800f5f6:	d801      	bhi.n	800f5fc <__hexdig_fun+0x26>
 800f5f8:	3827      	subs	r0, #39	; 0x27
 800f5fa:	e7f1      	b.n	800f5e0 <__hexdig_fun+0xa>
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	4770      	bx	lr

0800f600 <__gethex>:
 800f600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f604:	ed2d 8b02 	vpush	{d8}
 800f608:	b089      	sub	sp, #36	; 0x24
 800f60a:	ee08 0a10 	vmov	s16, r0
 800f60e:	9304      	str	r3, [sp, #16]
 800f610:	4bb4      	ldr	r3, [pc, #720]	; (800f8e4 <__gethex+0x2e4>)
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	9301      	str	r3, [sp, #4]
 800f616:	4618      	mov	r0, r3
 800f618:	468b      	mov	fp, r1
 800f61a:	4690      	mov	r8, r2
 800f61c:	f7f0 fdd8 	bl	80001d0 <strlen>
 800f620:	9b01      	ldr	r3, [sp, #4]
 800f622:	f8db 2000 	ldr.w	r2, [fp]
 800f626:	4403      	add	r3, r0
 800f628:	4682      	mov	sl, r0
 800f62a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f62e:	9305      	str	r3, [sp, #20]
 800f630:	1c93      	adds	r3, r2, #2
 800f632:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f636:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f63a:	32fe      	adds	r2, #254	; 0xfe
 800f63c:	18d1      	adds	r1, r2, r3
 800f63e:	461f      	mov	r7, r3
 800f640:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f644:	9100      	str	r1, [sp, #0]
 800f646:	2830      	cmp	r0, #48	; 0x30
 800f648:	d0f8      	beq.n	800f63c <__gethex+0x3c>
 800f64a:	f7ff ffc4 	bl	800f5d6 <__hexdig_fun>
 800f64e:	4604      	mov	r4, r0
 800f650:	2800      	cmp	r0, #0
 800f652:	d13a      	bne.n	800f6ca <__gethex+0xca>
 800f654:	9901      	ldr	r1, [sp, #4]
 800f656:	4652      	mov	r2, sl
 800f658:	4638      	mov	r0, r7
 800f65a:	f001 fc28 	bl	8010eae <strncmp>
 800f65e:	4605      	mov	r5, r0
 800f660:	2800      	cmp	r0, #0
 800f662:	d168      	bne.n	800f736 <__gethex+0x136>
 800f664:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f668:	eb07 060a 	add.w	r6, r7, sl
 800f66c:	f7ff ffb3 	bl	800f5d6 <__hexdig_fun>
 800f670:	2800      	cmp	r0, #0
 800f672:	d062      	beq.n	800f73a <__gethex+0x13a>
 800f674:	4633      	mov	r3, r6
 800f676:	7818      	ldrb	r0, [r3, #0]
 800f678:	2830      	cmp	r0, #48	; 0x30
 800f67a:	461f      	mov	r7, r3
 800f67c:	f103 0301 	add.w	r3, r3, #1
 800f680:	d0f9      	beq.n	800f676 <__gethex+0x76>
 800f682:	f7ff ffa8 	bl	800f5d6 <__hexdig_fun>
 800f686:	2301      	movs	r3, #1
 800f688:	fab0 f480 	clz	r4, r0
 800f68c:	0964      	lsrs	r4, r4, #5
 800f68e:	4635      	mov	r5, r6
 800f690:	9300      	str	r3, [sp, #0]
 800f692:	463a      	mov	r2, r7
 800f694:	4616      	mov	r6, r2
 800f696:	3201      	adds	r2, #1
 800f698:	7830      	ldrb	r0, [r6, #0]
 800f69a:	f7ff ff9c 	bl	800f5d6 <__hexdig_fun>
 800f69e:	2800      	cmp	r0, #0
 800f6a0:	d1f8      	bne.n	800f694 <__gethex+0x94>
 800f6a2:	9901      	ldr	r1, [sp, #4]
 800f6a4:	4652      	mov	r2, sl
 800f6a6:	4630      	mov	r0, r6
 800f6a8:	f001 fc01 	bl	8010eae <strncmp>
 800f6ac:	b980      	cbnz	r0, 800f6d0 <__gethex+0xd0>
 800f6ae:	b94d      	cbnz	r5, 800f6c4 <__gethex+0xc4>
 800f6b0:	eb06 050a 	add.w	r5, r6, sl
 800f6b4:	462a      	mov	r2, r5
 800f6b6:	4616      	mov	r6, r2
 800f6b8:	3201      	adds	r2, #1
 800f6ba:	7830      	ldrb	r0, [r6, #0]
 800f6bc:	f7ff ff8b 	bl	800f5d6 <__hexdig_fun>
 800f6c0:	2800      	cmp	r0, #0
 800f6c2:	d1f8      	bne.n	800f6b6 <__gethex+0xb6>
 800f6c4:	1bad      	subs	r5, r5, r6
 800f6c6:	00ad      	lsls	r5, r5, #2
 800f6c8:	e004      	b.n	800f6d4 <__gethex+0xd4>
 800f6ca:	2400      	movs	r4, #0
 800f6cc:	4625      	mov	r5, r4
 800f6ce:	e7e0      	b.n	800f692 <__gethex+0x92>
 800f6d0:	2d00      	cmp	r5, #0
 800f6d2:	d1f7      	bne.n	800f6c4 <__gethex+0xc4>
 800f6d4:	7833      	ldrb	r3, [r6, #0]
 800f6d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f6da:	2b50      	cmp	r3, #80	; 0x50
 800f6dc:	d13b      	bne.n	800f756 <__gethex+0x156>
 800f6de:	7873      	ldrb	r3, [r6, #1]
 800f6e0:	2b2b      	cmp	r3, #43	; 0x2b
 800f6e2:	d02c      	beq.n	800f73e <__gethex+0x13e>
 800f6e4:	2b2d      	cmp	r3, #45	; 0x2d
 800f6e6:	d02e      	beq.n	800f746 <__gethex+0x146>
 800f6e8:	1c71      	adds	r1, r6, #1
 800f6ea:	f04f 0900 	mov.w	r9, #0
 800f6ee:	7808      	ldrb	r0, [r1, #0]
 800f6f0:	f7ff ff71 	bl	800f5d6 <__hexdig_fun>
 800f6f4:	1e43      	subs	r3, r0, #1
 800f6f6:	b2db      	uxtb	r3, r3
 800f6f8:	2b18      	cmp	r3, #24
 800f6fa:	d82c      	bhi.n	800f756 <__gethex+0x156>
 800f6fc:	f1a0 0210 	sub.w	r2, r0, #16
 800f700:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f704:	f7ff ff67 	bl	800f5d6 <__hexdig_fun>
 800f708:	1e43      	subs	r3, r0, #1
 800f70a:	b2db      	uxtb	r3, r3
 800f70c:	2b18      	cmp	r3, #24
 800f70e:	d91d      	bls.n	800f74c <__gethex+0x14c>
 800f710:	f1b9 0f00 	cmp.w	r9, #0
 800f714:	d000      	beq.n	800f718 <__gethex+0x118>
 800f716:	4252      	negs	r2, r2
 800f718:	4415      	add	r5, r2
 800f71a:	f8cb 1000 	str.w	r1, [fp]
 800f71e:	b1e4      	cbz	r4, 800f75a <__gethex+0x15a>
 800f720:	9b00      	ldr	r3, [sp, #0]
 800f722:	2b00      	cmp	r3, #0
 800f724:	bf14      	ite	ne
 800f726:	2700      	movne	r7, #0
 800f728:	2706      	moveq	r7, #6
 800f72a:	4638      	mov	r0, r7
 800f72c:	b009      	add	sp, #36	; 0x24
 800f72e:	ecbd 8b02 	vpop	{d8}
 800f732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f736:	463e      	mov	r6, r7
 800f738:	4625      	mov	r5, r4
 800f73a:	2401      	movs	r4, #1
 800f73c:	e7ca      	b.n	800f6d4 <__gethex+0xd4>
 800f73e:	f04f 0900 	mov.w	r9, #0
 800f742:	1cb1      	adds	r1, r6, #2
 800f744:	e7d3      	b.n	800f6ee <__gethex+0xee>
 800f746:	f04f 0901 	mov.w	r9, #1
 800f74a:	e7fa      	b.n	800f742 <__gethex+0x142>
 800f74c:	230a      	movs	r3, #10
 800f74e:	fb03 0202 	mla	r2, r3, r2, r0
 800f752:	3a10      	subs	r2, #16
 800f754:	e7d4      	b.n	800f700 <__gethex+0x100>
 800f756:	4631      	mov	r1, r6
 800f758:	e7df      	b.n	800f71a <__gethex+0x11a>
 800f75a:	1bf3      	subs	r3, r6, r7
 800f75c:	3b01      	subs	r3, #1
 800f75e:	4621      	mov	r1, r4
 800f760:	2b07      	cmp	r3, #7
 800f762:	dc0b      	bgt.n	800f77c <__gethex+0x17c>
 800f764:	ee18 0a10 	vmov	r0, s16
 800f768:	f000 fad8 	bl	800fd1c <_Balloc>
 800f76c:	4604      	mov	r4, r0
 800f76e:	b940      	cbnz	r0, 800f782 <__gethex+0x182>
 800f770:	4b5d      	ldr	r3, [pc, #372]	; (800f8e8 <__gethex+0x2e8>)
 800f772:	4602      	mov	r2, r0
 800f774:	21de      	movs	r1, #222	; 0xde
 800f776:	485d      	ldr	r0, [pc, #372]	; (800f8ec <__gethex+0x2ec>)
 800f778:	f001 fbcc 	bl	8010f14 <__assert_func>
 800f77c:	3101      	adds	r1, #1
 800f77e:	105b      	asrs	r3, r3, #1
 800f780:	e7ee      	b.n	800f760 <__gethex+0x160>
 800f782:	f100 0914 	add.w	r9, r0, #20
 800f786:	f04f 0b00 	mov.w	fp, #0
 800f78a:	f1ca 0301 	rsb	r3, sl, #1
 800f78e:	f8cd 9008 	str.w	r9, [sp, #8]
 800f792:	f8cd b000 	str.w	fp, [sp]
 800f796:	9306      	str	r3, [sp, #24]
 800f798:	42b7      	cmp	r7, r6
 800f79a:	d340      	bcc.n	800f81e <__gethex+0x21e>
 800f79c:	9802      	ldr	r0, [sp, #8]
 800f79e:	9b00      	ldr	r3, [sp, #0]
 800f7a0:	f840 3b04 	str.w	r3, [r0], #4
 800f7a4:	eba0 0009 	sub.w	r0, r0, r9
 800f7a8:	1080      	asrs	r0, r0, #2
 800f7aa:	0146      	lsls	r6, r0, #5
 800f7ac:	6120      	str	r0, [r4, #16]
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f000 fba6 	bl	800ff00 <__hi0bits>
 800f7b4:	1a30      	subs	r0, r6, r0
 800f7b6:	f8d8 6000 	ldr.w	r6, [r8]
 800f7ba:	42b0      	cmp	r0, r6
 800f7bc:	dd63      	ble.n	800f886 <__gethex+0x286>
 800f7be:	1b87      	subs	r7, r0, r6
 800f7c0:	4639      	mov	r1, r7
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f000 ff4a 	bl	801065c <__any_on>
 800f7c8:	4682      	mov	sl, r0
 800f7ca:	b1a8      	cbz	r0, 800f7f8 <__gethex+0x1f8>
 800f7cc:	1e7b      	subs	r3, r7, #1
 800f7ce:	1159      	asrs	r1, r3, #5
 800f7d0:	f003 021f 	and.w	r2, r3, #31
 800f7d4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f7d8:	f04f 0a01 	mov.w	sl, #1
 800f7dc:	fa0a f202 	lsl.w	r2, sl, r2
 800f7e0:	420a      	tst	r2, r1
 800f7e2:	d009      	beq.n	800f7f8 <__gethex+0x1f8>
 800f7e4:	4553      	cmp	r3, sl
 800f7e6:	dd05      	ble.n	800f7f4 <__gethex+0x1f4>
 800f7e8:	1eb9      	subs	r1, r7, #2
 800f7ea:	4620      	mov	r0, r4
 800f7ec:	f000 ff36 	bl	801065c <__any_on>
 800f7f0:	2800      	cmp	r0, #0
 800f7f2:	d145      	bne.n	800f880 <__gethex+0x280>
 800f7f4:	f04f 0a02 	mov.w	sl, #2
 800f7f8:	4639      	mov	r1, r7
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	f7ff fe99 	bl	800f532 <rshift>
 800f800:	443d      	add	r5, r7
 800f802:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f806:	42ab      	cmp	r3, r5
 800f808:	da4c      	bge.n	800f8a4 <__gethex+0x2a4>
 800f80a:	ee18 0a10 	vmov	r0, s16
 800f80e:	4621      	mov	r1, r4
 800f810:	f000 fac4 	bl	800fd9c <_Bfree>
 800f814:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f816:	2300      	movs	r3, #0
 800f818:	6013      	str	r3, [r2, #0]
 800f81a:	27a3      	movs	r7, #163	; 0xa3
 800f81c:	e785      	b.n	800f72a <__gethex+0x12a>
 800f81e:	1e73      	subs	r3, r6, #1
 800f820:	9a05      	ldr	r2, [sp, #20]
 800f822:	9303      	str	r3, [sp, #12]
 800f824:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f828:	4293      	cmp	r3, r2
 800f82a:	d019      	beq.n	800f860 <__gethex+0x260>
 800f82c:	f1bb 0f20 	cmp.w	fp, #32
 800f830:	d107      	bne.n	800f842 <__gethex+0x242>
 800f832:	9b02      	ldr	r3, [sp, #8]
 800f834:	9a00      	ldr	r2, [sp, #0]
 800f836:	f843 2b04 	str.w	r2, [r3], #4
 800f83a:	9302      	str	r3, [sp, #8]
 800f83c:	2300      	movs	r3, #0
 800f83e:	9300      	str	r3, [sp, #0]
 800f840:	469b      	mov	fp, r3
 800f842:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f846:	f7ff fec6 	bl	800f5d6 <__hexdig_fun>
 800f84a:	9b00      	ldr	r3, [sp, #0]
 800f84c:	f000 000f 	and.w	r0, r0, #15
 800f850:	fa00 f00b 	lsl.w	r0, r0, fp
 800f854:	4303      	orrs	r3, r0
 800f856:	9300      	str	r3, [sp, #0]
 800f858:	f10b 0b04 	add.w	fp, fp, #4
 800f85c:	9b03      	ldr	r3, [sp, #12]
 800f85e:	e00d      	b.n	800f87c <__gethex+0x27c>
 800f860:	9b03      	ldr	r3, [sp, #12]
 800f862:	9a06      	ldr	r2, [sp, #24]
 800f864:	4413      	add	r3, r2
 800f866:	42bb      	cmp	r3, r7
 800f868:	d3e0      	bcc.n	800f82c <__gethex+0x22c>
 800f86a:	4618      	mov	r0, r3
 800f86c:	9901      	ldr	r1, [sp, #4]
 800f86e:	9307      	str	r3, [sp, #28]
 800f870:	4652      	mov	r2, sl
 800f872:	f001 fb1c 	bl	8010eae <strncmp>
 800f876:	9b07      	ldr	r3, [sp, #28]
 800f878:	2800      	cmp	r0, #0
 800f87a:	d1d7      	bne.n	800f82c <__gethex+0x22c>
 800f87c:	461e      	mov	r6, r3
 800f87e:	e78b      	b.n	800f798 <__gethex+0x198>
 800f880:	f04f 0a03 	mov.w	sl, #3
 800f884:	e7b8      	b.n	800f7f8 <__gethex+0x1f8>
 800f886:	da0a      	bge.n	800f89e <__gethex+0x29e>
 800f888:	1a37      	subs	r7, r6, r0
 800f88a:	4621      	mov	r1, r4
 800f88c:	ee18 0a10 	vmov	r0, s16
 800f890:	463a      	mov	r2, r7
 800f892:	f000 fc9f 	bl	80101d4 <__lshift>
 800f896:	1bed      	subs	r5, r5, r7
 800f898:	4604      	mov	r4, r0
 800f89a:	f100 0914 	add.w	r9, r0, #20
 800f89e:	f04f 0a00 	mov.w	sl, #0
 800f8a2:	e7ae      	b.n	800f802 <__gethex+0x202>
 800f8a4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f8a8:	42a8      	cmp	r0, r5
 800f8aa:	dd72      	ble.n	800f992 <__gethex+0x392>
 800f8ac:	1b45      	subs	r5, r0, r5
 800f8ae:	42ae      	cmp	r6, r5
 800f8b0:	dc36      	bgt.n	800f920 <__gethex+0x320>
 800f8b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f8b6:	2b02      	cmp	r3, #2
 800f8b8:	d02a      	beq.n	800f910 <__gethex+0x310>
 800f8ba:	2b03      	cmp	r3, #3
 800f8bc:	d02c      	beq.n	800f918 <__gethex+0x318>
 800f8be:	2b01      	cmp	r3, #1
 800f8c0:	d11c      	bne.n	800f8fc <__gethex+0x2fc>
 800f8c2:	42ae      	cmp	r6, r5
 800f8c4:	d11a      	bne.n	800f8fc <__gethex+0x2fc>
 800f8c6:	2e01      	cmp	r6, #1
 800f8c8:	d112      	bne.n	800f8f0 <__gethex+0x2f0>
 800f8ca:	9a04      	ldr	r2, [sp, #16]
 800f8cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f8d0:	6013      	str	r3, [r2, #0]
 800f8d2:	2301      	movs	r3, #1
 800f8d4:	6123      	str	r3, [r4, #16]
 800f8d6:	f8c9 3000 	str.w	r3, [r9]
 800f8da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f8dc:	2762      	movs	r7, #98	; 0x62
 800f8de:	601c      	str	r4, [r3, #0]
 800f8e0:	e723      	b.n	800f72a <__gethex+0x12a>
 800f8e2:	bf00      	nop
 800f8e4:	080118c4 	.word	0x080118c4
 800f8e8:	080117e8 	.word	0x080117e8
 800f8ec:	0801185c 	.word	0x0801185c
 800f8f0:	1e71      	subs	r1, r6, #1
 800f8f2:	4620      	mov	r0, r4
 800f8f4:	f000 feb2 	bl	801065c <__any_on>
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	d1e6      	bne.n	800f8ca <__gethex+0x2ca>
 800f8fc:	ee18 0a10 	vmov	r0, s16
 800f900:	4621      	mov	r1, r4
 800f902:	f000 fa4b 	bl	800fd9c <_Bfree>
 800f906:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f908:	2300      	movs	r3, #0
 800f90a:	6013      	str	r3, [r2, #0]
 800f90c:	2750      	movs	r7, #80	; 0x50
 800f90e:	e70c      	b.n	800f72a <__gethex+0x12a>
 800f910:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f912:	2b00      	cmp	r3, #0
 800f914:	d1f2      	bne.n	800f8fc <__gethex+0x2fc>
 800f916:	e7d8      	b.n	800f8ca <__gethex+0x2ca>
 800f918:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d1d5      	bne.n	800f8ca <__gethex+0x2ca>
 800f91e:	e7ed      	b.n	800f8fc <__gethex+0x2fc>
 800f920:	1e6f      	subs	r7, r5, #1
 800f922:	f1ba 0f00 	cmp.w	sl, #0
 800f926:	d131      	bne.n	800f98c <__gethex+0x38c>
 800f928:	b127      	cbz	r7, 800f934 <__gethex+0x334>
 800f92a:	4639      	mov	r1, r7
 800f92c:	4620      	mov	r0, r4
 800f92e:	f000 fe95 	bl	801065c <__any_on>
 800f932:	4682      	mov	sl, r0
 800f934:	117b      	asrs	r3, r7, #5
 800f936:	2101      	movs	r1, #1
 800f938:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f93c:	f007 071f 	and.w	r7, r7, #31
 800f940:	fa01 f707 	lsl.w	r7, r1, r7
 800f944:	421f      	tst	r7, r3
 800f946:	4629      	mov	r1, r5
 800f948:	4620      	mov	r0, r4
 800f94a:	bf18      	it	ne
 800f94c:	f04a 0a02 	orrne.w	sl, sl, #2
 800f950:	1b76      	subs	r6, r6, r5
 800f952:	f7ff fdee 	bl	800f532 <rshift>
 800f956:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f95a:	2702      	movs	r7, #2
 800f95c:	f1ba 0f00 	cmp.w	sl, #0
 800f960:	d048      	beq.n	800f9f4 <__gethex+0x3f4>
 800f962:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f966:	2b02      	cmp	r3, #2
 800f968:	d015      	beq.n	800f996 <__gethex+0x396>
 800f96a:	2b03      	cmp	r3, #3
 800f96c:	d017      	beq.n	800f99e <__gethex+0x39e>
 800f96e:	2b01      	cmp	r3, #1
 800f970:	d109      	bne.n	800f986 <__gethex+0x386>
 800f972:	f01a 0f02 	tst.w	sl, #2
 800f976:	d006      	beq.n	800f986 <__gethex+0x386>
 800f978:	f8d9 0000 	ldr.w	r0, [r9]
 800f97c:	ea4a 0a00 	orr.w	sl, sl, r0
 800f980:	f01a 0f01 	tst.w	sl, #1
 800f984:	d10e      	bne.n	800f9a4 <__gethex+0x3a4>
 800f986:	f047 0710 	orr.w	r7, r7, #16
 800f98a:	e033      	b.n	800f9f4 <__gethex+0x3f4>
 800f98c:	f04f 0a01 	mov.w	sl, #1
 800f990:	e7d0      	b.n	800f934 <__gethex+0x334>
 800f992:	2701      	movs	r7, #1
 800f994:	e7e2      	b.n	800f95c <__gethex+0x35c>
 800f996:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f998:	f1c3 0301 	rsb	r3, r3, #1
 800f99c:	9315      	str	r3, [sp, #84]	; 0x54
 800f99e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d0f0      	beq.n	800f986 <__gethex+0x386>
 800f9a4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f9a8:	f104 0314 	add.w	r3, r4, #20
 800f9ac:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f9b0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f9b4:	f04f 0c00 	mov.w	ip, #0
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9be:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f9c2:	d01c      	beq.n	800f9fe <__gethex+0x3fe>
 800f9c4:	3201      	adds	r2, #1
 800f9c6:	6002      	str	r2, [r0, #0]
 800f9c8:	2f02      	cmp	r7, #2
 800f9ca:	f104 0314 	add.w	r3, r4, #20
 800f9ce:	d13f      	bne.n	800fa50 <__gethex+0x450>
 800f9d0:	f8d8 2000 	ldr.w	r2, [r8]
 800f9d4:	3a01      	subs	r2, #1
 800f9d6:	42b2      	cmp	r2, r6
 800f9d8:	d10a      	bne.n	800f9f0 <__gethex+0x3f0>
 800f9da:	1171      	asrs	r1, r6, #5
 800f9dc:	2201      	movs	r2, #1
 800f9de:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f9e2:	f006 061f 	and.w	r6, r6, #31
 800f9e6:	fa02 f606 	lsl.w	r6, r2, r6
 800f9ea:	421e      	tst	r6, r3
 800f9ec:	bf18      	it	ne
 800f9ee:	4617      	movne	r7, r2
 800f9f0:	f047 0720 	orr.w	r7, r7, #32
 800f9f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f9f6:	601c      	str	r4, [r3, #0]
 800f9f8:	9b04      	ldr	r3, [sp, #16]
 800f9fa:	601d      	str	r5, [r3, #0]
 800f9fc:	e695      	b.n	800f72a <__gethex+0x12a>
 800f9fe:	4299      	cmp	r1, r3
 800fa00:	f843 cc04 	str.w	ip, [r3, #-4]
 800fa04:	d8d8      	bhi.n	800f9b8 <__gethex+0x3b8>
 800fa06:	68a3      	ldr	r3, [r4, #8]
 800fa08:	459b      	cmp	fp, r3
 800fa0a:	db19      	blt.n	800fa40 <__gethex+0x440>
 800fa0c:	6861      	ldr	r1, [r4, #4]
 800fa0e:	ee18 0a10 	vmov	r0, s16
 800fa12:	3101      	adds	r1, #1
 800fa14:	f000 f982 	bl	800fd1c <_Balloc>
 800fa18:	4681      	mov	r9, r0
 800fa1a:	b918      	cbnz	r0, 800fa24 <__gethex+0x424>
 800fa1c:	4b1a      	ldr	r3, [pc, #104]	; (800fa88 <__gethex+0x488>)
 800fa1e:	4602      	mov	r2, r0
 800fa20:	2184      	movs	r1, #132	; 0x84
 800fa22:	e6a8      	b.n	800f776 <__gethex+0x176>
 800fa24:	6922      	ldr	r2, [r4, #16]
 800fa26:	3202      	adds	r2, #2
 800fa28:	f104 010c 	add.w	r1, r4, #12
 800fa2c:	0092      	lsls	r2, r2, #2
 800fa2e:	300c      	adds	r0, #12
 800fa30:	f7fc fe9c 	bl	800c76c <memcpy>
 800fa34:	4621      	mov	r1, r4
 800fa36:	ee18 0a10 	vmov	r0, s16
 800fa3a:	f000 f9af 	bl	800fd9c <_Bfree>
 800fa3e:	464c      	mov	r4, r9
 800fa40:	6923      	ldr	r3, [r4, #16]
 800fa42:	1c5a      	adds	r2, r3, #1
 800fa44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fa48:	6122      	str	r2, [r4, #16]
 800fa4a:	2201      	movs	r2, #1
 800fa4c:	615a      	str	r2, [r3, #20]
 800fa4e:	e7bb      	b.n	800f9c8 <__gethex+0x3c8>
 800fa50:	6922      	ldr	r2, [r4, #16]
 800fa52:	455a      	cmp	r2, fp
 800fa54:	dd0b      	ble.n	800fa6e <__gethex+0x46e>
 800fa56:	2101      	movs	r1, #1
 800fa58:	4620      	mov	r0, r4
 800fa5a:	f7ff fd6a 	bl	800f532 <rshift>
 800fa5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fa62:	3501      	adds	r5, #1
 800fa64:	42ab      	cmp	r3, r5
 800fa66:	f6ff aed0 	blt.w	800f80a <__gethex+0x20a>
 800fa6a:	2701      	movs	r7, #1
 800fa6c:	e7c0      	b.n	800f9f0 <__gethex+0x3f0>
 800fa6e:	f016 061f 	ands.w	r6, r6, #31
 800fa72:	d0fa      	beq.n	800fa6a <__gethex+0x46a>
 800fa74:	4453      	add	r3, sl
 800fa76:	f1c6 0620 	rsb	r6, r6, #32
 800fa7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fa7e:	f000 fa3f 	bl	800ff00 <__hi0bits>
 800fa82:	42b0      	cmp	r0, r6
 800fa84:	dbe7      	blt.n	800fa56 <__gethex+0x456>
 800fa86:	e7f0      	b.n	800fa6a <__gethex+0x46a>
 800fa88:	080117e8 	.word	0x080117e8

0800fa8c <L_shift>:
 800fa8c:	f1c2 0208 	rsb	r2, r2, #8
 800fa90:	0092      	lsls	r2, r2, #2
 800fa92:	b570      	push	{r4, r5, r6, lr}
 800fa94:	f1c2 0620 	rsb	r6, r2, #32
 800fa98:	6843      	ldr	r3, [r0, #4]
 800fa9a:	6804      	ldr	r4, [r0, #0]
 800fa9c:	fa03 f506 	lsl.w	r5, r3, r6
 800faa0:	432c      	orrs	r4, r5
 800faa2:	40d3      	lsrs	r3, r2
 800faa4:	6004      	str	r4, [r0, #0]
 800faa6:	f840 3f04 	str.w	r3, [r0, #4]!
 800faaa:	4288      	cmp	r0, r1
 800faac:	d3f4      	bcc.n	800fa98 <L_shift+0xc>
 800faae:	bd70      	pop	{r4, r5, r6, pc}

0800fab0 <__match>:
 800fab0:	b530      	push	{r4, r5, lr}
 800fab2:	6803      	ldr	r3, [r0, #0]
 800fab4:	3301      	adds	r3, #1
 800fab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800faba:	b914      	cbnz	r4, 800fac2 <__match+0x12>
 800fabc:	6003      	str	r3, [r0, #0]
 800fabe:	2001      	movs	r0, #1
 800fac0:	bd30      	pop	{r4, r5, pc}
 800fac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fac6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800faca:	2d19      	cmp	r5, #25
 800facc:	bf98      	it	ls
 800face:	3220      	addls	r2, #32
 800fad0:	42a2      	cmp	r2, r4
 800fad2:	d0f0      	beq.n	800fab6 <__match+0x6>
 800fad4:	2000      	movs	r0, #0
 800fad6:	e7f3      	b.n	800fac0 <__match+0x10>

0800fad8 <__hexnan>:
 800fad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fadc:	680b      	ldr	r3, [r1, #0]
 800fade:	115e      	asrs	r6, r3, #5
 800fae0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fae4:	f013 031f 	ands.w	r3, r3, #31
 800fae8:	b087      	sub	sp, #28
 800faea:	bf18      	it	ne
 800faec:	3604      	addne	r6, #4
 800faee:	2500      	movs	r5, #0
 800faf0:	1f37      	subs	r7, r6, #4
 800faf2:	4690      	mov	r8, r2
 800faf4:	6802      	ldr	r2, [r0, #0]
 800faf6:	9301      	str	r3, [sp, #4]
 800faf8:	4682      	mov	sl, r0
 800fafa:	f846 5c04 	str.w	r5, [r6, #-4]
 800fafe:	46b9      	mov	r9, r7
 800fb00:	463c      	mov	r4, r7
 800fb02:	9502      	str	r5, [sp, #8]
 800fb04:	46ab      	mov	fp, r5
 800fb06:	7851      	ldrb	r1, [r2, #1]
 800fb08:	1c53      	adds	r3, r2, #1
 800fb0a:	9303      	str	r3, [sp, #12]
 800fb0c:	b341      	cbz	r1, 800fb60 <__hexnan+0x88>
 800fb0e:	4608      	mov	r0, r1
 800fb10:	9205      	str	r2, [sp, #20]
 800fb12:	9104      	str	r1, [sp, #16]
 800fb14:	f7ff fd5f 	bl	800f5d6 <__hexdig_fun>
 800fb18:	2800      	cmp	r0, #0
 800fb1a:	d14f      	bne.n	800fbbc <__hexnan+0xe4>
 800fb1c:	9904      	ldr	r1, [sp, #16]
 800fb1e:	9a05      	ldr	r2, [sp, #20]
 800fb20:	2920      	cmp	r1, #32
 800fb22:	d818      	bhi.n	800fb56 <__hexnan+0x7e>
 800fb24:	9b02      	ldr	r3, [sp, #8]
 800fb26:	459b      	cmp	fp, r3
 800fb28:	dd13      	ble.n	800fb52 <__hexnan+0x7a>
 800fb2a:	454c      	cmp	r4, r9
 800fb2c:	d206      	bcs.n	800fb3c <__hexnan+0x64>
 800fb2e:	2d07      	cmp	r5, #7
 800fb30:	dc04      	bgt.n	800fb3c <__hexnan+0x64>
 800fb32:	462a      	mov	r2, r5
 800fb34:	4649      	mov	r1, r9
 800fb36:	4620      	mov	r0, r4
 800fb38:	f7ff ffa8 	bl	800fa8c <L_shift>
 800fb3c:	4544      	cmp	r4, r8
 800fb3e:	d950      	bls.n	800fbe2 <__hexnan+0x10a>
 800fb40:	2300      	movs	r3, #0
 800fb42:	f1a4 0904 	sub.w	r9, r4, #4
 800fb46:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb4a:	f8cd b008 	str.w	fp, [sp, #8]
 800fb4e:	464c      	mov	r4, r9
 800fb50:	461d      	mov	r5, r3
 800fb52:	9a03      	ldr	r2, [sp, #12]
 800fb54:	e7d7      	b.n	800fb06 <__hexnan+0x2e>
 800fb56:	2929      	cmp	r1, #41	; 0x29
 800fb58:	d156      	bne.n	800fc08 <__hexnan+0x130>
 800fb5a:	3202      	adds	r2, #2
 800fb5c:	f8ca 2000 	str.w	r2, [sl]
 800fb60:	f1bb 0f00 	cmp.w	fp, #0
 800fb64:	d050      	beq.n	800fc08 <__hexnan+0x130>
 800fb66:	454c      	cmp	r4, r9
 800fb68:	d206      	bcs.n	800fb78 <__hexnan+0xa0>
 800fb6a:	2d07      	cmp	r5, #7
 800fb6c:	dc04      	bgt.n	800fb78 <__hexnan+0xa0>
 800fb6e:	462a      	mov	r2, r5
 800fb70:	4649      	mov	r1, r9
 800fb72:	4620      	mov	r0, r4
 800fb74:	f7ff ff8a 	bl	800fa8c <L_shift>
 800fb78:	4544      	cmp	r4, r8
 800fb7a:	d934      	bls.n	800fbe6 <__hexnan+0x10e>
 800fb7c:	f1a8 0204 	sub.w	r2, r8, #4
 800fb80:	4623      	mov	r3, r4
 800fb82:	f853 1b04 	ldr.w	r1, [r3], #4
 800fb86:	f842 1f04 	str.w	r1, [r2, #4]!
 800fb8a:	429f      	cmp	r7, r3
 800fb8c:	d2f9      	bcs.n	800fb82 <__hexnan+0xaa>
 800fb8e:	1b3b      	subs	r3, r7, r4
 800fb90:	f023 0303 	bic.w	r3, r3, #3
 800fb94:	3304      	adds	r3, #4
 800fb96:	3401      	adds	r4, #1
 800fb98:	3e03      	subs	r6, #3
 800fb9a:	42b4      	cmp	r4, r6
 800fb9c:	bf88      	it	hi
 800fb9e:	2304      	movhi	r3, #4
 800fba0:	4443      	add	r3, r8
 800fba2:	2200      	movs	r2, #0
 800fba4:	f843 2b04 	str.w	r2, [r3], #4
 800fba8:	429f      	cmp	r7, r3
 800fbaa:	d2fb      	bcs.n	800fba4 <__hexnan+0xcc>
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	b91b      	cbnz	r3, 800fbb8 <__hexnan+0xe0>
 800fbb0:	4547      	cmp	r7, r8
 800fbb2:	d127      	bne.n	800fc04 <__hexnan+0x12c>
 800fbb4:	2301      	movs	r3, #1
 800fbb6:	603b      	str	r3, [r7, #0]
 800fbb8:	2005      	movs	r0, #5
 800fbba:	e026      	b.n	800fc0a <__hexnan+0x132>
 800fbbc:	3501      	adds	r5, #1
 800fbbe:	2d08      	cmp	r5, #8
 800fbc0:	f10b 0b01 	add.w	fp, fp, #1
 800fbc4:	dd06      	ble.n	800fbd4 <__hexnan+0xfc>
 800fbc6:	4544      	cmp	r4, r8
 800fbc8:	d9c3      	bls.n	800fb52 <__hexnan+0x7a>
 800fbca:	2300      	movs	r3, #0
 800fbcc:	f844 3c04 	str.w	r3, [r4, #-4]
 800fbd0:	2501      	movs	r5, #1
 800fbd2:	3c04      	subs	r4, #4
 800fbd4:	6822      	ldr	r2, [r4, #0]
 800fbd6:	f000 000f 	and.w	r0, r0, #15
 800fbda:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800fbde:	6022      	str	r2, [r4, #0]
 800fbe0:	e7b7      	b.n	800fb52 <__hexnan+0x7a>
 800fbe2:	2508      	movs	r5, #8
 800fbe4:	e7b5      	b.n	800fb52 <__hexnan+0x7a>
 800fbe6:	9b01      	ldr	r3, [sp, #4]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d0df      	beq.n	800fbac <__hexnan+0xd4>
 800fbec:	f04f 32ff 	mov.w	r2, #4294967295
 800fbf0:	f1c3 0320 	rsb	r3, r3, #32
 800fbf4:	fa22 f303 	lsr.w	r3, r2, r3
 800fbf8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fbfc:	401a      	ands	r2, r3
 800fbfe:	f846 2c04 	str.w	r2, [r6, #-4]
 800fc02:	e7d3      	b.n	800fbac <__hexnan+0xd4>
 800fc04:	3f04      	subs	r7, #4
 800fc06:	e7d1      	b.n	800fbac <__hexnan+0xd4>
 800fc08:	2004      	movs	r0, #4
 800fc0a:	b007      	add	sp, #28
 800fc0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc10 <_localeconv_r>:
 800fc10:	4800      	ldr	r0, [pc, #0]	; (800fc14 <_localeconv_r+0x4>)
 800fc12:	4770      	bx	lr
 800fc14:	20000184 	.word	0x20000184

0800fc18 <__retarget_lock_init_recursive>:
 800fc18:	4770      	bx	lr

0800fc1a <__retarget_lock_acquire_recursive>:
 800fc1a:	4770      	bx	lr

0800fc1c <__retarget_lock_release_recursive>:
 800fc1c:	4770      	bx	lr

0800fc1e <__swhatbuf_r>:
 800fc1e:	b570      	push	{r4, r5, r6, lr}
 800fc20:	460e      	mov	r6, r1
 800fc22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc26:	2900      	cmp	r1, #0
 800fc28:	b096      	sub	sp, #88	; 0x58
 800fc2a:	4614      	mov	r4, r2
 800fc2c:	461d      	mov	r5, r3
 800fc2e:	da08      	bge.n	800fc42 <__swhatbuf_r+0x24>
 800fc30:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fc34:	2200      	movs	r2, #0
 800fc36:	602a      	str	r2, [r5, #0]
 800fc38:	061a      	lsls	r2, r3, #24
 800fc3a:	d410      	bmi.n	800fc5e <__swhatbuf_r+0x40>
 800fc3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fc40:	e00e      	b.n	800fc60 <__swhatbuf_r+0x42>
 800fc42:	466a      	mov	r2, sp
 800fc44:	f001 f9a6 	bl	8010f94 <_fstat_r>
 800fc48:	2800      	cmp	r0, #0
 800fc4a:	dbf1      	blt.n	800fc30 <__swhatbuf_r+0x12>
 800fc4c:	9a01      	ldr	r2, [sp, #4]
 800fc4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fc52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fc56:	425a      	negs	r2, r3
 800fc58:	415a      	adcs	r2, r3
 800fc5a:	602a      	str	r2, [r5, #0]
 800fc5c:	e7ee      	b.n	800fc3c <__swhatbuf_r+0x1e>
 800fc5e:	2340      	movs	r3, #64	; 0x40
 800fc60:	2000      	movs	r0, #0
 800fc62:	6023      	str	r3, [r4, #0]
 800fc64:	b016      	add	sp, #88	; 0x58
 800fc66:	bd70      	pop	{r4, r5, r6, pc}

0800fc68 <__smakebuf_r>:
 800fc68:	898b      	ldrh	r3, [r1, #12]
 800fc6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fc6c:	079d      	lsls	r5, r3, #30
 800fc6e:	4606      	mov	r6, r0
 800fc70:	460c      	mov	r4, r1
 800fc72:	d507      	bpl.n	800fc84 <__smakebuf_r+0x1c>
 800fc74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fc78:	6023      	str	r3, [r4, #0]
 800fc7a:	6123      	str	r3, [r4, #16]
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	6163      	str	r3, [r4, #20]
 800fc80:	b002      	add	sp, #8
 800fc82:	bd70      	pop	{r4, r5, r6, pc}
 800fc84:	ab01      	add	r3, sp, #4
 800fc86:	466a      	mov	r2, sp
 800fc88:	f7ff ffc9 	bl	800fc1e <__swhatbuf_r>
 800fc8c:	9900      	ldr	r1, [sp, #0]
 800fc8e:	4605      	mov	r5, r0
 800fc90:	4630      	mov	r0, r6
 800fc92:	f000 fd87 	bl	80107a4 <_malloc_r>
 800fc96:	b948      	cbnz	r0, 800fcac <__smakebuf_r+0x44>
 800fc98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc9c:	059a      	lsls	r2, r3, #22
 800fc9e:	d4ef      	bmi.n	800fc80 <__smakebuf_r+0x18>
 800fca0:	f023 0303 	bic.w	r3, r3, #3
 800fca4:	f043 0302 	orr.w	r3, r3, #2
 800fca8:	81a3      	strh	r3, [r4, #12]
 800fcaa:	e7e3      	b.n	800fc74 <__smakebuf_r+0xc>
 800fcac:	4b0d      	ldr	r3, [pc, #52]	; (800fce4 <__smakebuf_r+0x7c>)
 800fcae:	62b3      	str	r3, [r6, #40]	; 0x28
 800fcb0:	89a3      	ldrh	r3, [r4, #12]
 800fcb2:	6020      	str	r0, [r4, #0]
 800fcb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fcb8:	81a3      	strh	r3, [r4, #12]
 800fcba:	9b00      	ldr	r3, [sp, #0]
 800fcbc:	6163      	str	r3, [r4, #20]
 800fcbe:	9b01      	ldr	r3, [sp, #4]
 800fcc0:	6120      	str	r0, [r4, #16]
 800fcc2:	b15b      	cbz	r3, 800fcdc <__smakebuf_r+0x74>
 800fcc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcc8:	4630      	mov	r0, r6
 800fcca:	f001 f975 	bl	8010fb8 <_isatty_r>
 800fcce:	b128      	cbz	r0, 800fcdc <__smakebuf_r+0x74>
 800fcd0:	89a3      	ldrh	r3, [r4, #12]
 800fcd2:	f023 0303 	bic.w	r3, r3, #3
 800fcd6:	f043 0301 	orr.w	r3, r3, #1
 800fcda:	81a3      	strh	r3, [r4, #12]
 800fcdc:	89a0      	ldrh	r0, [r4, #12]
 800fcde:	4305      	orrs	r5, r0
 800fce0:	81a5      	strh	r5, [r4, #12]
 800fce2:	e7cd      	b.n	800fc80 <__smakebuf_r+0x18>
 800fce4:	0800f391 	.word	0x0800f391

0800fce8 <malloc>:
 800fce8:	4b02      	ldr	r3, [pc, #8]	; (800fcf4 <malloc+0xc>)
 800fcea:	4601      	mov	r1, r0
 800fcec:	6818      	ldr	r0, [r3, #0]
 800fcee:	f000 bd59 	b.w	80107a4 <_malloc_r>
 800fcf2:	bf00      	nop
 800fcf4:	2000002c 	.word	0x2000002c

0800fcf8 <__ascii_mbtowc>:
 800fcf8:	b082      	sub	sp, #8
 800fcfa:	b901      	cbnz	r1, 800fcfe <__ascii_mbtowc+0x6>
 800fcfc:	a901      	add	r1, sp, #4
 800fcfe:	b142      	cbz	r2, 800fd12 <__ascii_mbtowc+0x1a>
 800fd00:	b14b      	cbz	r3, 800fd16 <__ascii_mbtowc+0x1e>
 800fd02:	7813      	ldrb	r3, [r2, #0]
 800fd04:	600b      	str	r3, [r1, #0]
 800fd06:	7812      	ldrb	r2, [r2, #0]
 800fd08:	1e10      	subs	r0, r2, #0
 800fd0a:	bf18      	it	ne
 800fd0c:	2001      	movne	r0, #1
 800fd0e:	b002      	add	sp, #8
 800fd10:	4770      	bx	lr
 800fd12:	4610      	mov	r0, r2
 800fd14:	e7fb      	b.n	800fd0e <__ascii_mbtowc+0x16>
 800fd16:	f06f 0001 	mvn.w	r0, #1
 800fd1a:	e7f8      	b.n	800fd0e <__ascii_mbtowc+0x16>

0800fd1c <_Balloc>:
 800fd1c:	b570      	push	{r4, r5, r6, lr}
 800fd1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd20:	4604      	mov	r4, r0
 800fd22:	460d      	mov	r5, r1
 800fd24:	b976      	cbnz	r6, 800fd44 <_Balloc+0x28>
 800fd26:	2010      	movs	r0, #16
 800fd28:	f7ff ffde 	bl	800fce8 <malloc>
 800fd2c:	4602      	mov	r2, r0
 800fd2e:	6260      	str	r0, [r4, #36]	; 0x24
 800fd30:	b920      	cbnz	r0, 800fd3c <_Balloc+0x20>
 800fd32:	4b18      	ldr	r3, [pc, #96]	; (800fd94 <_Balloc+0x78>)
 800fd34:	4818      	ldr	r0, [pc, #96]	; (800fd98 <_Balloc+0x7c>)
 800fd36:	2166      	movs	r1, #102	; 0x66
 800fd38:	f001 f8ec 	bl	8010f14 <__assert_func>
 800fd3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd40:	6006      	str	r6, [r0, #0]
 800fd42:	60c6      	str	r6, [r0, #12]
 800fd44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fd46:	68f3      	ldr	r3, [r6, #12]
 800fd48:	b183      	cbz	r3, 800fd6c <_Balloc+0x50>
 800fd4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd52:	b9b8      	cbnz	r0, 800fd84 <_Balloc+0x68>
 800fd54:	2101      	movs	r1, #1
 800fd56:	fa01 f605 	lsl.w	r6, r1, r5
 800fd5a:	1d72      	adds	r2, r6, #5
 800fd5c:	0092      	lsls	r2, r2, #2
 800fd5e:	4620      	mov	r0, r4
 800fd60:	f000 fc9d 	bl	801069e <_calloc_r>
 800fd64:	b160      	cbz	r0, 800fd80 <_Balloc+0x64>
 800fd66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd6a:	e00e      	b.n	800fd8a <_Balloc+0x6e>
 800fd6c:	2221      	movs	r2, #33	; 0x21
 800fd6e:	2104      	movs	r1, #4
 800fd70:	4620      	mov	r0, r4
 800fd72:	f000 fc94 	bl	801069e <_calloc_r>
 800fd76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd78:	60f0      	str	r0, [r6, #12]
 800fd7a:	68db      	ldr	r3, [r3, #12]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d1e4      	bne.n	800fd4a <_Balloc+0x2e>
 800fd80:	2000      	movs	r0, #0
 800fd82:	bd70      	pop	{r4, r5, r6, pc}
 800fd84:	6802      	ldr	r2, [r0, #0]
 800fd86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd90:	e7f7      	b.n	800fd82 <_Balloc+0x66>
 800fd92:	bf00      	nop
 800fd94:	08011776 	.word	0x08011776
 800fd98:	080118d8 	.word	0x080118d8

0800fd9c <_Bfree>:
 800fd9c:	b570      	push	{r4, r5, r6, lr}
 800fd9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fda0:	4605      	mov	r5, r0
 800fda2:	460c      	mov	r4, r1
 800fda4:	b976      	cbnz	r6, 800fdc4 <_Bfree+0x28>
 800fda6:	2010      	movs	r0, #16
 800fda8:	f7ff ff9e 	bl	800fce8 <malloc>
 800fdac:	4602      	mov	r2, r0
 800fdae:	6268      	str	r0, [r5, #36]	; 0x24
 800fdb0:	b920      	cbnz	r0, 800fdbc <_Bfree+0x20>
 800fdb2:	4b09      	ldr	r3, [pc, #36]	; (800fdd8 <_Bfree+0x3c>)
 800fdb4:	4809      	ldr	r0, [pc, #36]	; (800fddc <_Bfree+0x40>)
 800fdb6:	218a      	movs	r1, #138	; 0x8a
 800fdb8:	f001 f8ac 	bl	8010f14 <__assert_func>
 800fdbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdc0:	6006      	str	r6, [r0, #0]
 800fdc2:	60c6      	str	r6, [r0, #12]
 800fdc4:	b13c      	cbz	r4, 800fdd6 <_Bfree+0x3a>
 800fdc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fdc8:	6862      	ldr	r2, [r4, #4]
 800fdca:	68db      	ldr	r3, [r3, #12]
 800fdcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fdd0:	6021      	str	r1, [r4, #0]
 800fdd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fdd6:	bd70      	pop	{r4, r5, r6, pc}
 800fdd8:	08011776 	.word	0x08011776
 800fddc:	080118d8 	.word	0x080118d8

0800fde0 <__multadd>:
 800fde0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fde4:	690d      	ldr	r5, [r1, #16]
 800fde6:	4607      	mov	r7, r0
 800fde8:	460c      	mov	r4, r1
 800fdea:	461e      	mov	r6, r3
 800fdec:	f101 0c14 	add.w	ip, r1, #20
 800fdf0:	2000      	movs	r0, #0
 800fdf2:	f8dc 3000 	ldr.w	r3, [ip]
 800fdf6:	b299      	uxth	r1, r3
 800fdf8:	fb02 6101 	mla	r1, r2, r1, r6
 800fdfc:	0c1e      	lsrs	r6, r3, #16
 800fdfe:	0c0b      	lsrs	r3, r1, #16
 800fe00:	fb02 3306 	mla	r3, r2, r6, r3
 800fe04:	b289      	uxth	r1, r1
 800fe06:	3001      	adds	r0, #1
 800fe08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fe0c:	4285      	cmp	r5, r0
 800fe0e:	f84c 1b04 	str.w	r1, [ip], #4
 800fe12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fe16:	dcec      	bgt.n	800fdf2 <__multadd+0x12>
 800fe18:	b30e      	cbz	r6, 800fe5e <__multadd+0x7e>
 800fe1a:	68a3      	ldr	r3, [r4, #8]
 800fe1c:	42ab      	cmp	r3, r5
 800fe1e:	dc19      	bgt.n	800fe54 <__multadd+0x74>
 800fe20:	6861      	ldr	r1, [r4, #4]
 800fe22:	4638      	mov	r0, r7
 800fe24:	3101      	adds	r1, #1
 800fe26:	f7ff ff79 	bl	800fd1c <_Balloc>
 800fe2a:	4680      	mov	r8, r0
 800fe2c:	b928      	cbnz	r0, 800fe3a <__multadd+0x5a>
 800fe2e:	4602      	mov	r2, r0
 800fe30:	4b0c      	ldr	r3, [pc, #48]	; (800fe64 <__multadd+0x84>)
 800fe32:	480d      	ldr	r0, [pc, #52]	; (800fe68 <__multadd+0x88>)
 800fe34:	21b5      	movs	r1, #181	; 0xb5
 800fe36:	f001 f86d 	bl	8010f14 <__assert_func>
 800fe3a:	6922      	ldr	r2, [r4, #16]
 800fe3c:	3202      	adds	r2, #2
 800fe3e:	f104 010c 	add.w	r1, r4, #12
 800fe42:	0092      	lsls	r2, r2, #2
 800fe44:	300c      	adds	r0, #12
 800fe46:	f7fc fc91 	bl	800c76c <memcpy>
 800fe4a:	4621      	mov	r1, r4
 800fe4c:	4638      	mov	r0, r7
 800fe4e:	f7ff ffa5 	bl	800fd9c <_Bfree>
 800fe52:	4644      	mov	r4, r8
 800fe54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe58:	3501      	adds	r5, #1
 800fe5a:	615e      	str	r6, [r3, #20]
 800fe5c:	6125      	str	r5, [r4, #16]
 800fe5e:	4620      	mov	r0, r4
 800fe60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe64:	080117e8 	.word	0x080117e8
 800fe68:	080118d8 	.word	0x080118d8

0800fe6c <__s2b>:
 800fe6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe70:	460c      	mov	r4, r1
 800fe72:	4615      	mov	r5, r2
 800fe74:	461f      	mov	r7, r3
 800fe76:	2209      	movs	r2, #9
 800fe78:	3308      	adds	r3, #8
 800fe7a:	4606      	mov	r6, r0
 800fe7c:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe80:	2100      	movs	r1, #0
 800fe82:	2201      	movs	r2, #1
 800fe84:	429a      	cmp	r2, r3
 800fe86:	db09      	blt.n	800fe9c <__s2b+0x30>
 800fe88:	4630      	mov	r0, r6
 800fe8a:	f7ff ff47 	bl	800fd1c <_Balloc>
 800fe8e:	b940      	cbnz	r0, 800fea2 <__s2b+0x36>
 800fe90:	4602      	mov	r2, r0
 800fe92:	4b19      	ldr	r3, [pc, #100]	; (800fef8 <__s2b+0x8c>)
 800fe94:	4819      	ldr	r0, [pc, #100]	; (800fefc <__s2b+0x90>)
 800fe96:	21ce      	movs	r1, #206	; 0xce
 800fe98:	f001 f83c 	bl	8010f14 <__assert_func>
 800fe9c:	0052      	lsls	r2, r2, #1
 800fe9e:	3101      	adds	r1, #1
 800fea0:	e7f0      	b.n	800fe84 <__s2b+0x18>
 800fea2:	9b08      	ldr	r3, [sp, #32]
 800fea4:	6143      	str	r3, [r0, #20]
 800fea6:	2d09      	cmp	r5, #9
 800fea8:	f04f 0301 	mov.w	r3, #1
 800feac:	6103      	str	r3, [r0, #16]
 800feae:	dd16      	ble.n	800fede <__s2b+0x72>
 800feb0:	f104 0909 	add.w	r9, r4, #9
 800feb4:	46c8      	mov	r8, r9
 800feb6:	442c      	add	r4, r5
 800feb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800febc:	4601      	mov	r1, r0
 800febe:	3b30      	subs	r3, #48	; 0x30
 800fec0:	220a      	movs	r2, #10
 800fec2:	4630      	mov	r0, r6
 800fec4:	f7ff ff8c 	bl	800fde0 <__multadd>
 800fec8:	45a0      	cmp	r8, r4
 800feca:	d1f5      	bne.n	800feb8 <__s2b+0x4c>
 800fecc:	f1a5 0408 	sub.w	r4, r5, #8
 800fed0:	444c      	add	r4, r9
 800fed2:	1b2d      	subs	r5, r5, r4
 800fed4:	1963      	adds	r3, r4, r5
 800fed6:	42bb      	cmp	r3, r7
 800fed8:	db04      	blt.n	800fee4 <__s2b+0x78>
 800feda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fede:	340a      	adds	r4, #10
 800fee0:	2509      	movs	r5, #9
 800fee2:	e7f6      	b.n	800fed2 <__s2b+0x66>
 800fee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fee8:	4601      	mov	r1, r0
 800feea:	3b30      	subs	r3, #48	; 0x30
 800feec:	220a      	movs	r2, #10
 800feee:	4630      	mov	r0, r6
 800fef0:	f7ff ff76 	bl	800fde0 <__multadd>
 800fef4:	e7ee      	b.n	800fed4 <__s2b+0x68>
 800fef6:	bf00      	nop
 800fef8:	080117e8 	.word	0x080117e8
 800fefc:	080118d8 	.word	0x080118d8

0800ff00 <__hi0bits>:
 800ff00:	0c03      	lsrs	r3, r0, #16
 800ff02:	041b      	lsls	r3, r3, #16
 800ff04:	b9d3      	cbnz	r3, 800ff3c <__hi0bits+0x3c>
 800ff06:	0400      	lsls	r0, r0, #16
 800ff08:	2310      	movs	r3, #16
 800ff0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ff0e:	bf04      	itt	eq
 800ff10:	0200      	lsleq	r0, r0, #8
 800ff12:	3308      	addeq	r3, #8
 800ff14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ff18:	bf04      	itt	eq
 800ff1a:	0100      	lsleq	r0, r0, #4
 800ff1c:	3304      	addeq	r3, #4
 800ff1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ff22:	bf04      	itt	eq
 800ff24:	0080      	lsleq	r0, r0, #2
 800ff26:	3302      	addeq	r3, #2
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	db05      	blt.n	800ff38 <__hi0bits+0x38>
 800ff2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ff30:	f103 0301 	add.w	r3, r3, #1
 800ff34:	bf08      	it	eq
 800ff36:	2320      	moveq	r3, #32
 800ff38:	4618      	mov	r0, r3
 800ff3a:	4770      	bx	lr
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	e7e4      	b.n	800ff0a <__hi0bits+0xa>

0800ff40 <__lo0bits>:
 800ff40:	6803      	ldr	r3, [r0, #0]
 800ff42:	f013 0207 	ands.w	r2, r3, #7
 800ff46:	4601      	mov	r1, r0
 800ff48:	d00b      	beq.n	800ff62 <__lo0bits+0x22>
 800ff4a:	07da      	lsls	r2, r3, #31
 800ff4c:	d423      	bmi.n	800ff96 <__lo0bits+0x56>
 800ff4e:	0798      	lsls	r0, r3, #30
 800ff50:	bf49      	itett	mi
 800ff52:	085b      	lsrmi	r3, r3, #1
 800ff54:	089b      	lsrpl	r3, r3, #2
 800ff56:	2001      	movmi	r0, #1
 800ff58:	600b      	strmi	r3, [r1, #0]
 800ff5a:	bf5c      	itt	pl
 800ff5c:	600b      	strpl	r3, [r1, #0]
 800ff5e:	2002      	movpl	r0, #2
 800ff60:	4770      	bx	lr
 800ff62:	b298      	uxth	r0, r3
 800ff64:	b9a8      	cbnz	r0, 800ff92 <__lo0bits+0x52>
 800ff66:	0c1b      	lsrs	r3, r3, #16
 800ff68:	2010      	movs	r0, #16
 800ff6a:	b2da      	uxtb	r2, r3
 800ff6c:	b90a      	cbnz	r2, 800ff72 <__lo0bits+0x32>
 800ff6e:	3008      	adds	r0, #8
 800ff70:	0a1b      	lsrs	r3, r3, #8
 800ff72:	071a      	lsls	r2, r3, #28
 800ff74:	bf04      	itt	eq
 800ff76:	091b      	lsreq	r3, r3, #4
 800ff78:	3004      	addeq	r0, #4
 800ff7a:	079a      	lsls	r2, r3, #30
 800ff7c:	bf04      	itt	eq
 800ff7e:	089b      	lsreq	r3, r3, #2
 800ff80:	3002      	addeq	r0, #2
 800ff82:	07da      	lsls	r2, r3, #31
 800ff84:	d403      	bmi.n	800ff8e <__lo0bits+0x4e>
 800ff86:	085b      	lsrs	r3, r3, #1
 800ff88:	f100 0001 	add.w	r0, r0, #1
 800ff8c:	d005      	beq.n	800ff9a <__lo0bits+0x5a>
 800ff8e:	600b      	str	r3, [r1, #0]
 800ff90:	4770      	bx	lr
 800ff92:	4610      	mov	r0, r2
 800ff94:	e7e9      	b.n	800ff6a <__lo0bits+0x2a>
 800ff96:	2000      	movs	r0, #0
 800ff98:	4770      	bx	lr
 800ff9a:	2020      	movs	r0, #32
 800ff9c:	4770      	bx	lr
	...

0800ffa0 <__i2b>:
 800ffa0:	b510      	push	{r4, lr}
 800ffa2:	460c      	mov	r4, r1
 800ffa4:	2101      	movs	r1, #1
 800ffa6:	f7ff feb9 	bl	800fd1c <_Balloc>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	b928      	cbnz	r0, 800ffba <__i2b+0x1a>
 800ffae:	4b05      	ldr	r3, [pc, #20]	; (800ffc4 <__i2b+0x24>)
 800ffb0:	4805      	ldr	r0, [pc, #20]	; (800ffc8 <__i2b+0x28>)
 800ffb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ffb6:	f000 ffad 	bl	8010f14 <__assert_func>
 800ffba:	2301      	movs	r3, #1
 800ffbc:	6144      	str	r4, [r0, #20]
 800ffbe:	6103      	str	r3, [r0, #16]
 800ffc0:	bd10      	pop	{r4, pc}
 800ffc2:	bf00      	nop
 800ffc4:	080117e8 	.word	0x080117e8
 800ffc8:	080118d8 	.word	0x080118d8

0800ffcc <__multiply>:
 800ffcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffd0:	4691      	mov	r9, r2
 800ffd2:	690a      	ldr	r2, [r1, #16]
 800ffd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	bfb8      	it	lt
 800ffdc:	460b      	movlt	r3, r1
 800ffde:	460c      	mov	r4, r1
 800ffe0:	bfbc      	itt	lt
 800ffe2:	464c      	movlt	r4, r9
 800ffe4:	4699      	movlt	r9, r3
 800ffe6:	6927      	ldr	r7, [r4, #16]
 800ffe8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ffec:	68a3      	ldr	r3, [r4, #8]
 800ffee:	6861      	ldr	r1, [r4, #4]
 800fff0:	eb07 060a 	add.w	r6, r7, sl
 800fff4:	42b3      	cmp	r3, r6
 800fff6:	b085      	sub	sp, #20
 800fff8:	bfb8      	it	lt
 800fffa:	3101      	addlt	r1, #1
 800fffc:	f7ff fe8e 	bl	800fd1c <_Balloc>
 8010000:	b930      	cbnz	r0, 8010010 <__multiply+0x44>
 8010002:	4602      	mov	r2, r0
 8010004:	4b44      	ldr	r3, [pc, #272]	; (8010118 <__multiply+0x14c>)
 8010006:	4845      	ldr	r0, [pc, #276]	; (801011c <__multiply+0x150>)
 8010008:	f240 115d 	movw	r1, #349	; 0x15d
 801000c:	f000 ff82 	bl	8010f14 <__assert_func>
 8010010:	f100 0514 	add.w	r5, r0, #20
 8010014:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010018:	462b      	mov	r3, r5
 801001a:	2200      	movs	r2, #0
 801001c:	4543      	cmp	r3, r8
 801001e:	d321      	bcc.n	8010064 <__multiply+0x98>
 8010020:	f104 0314 	add.w	r3, r4, #20
 8010024:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010028:	f109 0314 	add.w	r3, r9, #20
 801002c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010030:	9202      	str	r2, [sp, #8]
 8010032:	1b3a      	subs	r2, r7, r4
 8010034:	3a15      	subs	r2, #21
 8010036:	f022 0203 	bic.w	r2, r2, #3
 801003a:	3204      	adds	r2, #4
 801003c:	f104 0115 	add.w	r1, r4, #21
 8010040:	428f      	cmp	r7, r1
 8010042:	bf38      	it	cc
 8010044:	2204      	movcc	r2, #4
 8010046:	9201      	str	r2, [sp, #4]
 8010048:	9a02      	ldr	r2, [sp, #8]
 801004a:	9303      	str	r3, [sp, #12]
 801004c:	429a      	cmp	r2, r3
 801004e:	d80c      	bhi.n	801006a <__multiply+0x9e>
 8010050:	2e00      	cmp	r6, #0
 8010052:	dd03      	ble.n	801005c <__multiply+0x90>
 8010054:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010058:	2b00      	cmp	r3, #0
 801005a:	d05a      	beq.n	8010112 <__multiply+0x146>
 801005c:	6106      	str	r6, [r0, #16]
 801005e:	b005      	add	sp, #20
 8010060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010064:	f843 2b04 	str.w	r2, [r3], #4
 8010068:	e7d8      	b.n	801001c <__multiply+0x50>
 801006a:	f8b3 a000 	ldrh.w	sl, [r3]
 801006e:	f1ba 0f00 	cmp.w	sl, #0
 8010072:	d024      	beq.n	80100be <__multiply+0xf2>
 8010074:	f104 0e14 	add.w	lr, r4, #20
 8010078:	46a9      	mov	r9, r5
 801007a:	f04f 0c00 	mov.w	ip, #0
 801007e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010082:	f8d9 1000 	ldr.w	r1, [r9]
 8010086:	fa1f fb82 	uxth.w	fp, r2
 801008a:	b289      	uxth	r1, r1
 801008c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010090:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010094:	f8d9 2000 	ldr.w	r2, [r9]
 8010098:	4461      	add	r1, ip
 801009a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801009e:	fb0a c20b 	mla	r2, sl, fp, ip
 80100a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80100a6:	b289      	uxth	r1, r1
 80100a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80100ac:	4577      	cmp	r7, lr
 80100ae:	f849 1b04 	str.w	r1, [r9], #4
 80100b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80100b6:	d8e2      	bhi.n	801007e <__multiply+0xb2>
 80100b8:	9a01      	ldr	r2, [sp, #4]
 80100ba:	f845 c002 	str.w	ip, [r5, r2]
 80100be:	9a03      	ldr	r2, [sp, #12]
 80100c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80100c4:	3304      	adds	r3, #4
 80100c6:	f1b9 0f00 	cmp.w	r9, #0
 80100ca:	d020      	beq.n	801010e <__multiply+0x142>
 80100cc:	6829      	ldr	r1, [r5, #0]
 80100ce:	f104 0c14 	add.w	ip, r4, #20
 80100d2:	46ae      	mov	lr, r5
 80100d4:	f04f 0a00 	mov.w	sl, #0
 80100d8:	f8bc b000 	ldrh.w	fp, [ip]
 80100dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80100e0:	fb09 220b 	mla	r2, r9, fp, r2
 80100e4:	4492      	add	sl, r2
 80100e6:	b289      	uxth	r1, r1
 80100e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80100ec:	f84e 1b04 	str.w	r1, [lr], #4
 80100f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80100f4:	f8be 1000 	ldrh.w	r1, [lr]
 80100f8:	0c12      	lsrs	r2, r2, #16
 80100fa:	fb09 1102 	mla	r1, r9, r2, r1
 80100fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010102:	4567      	cmp	r7, ip
 8010104:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010108:	d8e6      	bhi.n	80100d8 <__multiply+0x10c>
 801010a:	9a01      	ldr	r2, [sp, #4]
 801010c:	50a9      	str	r1, [r5, r2]
 801010e:	3504      	adds	r5, #4
 8010110:	e79a      	b.n	8010048 <__multiply+0x7c>
 8010112:	3e01      	subs	r6, #1
 8010114:	e79c      	b.n	8010050 <__multiply+0x84>
 8010116:	bf00      	nop
 8010118:	080117e8 	.word	0x080117e8
 801011c:	080118d8 	.word	0x080118d8

08010120 <__pow5mult>:
 8010120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010124:	4615      	mov	r5, r2
 8010126:	f012 0203 	ands.w	r2, r2, #3
 801012a:	4606      	mov	r6, r0
 801012c:	460f      	mov	r7, r1
 801012e:	d007      	beq.n	8010140 <__pow5mult+0x20>
 8010130:	4c25      	ldr	r4, [pc, #148]	; (80101c8 <__pow5mult+0xa8>)
 8010132:	3a01      	subs	r2, #1
 8010134:	2300      	movs	r3, #0
 8010136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801013a:	f7ff fe51 	bl	800fde0 <__multadd>
 801013e:	4607      	mov	r7, r0
 8010140:	10ad      	asrs	r5, r5, #2
 8010142:	d03d      	beq.n	80101c0 <__pow5mult+0xa0>
 8010144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010146:	b97c      	cbnz	r4, 8010168 <__pow5mult+0x48>
 8010148:	2010      	movs	r0, #16
 801014a:	f7ff fdcd 	bl	800fce8 <malloc>
 801014e:	4602      	mov	r2, r0
 8010150:	6270      	str	r0, [r6, #36]	; 0x24
 8010152:	b928      	cbnz	r0, 8010160 <__pow5mult+0x40>
 8010154:	4b1d      	ldr	r3, [pc, #116]	; (80101cc <__pow5mult+0xac>)
 8010156:	481e      	ldr	r0, [pc, #120]	; (80101d0 <__pow5mult+0xb0>)
 8010158:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801015c:	f000 feda 	bl	8010f14 <__assert_func>
 8010160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010164:	6004      	str	r4, [r0, #0]
 8010166:	60c4      	str	r4, [r0, #12]
 8010168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801016c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010170:	b94c      	cbnz	r4, 8010186 <__pow5mult+0x66>
 8010172:	f240 2171 	movw	r1, #625	; 0x271
 8010176:	4630      	mov	r0, r6
 8010178:	f7ff ff12 	bl	800ffa0 <__i2b>
 801017c:	2300      	movs	r3, #0
 801017e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010182:	4604      	mov	r4, r0
 8010184:	6003      	str	r3, [r0, #0]
 8010186:	f04f 0900 	mov.w	r9, #0
 801018a:	07eb      	lsls	r3, r5, #31
 801018c:	d50a      	bpl.n	80101a4 <__pow5mult+0x84>
 801018e:	4639      	mov	r1, r7
 8010190:	4622      	mov	r2, r4
 8010192:	4630      	mov	r0, r6
 8010194:	f7ff ff1a 	bl	800ffcc <__multiply>
 8010198:	4639      	mov	r1, r7
 801019a:	4680      	mov	r8, r0
 801019c:	4630      	mov	r0, r6
 801019e:	f7ff fdfd 	bl	800fd9c <_Bfree>
 80101a2:	4647      	mov	r7, r8
 80101a4:	106d      	asrs	r5, r5, #1
 80101a6:	d00b      	beq.n	80101c0 <__pow5mult+0xa0>
 80101a8:	6820      	ldr	r0, [r4, #0]
 80101aa:	b938      	cbnz	r0, 80101bc <__pow5mult+0x9c>
 80101ac:	4622      	mov	r2, r4
 80101ae:	4621      	mov	r1, r4
 80101b0:	4630      	mov	r0, r6
 80101b2:	f7ff ff0b 	bl	800ffcc <__multiply>
 80101b6:	6020      	str	r0, [r4, #0]
 80101b8:	f8c0 9000 	str.w	r9, [r0]
 80101bc:	4604      	mov	r4, r0
 80101be:	e7e4      	b.n	801018a <__pow5mult+0x6a>
 80101c0:	4638      	mov	r0, r7
 80101c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101c6:	bf00      	nop
 80101c8:	08011a28 	.word	0x08011a28
 80101cc:	08011776 	.word	0x08011776
 80101d0:	080118d8 	.word	0x080118d8

080101d4 <__lshift>:
 80101d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101d8:	460c      	mov	r4, r1
 80101da:	6849      	ldr	r1, [r1, #4]
 80101dc:	6923      	ldr	r3, [r4, #16]
 80101de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80101e2:	68a3      	ldr	r3, [r4, #8]
 80101e4:	4607      	mov	r7, r0
 80101e6:	4691      	mov	r9, r2
 80101e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80101ec:	f108 0601 	add.w	r6, r8, #1
 80101f0:	42b3      	cmp	r3, r6
 80101f2:	db0b      	blt.n	801020c <__lshift+0x38>
 80101f4:	4638      	mov	r0, r7
 80101f6:	f7ff fd91 	bl	800fd1c <_Balloc>
 80101fa:	4605      	mov	r5, r0
 80101fc:	b948      	cbnz	r0, 8010212 <__lshift+0x3e>
 80101fe:	4602      	mov	r2, r0
 8010200:	4b2a      	ldr	r3, [pc, #168]	; (80102ac <__lshift+0xd8>)
 8010202:	482b      	ldr	r0, [pc, #172]	; (80102b0 <__lshift+0xdc>)
 8010204:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010208:	f000 fe84 	bl	8010f14 <__assert_func>
 801020c:	3101      	adds	r1, #1
 801020e:	005b      	lsls	r3, r3, #1
 8010210:	e7ee      	b.n	80101f0 <__lshift+0x1c>
 8010212:	2300      	movs	r3, #0
 8010214:	f100 0114 	add.w	r1, r0, #20
 8010218:	f100 0210 	add.w	r2, r0, #16
 801021c:	4618      	mov	r0, r3
 801021e:	4553      	cmp	r3, sl
 8010220:	db37      	blt.n	8010292 <__lshift+0xbe>
 8010222:	6920      	ldr	r0, [r4, #16]
 8010224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010228:	f104 0314 	add.w	r3, r4, #20
 801022c:	f019 091f 	ands.w	r9, r9, #31
 8010230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010234:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010238:	d02f      	beq.n	801029a <__lshift+0xc6>
 801023a:	f1c9 0e20 	rsb	lr, r9, #32
 801023e:	468a      	mov	sl, r1
 8010240:	f04f 0c00 	mov.w	ip, #0
 8010244:	681a      	ldr	r2, [r3, #0]
 8010246:	fa02 f209 	lsl.w	r2, r2, r9
 801024a:	ea42 020c 	orr.w	r2, r2, ip
 801024e:	f84a 2b04 	str.w	r2, [sl], #4
 8010252:	f853 2b04 	ldr.w	r2, [r3], #4
 8010256:	4298      	cmp	r0, r3
 8010258:	fa22 fc0e 	lsr.w	ip, r2, lr
 801025c:	d8f2      	bhi.n	8010244 <__lshift+0x70>
 801025e:	1b03      	subs	r3, r0, r4
 8010260:	3b15      	subs	r3, #21
 8010262:	f023 0303 	bic.w	r3, r3, #3
 8010266:	3304      	adds	r3, #4
 8010268:	f104 0215 	add.w	r2, r4, #21
 801026c:	4290      	cmp	r0, r2
 801026e:	bf38      	it	cc
 8010270:	2304      	movcc	r3, #4
 8010272:	f841 c003 	str.w	ip, [r1, r3]
 8010276:	f1bc 0f00 	cmp.w	ip, #0
 801027a:	d001      	beq.n	8010280 <__lshift+0xac>
 801027c:	f108 0602 	add.w	r6, r8, #2
 8010280:	3e01      	subs	r6, #1
 8010282:	4638      	mov	r0, r7
 8010284:	612e      	str	r6, [r5, #16]
 8010286:	4621      	mov	r1, r4
 8010288:	f7ff fd88 	bl	800fd9c <_Bfree>
 801028c:	4628      	mov	r0, r5
 801028e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010292:	f842 0f04 	str.w	r0, [r2, #4]!
 8010296:	3301      	adds	r3, #1
 8010298:	e7c1      	b.n	801021e <__lshift+0x4a>
 801029a:	3904      	subs	r1, #4
 801029c:	f853 2b04 	ldr.w	r2, [r3], #4
 80102a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80102a4:	4298      	cmp	r0, r3
 80102a6:	d8f9      	bhi.n	801029c <__lshift+0xc8>
 80102a8:	e7ea      	b.n	8010280 <__lshift+0xac>
 80102aa:	bf00      	nop
 80102ac:	080117e8 	.word	0x080117e8
 80102b0:	080118d8 	.word	0x080118d8

080102b4 <__mcmp>:
 80102b4:	b530      	push	{r4, r5, lr}
 80102b6:	6902      	ldr	r2, [r0, #16]
 80102b8:	690c      	ldr	r4, [r1, #16]
 80102ba:	1b12      	subs	r2, r2, r4
 80102bc:	d10e      	bne.n	80102dc <__mcmp+0x28>
 80102be:	f100 0314 	add.w	r3, r0, #20
 80102c2:	3114      	adds	r1, #20
 80102c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80102c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80102cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80102d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80102d4:	42a5      	cmp	r5, r4
 80102d6:	d003      	beq.n	80102e0 <__mcmp+0x2c>
 80102d8:	d305      	bcc.n	80102e6 <__mcmp+0x32>
 80102da:	2201      	movs	r2, #1
 80102dc:	4610      	mov	r0, r2
 80102de:	bd30      	pop	{r4, r5, pc}
 80102e0:	4283      	cmp	r3, r0
 80102e2:	d3f3      	bcc.n	80102cc <__mcmp+0x18>
 80102e4:	e7fa      	b.n	80102dc <__mcmp+0x28>
 80102e6:	f04f 32ff 	mov.w	r2, #4294967295
 80102ea:	e7f7      	b.n	80102dc <__mcmp+0x28>

080102ec <__mdiff>:
 80102ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f0:	460c      	mov	r4, r1
 80102f2:	4606      	mov	r6, r0
 80102f4:	4611      	mov	r1, r2
 80102f6:	4620      	mov	r0, r4
 80102f8:	4690      	mov	r8, r2
 80102fa:	f7ff ffdb 	bl	80102b4 <__mcmp>
 80102fe:	1e05      	subs	r5, r0, #0
 8010300:	d110      	bne.n	8010324 <__mdiff+0x38>
 8010302:	4629      	mov	r1, r5
 8010304:	4630      	mov	r0, r6
 8010306:	f7ff fd09 	bl	800fd1c <_Balloc>
 801030a:	b930      	cbnz	r0, 801031a <__mdiff+0x2e>
 801030c:	4b3a      	ldr	r3, [pc, #232]	; (80103f8 <__mdiff+0x10c>)
 801030e:	4602      	mov	r2, r0
 8010310:	f240 2132 	movw	r1, #562	; 0x232
 8010314:	4839      	ldr	r0, [pc, #228]	; (80103fc <__mdiff+0x110>)
 8010316:	f000 fdfd 	bl	8010f14 <__assert_func>
 801031a:	2301      	movs	r3, #1
 801031c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010324:	bfa4      	itt	ge
 8010326:	4643      	movge	r3, r8
 8010328:	46a0      	movge	r8, r4
 801032a:	4630      	mov	r0, r6
 801032c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010330:	bfa6      	itte	ge
 8010332:	461c      	movge	r4, r3
 8010334:	2500      	movge	r5, #0
 8010336:	2501      	movlt	r5, #1
 8010338:	f7ff fcf0 	bl	800fd1c <_Balloc>
 801033c:	b920      	cbnz	r0, 8010348 <__mdiff+0x5c>
 801033e:	4b2e      	ldr	r3, [pc, #184]	; (80103f8 <__mdiff+0x10c>)
 8010340:	4602      	mov	r2, r0
 8010342:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010346:	e7e5      	b.n	8010314 <__mdiff+0x28>
 8010348:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801034c:	6926      	ldr	r6, [r4, #16]
 801034e:	60c5      	str	r5, [r0, #12]
 8010350:	f104 0914 	add.w	r9, r4, #20
 8010354:	f108 0514 	add.w	r5, r8, #20
 8010358:	f100 0e14 	add.w	lr, r0, #20
 801035c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010360:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010364:	f108 0210 	add.w	r2, r8, #16
 8010368:	46f2      	mov	sl, lr
 801036a:	2100      	movs	r1, #0
 801036c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010370:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010374:	fa1f f883 	uxth.w	r8, r3
 8010378:	fa11 f18b 	uxtah	r1, r1, fp
 801037c:	0c1b      	lsrs	r3, r3, #16
 801037e:	eba1 0808 	sub.w	r8, r1, r8
 8010382:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010386:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801038a:	fa1f f888 	uxth.w	r8, r8
 801038e:	1419      	asrs	r1, r3, #16
 8010390:	454e      	cmp	r6, r9
 8010392:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010396:	f84a 3b04 	str.w	r3, [sl], #4
 801039a:	d8e7      	bhi.n	801036c <__mdiff+0x80>
 801039c:	1b33      	subs	r3, r6, r4
 801039e:	3b15      	subs	r3, #21
 80103a0:	f023 0303 	bic.w	r3, r3, #3
 80103a4:	3304      	adds	r3, #4
 80103a6:	3415      	adds	r4, #21
 80103a8:	42a6      	cmp	r6, r4
 80103aa:	bf38      	it	cc
 80103ac:	2304      	movcc	r3, #4
 80103ae:	441d      	add	r5, r3
 80103b0:	4473      	add	r3, lr
 80103b2:	469e      	mov	lr, r3
 80103b4:	462e      	mov	r6, r5
 80103b6:	4566      	cmp	r6, ip
 80103b8:	d30e      	bcc.n	80103d8 <__mdiff+0xec>
 80103ba:	f10c 0203 	add.w	r2, ip, #3
 80103be:	1b52      	subs	r2, r2, r5
 80103c0:	f022 0203 	bic.w	r2, r2, #3
 80103c4:	3d03      	subs	r5, #3
 80103c6:	45ac      	cmp	ip, r5
 80103c8:	bf38      	it	cc
 80103ca:	2200      	movcc	r2, #0
 80103cc:	441a      	add	r2, r3
 80103ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80103d2:	b17b      	cbz	r3, 80103f4 <__mdiff+0x108>
 80103d4:	6107      	str	r7, [r0, #16]
 80103d6:	e7a3      	b.n	8010320 <__mdiff+0x34>
 80103d8:	f856 8b04 	ldr.w	r8, [r6], #4
 80103dc:	fa11 f288 	uxtah	r2, r1, r8
 80103e0:	1414      	asrs	r4, r2, #16
 80103e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80103e6:	b292      	uxth	r2, r2
 80103e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80103ec:	f84e 2b04 	str.w	r2, [lr], #4
 80103f0:	1421      	asrs	r1, r4, #16
 80103f2:	e7e0      	b.n	80103b6 <__mdiff+0xca>
 80103f4:	3f01      	subs	r7, #1
 80103f6:	e7ea      	b.n	80103ce <__mdiff+0xe2>
 80103f8:	080117e8 	.word	0x080117e8
 80103fc:	080118d8 	.word	0x080118d8

08010400 <__ulp>:
 8010400:	b082      	sub	sp, #8
 8010402:	ed8d 0b00 	vstr	d0, [sp]
 8010406:	9b01      	ldr	r3, [sp, #4]
 8010408:	4912      	ldr	r1, [pc, #72]	; (8010454 <__ulp+0x54>)
 801040a:	4019      	ands	r1, r3
 801040c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010410:	2900      	cmp	r1, #0
 8010412:	dd05      	ble.n	8010420 <__ulp+0x20>
 8010414:	2200      	movs	r2, #0
 8010416:	460b      	mov	r3, r1
 8010418:	ec43 2b10 	vmov	d0, r2, r3
 801041c:	b002      	add	sp, #8
 801041e:	4770      	bx	lr
 8010420:	4249      	negs	r1, r1
 8010422:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010426:	ea4f 5021 	mov.w	r0, r1, asr #20
 801042a:	f04f 0200 	mov.w	r2, #0
 801042e:	f04f 0300 	mov.w	r3, #0
 8010432:	da04      	bge.n	801043e <__ulp+0x3e>
 8010434:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010438:	fa41 f300 	asr.w	r3, r1, r0
 801043c:	e7ec      	b.n	8010418 <__ulp+0x18>
 801043e:	f1a0 0114 	sub.w	r1, r0, #20
 8010442:	291e      	cmp	r1, #30
 8010444:	bfda      	itte	le
 8010446:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801044a:	fa20 f101 	lsrle.w	r1, r0, r1
 801044e:	2101      	movgt	r1, #1
 8010450:	460a      	mov	r2, r1
 8010452:	e7e1      	b.n	8010418 <__ulp+0x18>
 8010454:	7ff00000 	.word	0x7ff00000

08010458 <__b2d>:
 8010458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045a:	6905      	ldr	r5, [r0, #16]
 801045c:	f100 0714 	add.w	r7, r0, #20
 8010460:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010464:	1f2e      	subs	r6, r5, #4
 8010466:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801046a:	4620      	mov	r0, r4
 801046c:	f7ff fd48 	bl	800ff00 <__hi0bits>
 8010470:	f1c0 0320 	rsb	r3, r0, #32
 8010474:	280a      	cmp	r0, #10
 8010476:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80104f4 <__b2d+0x9c>
 801047a:	600b      	str	r3, [r1, #0]
 801047c:	dc14      	bgt.n	80104a8 <__b2d+0x50>
 801047e:	f1c0 0e0b 	rsb	lr, r0, #11
 8010482:	fa24 f10e 	lsr.w	r1, r4, lr
 8010486:	42b7      	cmp	r7, r6
 8010488:	ea41 030c 	orr.w	r3, r1, ip
 801048c:	bf34      	ite	cc
 801048e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010492:	2100      	movcs	r1, #0
 8010494:	3015      	adds	r0, #21
 8010496:	fa04 f000 	lsl.w	r0, r4, r0
 801049a:	fa21 f10e 	lsr.w	r1, r1, lr
 801049e:	ea40 0201 	orr.w	r2, r0, r1
 80104a2:	ec43 2b10 	vmov	d0, r2, r3
 80104a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104a8:	42b7      	cmp	r7, r6
 80104aa:	bf3a      	itte	cc
 80104ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80104b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80104b4:	2100      	movcs	r1, #0
 80104b6:	380b      	subs	r0, #11
 80104b8:	d017      	beq.n	80104ea <__b2d+0x92>
 80104ba:	f1c0 0c20 	rsb	ip, r0, #32
 80104be:	fa04 f500 	lsl.w	r5, r4, r0
 80104c2:	42be      	cmp	r6, r7
 80104c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80104c8:	ea45 0504 	orr.w	r5, r5, r4
 80104cc:	bf8c      	ite	hi
 80104ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80104d2:	2400      	movls	r4, #0
 80104d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80104d8:	fa01 f000 	lsl.w	r0, r1, r0
 80104dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80104e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80104e4:	ea40 0204 	orr.w	r2, r0, r4
 80104e8:	e7db      	b.n	80104a2 <__b2d+0x4a>
 80104ea:	ea44 030c 	orr.w	r3, r4, ip
 80104ee:	460a      	mov	r2, r1
 80104f0:	e7d7      	b.n	80104a2 <__b2d+0x4a>
 80104f2:	bf00      	nop
 80104f4:	3ff00000 	.word	0x3ff00000

080104f8 <__d2b>:
 80104f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80104fc:	4689      	mov	r9, r1
 80104fe:	2101      	movs	r1, #1
 8010500:	ec57 6b10 	vmov	r6, r7, d0
 8010504:	4690      	mov	r8, r2
 8010506:	f7ff fc09 	bl	800fd1c <_Balloc>
 801050a:	4604      	mov	r4, r0
 801050c:	b930      	cbnz	r0, 801051c <__d2b+0x24>
 801050e:	4602      	mov	r2, r0
 8010510:	4b25      	ldr	r3, [pc, #148]	; (80105a8 <__d2b+0xb0>)
 8010512:	4826      	ldr	r0, [pc, #152]	; (80105ac <__d2b+0xb4>)
 8010514:	f240 310a 	movw	r1, #778	; 0x30a
 8010518:	f000 fcfc 	bl	8010f14 <__assert_func>
 801051c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010524:	bb35      	cbnz	r5, 8010574 <__d2b+0x7c>
 8010526:	2e00      	cmp	r6, #0
 8010528:	9301      	str	r3, [sp, #4]
 801052a:	d028      	beq.n	801057e <__d2b+0x86>
 801052c:	4668      	mov	r0, sp
 801052e:	9600      	str	r6, [sp, #0]
 8010530:	f7ff fd06 	bl	800ff40 <__lo0bits>
 8010534:	9900      	ldr	r1, [sp, #0]
 8010536:	b300      	cbz	r0, 801057a <__d2b+0x82>
 8010538:	9a01      	ldr	r2, [sp, #4]
 801053a:	f1c0 0320 	rsb	r3, r0, #32
 801053e:	fa02 f303 	lsl.w	r3, r2, r3
 8010542:	430b      	orrs	r3, r1
 8010544:	40c2      	lsrs	r2, r0
 8010546:	6163      	str	r3, [r4, #20]
 8010548:	9201      	str	r2, [sp, #4]
 801054a:	9b01      	ldr	r3, [sp, #4]
 801054c:	61a3      	str	r3, [r4, #24]
 801054e:	2b00      	cmp	r3, #0
 8010550:	bf14      	ite	ne
 8010552:	2202      	movne	r2, #2
 8010554:	2201      	moveq	r2, #1
 8010556:	6122      	str	r2, [r4, #16]
 8010558:	b1d5      	cbz	r5, 8010590 <__d2b+0x98>
 801055a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801055e:	4405      	add	r5, r0
 8010560:	f8c9 5000 	str.w	r5, [r9]
 8010564:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010568:	f8c8 0000 	str.w	r0, [r8]
 801056c:	4620      	mov	r0, r4
 801056e:	b003      	add	sp, #12
 8010570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010578:	e7d5      	b.n	8010526 <__d2b+0x2e>
 801057a:	6161      	str	r1, [r4, #20]
 801057c:	e7e5      	b.n	801054a <__d2b+0x52>
 801057e:	a801      	add	r0, sp, #4
 8010580:	f7ff fcde 	bl	800ff40 <__lo0bits>
 8010584:	9b01      	ldr	r3, [sp, #4]
 8010586:	6163      	str	r3, [r4, #20]
 8010588:	2201      	movs	r2, #1
 801058a:	6122      	str	r2, [r4, #16]
 801058c:	3020      	adds	r0, #32
 801058e:	e7e3      	b.n	8010558 <__d2b+0x60>
 8010590:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010594:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010598:	f8c9 0000 	str.w	r0, [r9]
 801059c:	6918      	ldr	r0, [r3, #16]
 801059e:	f7ff fcaf 	bl	800ff00 <__hi0bits>
 80105a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80105a6:	e7df      	b.n	8010568 <__d2b+0x70>
 80105a8:	080117e8 	.word	0x080117e8
 80105ac:	080118d8 	.word	0x080118d8

080105b0 <__ratio>:
 80105b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b4:	4688      	mov	r8, r1
 80105b6:	4669      	mov	r1, sp
 80105b8:	4681      	mov	r9, r0
 80105ba:	f7ff ff4d 	bl	8010458 <__b2d>
 80105be:	a901      	add	r1, sp, #4
 80105c0:	4640      	mov	r0, r8
 80105c2:	ec55 4b10 	vmov	r4, r5, d0
 80105c6:	f7ff ff47 	bl	8010458 <__b2d>
 80105ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80105d2:	eba3 0c02 	sub.w	ip, r3, r2
 80105d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80105da:	1a9b      	subs	r3, r3, r2
 80105dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80105e0:	ec51 0b10 	vmov	r0, r1, d0
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	bfd6      	itet	le
 80105e8:	460a      	movle	r2, r1
 80105ea:	462a      	movgt	r2, r5
 80105ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80105f0:	468b      	mov	fp, r1
 80105f2:	462f      	mov	r7, r5
 80105f4:	bfd4      	ite	le
 80105f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80105fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80105fe:	4620      	mov	r0, r4
 8010600:	ee10 2a10 	vmov	r2, s0
 8010604:	465b      	mov	r3, fp
 8010606:	4639      	mov	r1, r7
 8010608:	f7f0 f920 	bl	800084c <__aeabi_ddiv>
 801060c:	ec41 0b10 	vmov	d0, r0, r1
 8010610:	b003      	add	sp, #12
 8010612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010616 <__copybits>:
 8010616:	3901      	subs	r1, #1
 8010618:	b570      	push	{r4, r5, r6, lr}
 801061a:	1149      	asrs	r1, r1, #5
 801061c:	6914      	ldr	r4, [r2, #16]
 801061e:	3101      	adds	r1, #1
 8010620:	f102 0314 	add.w	r3, r2, #20
 8010624:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010628:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801062c:	1f05      	subs	r5, r0, #4
 801062e:	42a3      	cmp	r3, r4
 8010630:	d30c      	bcc.n	801064c <__copybits+0x36>
 8010632:	1aa3      	subs	r3, r4, r2
 8010634:	3b11      	subs	r3, #17
 8010636:	f023 0303 	bic.w	r3, r3, #3
 801063a:	3211      	adds	r2, #17
 801063c:	42a2      	cmp	r2, r4
 801063e:	bf88      	it	hi
 8010640:	2300      	movhi	r3, #0
 8010642:	4418      	add	r0, r3
 8010644:	2300      	movs	r3, #0
 8010646:	4288      	cmp	r0, r1
 8010648:	d305      	bcc.n	8010656 <__copybits+0x40>
 801064a:	bd70      	pop	{r4, r5, r6, pc}
 801064c:	f853 6b04 	ldr.w	r6, [r3], #4
 8010650:	f845 6f04 	str.w	r6, [r5, #4]!
 8010654:	e7eb      	b.n	801062e <__copybits+0x18>
 8010656:	f840 3b04 	str.w	r3, [r0], #4
 801065a:	e7f4      	b.n	8010646 <__copybits+0x30>

0801065c <__any_on>:
 801065c:	f100 0214 	add.w	r2, r0, #20
 8010660:	6900      	ldr	r0, [r0, #16]
 8010662:	114b      	asrs	r3, r1, #5
 8010664:	4298      	cmp	r0, r3
 8010666:	b510      	push	{r4, lr}
 8010668:	db11      	blt.n	801068e <__any_on+0x32>
 801066a:	dd0a      	ble.n	8010682 <__any_on+0x26>
 801066c:	f011 011f 	ands.w	r1, r1, #31
 8010670:	d007      	beq.n	8010682 <__any_on+0x26>
 8010672:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010676:	fa24 f001 	lsr.w	r0, r4, r1
 801067a:	fa00 f101 	lsl.w	r1, r0, r1
 801067e:	428c      	cmp	r4, r1
 8010680:	d10b      	bne.n	801069a <__any_on+0x3e>
 8010682:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010686:	4293      	cmp	r3, r2
 8010688:	d803      	bhi.n	8010692 <__any_on+0x36>
 801068a:	2000      	movs	r0, #0
 801068c:	bd10      	pop	{r4, pc}
 801068e:	4603      	mov	r3, r0
 8010690:	e7f7      	b.n	8010682 <__any_on+0x26>
 8010692:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010696:	2900      	cmp	r1, #0
 8010698:	d0f5      	beq.n	8010686 <__any_on+0x2a>
 801069a:	2001      	movs	r0, #1
 801069c:	e7f6      	b.n	801068c <__any_on+0x30>

0801069e <_calloc_r>:
 801069e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80106a0:	fba1 2402 	umull	r2, r4, r1, r2
 80106a4:	b94c      	cbnz	r4, 80106ba <_calloc_r+0x1c>
 80106a6:	4611      	mov	r1, r2
 80106a8:	9201      	str	r2, [sp, #4]
 80106aa:	f000 f87b 	bl	80107a4 <_malloc_r>
 80106ae:	9a01      	ldr	r2, [sp, #4]
 80106b0:	4605      	mov	r5, r0
 80106b2:	b930      	cbnz	r0, 80106c2 <_calloc_r+0x24>
 80106b4:	4628      	mov	r0, r5
 80106b6:	b003      	add	sp, #12
 80106b8:	bd30      	pop	{r4, r5, pc}
 80106ba:	220c      	movs	r2, #12
 80106bc:	6002      	str	r2, [r0, #0]
 80106be:	2500      	movs	r5, #0
 80106c0:	e7f8      	b.n	80106b4 <_calloc_r+0x16>
 80106c2:	4621      	mov	r1, r4
 80106c4:	f7fc f860 	bl	800c788 <memset>
 80106c8:	e7f4      	b.n	80106b4 <_calloc_r+0x16>
	...

080106cc <_free_r>:
 80106cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80106ce:	2900      	cmp	r1, #0
 80106d0:	d044      	beq.n	801075c <_free_r+0x90>
 80106d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80106d6:	9001      	str	r0, [sp, #4]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	f1a1 0404 	sub.w	r4, r1, #4
 80106de:	bfb8      	it	lt
 80106e0:	18e4      	addlt	r4, r4, r3
 80106e2:	f000 fca5 	bl	8011030 <__malloc_lock>
 80106e6:	4a1e      	ldr	r2, [pc, #120]	; (8010760 <_free_r+0x94>)
 80106e8:	9801      	ldr	r0, [sp, #4]
 80106ea:	6813      	ldr	r3, [r2, #0]
 80106ec:	b933      	cbnz	r3, 80106fc <_free_r+0x30>
 80106ee:	6063      	str	r3, [r4, #4]
 80106f0:	6014      	str	r4, [r2, #0]
 80106f2:	b003      	add	sp, #12
 80106f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80106f8:	f000 bca0 	b.w	801103c <__malloc_unlock>
 80106fc:	42a3      	cmp	r3, r4
 80106fe:	d908      	bls.n	8010712 <_free_r+0x46>
 8010700:	6825      	ldr	r5, [r4, #0]
 8010702:	1961      	adds	r1, r4, r5
 8010704:	428b      	cmp	r3, r1
 8010706:	bf01      	itttt	eq
 8010708:	6819      	ldreq	r1, [r3, #0]
 801070a:	685b      	ldreq	r3, [r3, #4]
 801070c:	1949      	addeq	r1, r1, r5
 801070e:	6021      	streq	r1, [r4, #0]
 8010710:	e7ed      	b.n	80106ee <_free_r+0x22>
 8010712:	461a      	mov	r2, r3
 8010714:	685b      	ldr	r3, [r3, #4]
 8010716:	b10b      	cbz	r3, 801071c <_free_r+0x50>
 8010718:	42a3      	cmp	r3, r4
 801071a:	d9fa      	bls.n	8010712 <_free_r+0x46>
 801071c:	6811      	ldr	r1, [r2, #0]
 801071e:	1855      	adds	r5, r2, r1
 8010720:	42a5      	cmp	r5, r4
 8010722:	d10b      	bne.n	801073c <_free_r+0x70>
 8010724:	6824      	ldr	r4, [r4, #0]
 8010726:	4421      	add	r1, r4
 8010728:	1854      	adds	r4, r2, r1
 801072a:	42a3      	cmp	r3, r4
 801072c:	6011      	str	r1, [r2, #0]
 801072e:	d1e0      	bne.n	80106f2 <_free_r+0x26>
 8010730:	681c      	ldr	r4, [r3, #0]
 8010732:	685b      	ldr	r3, [r3, #4]
 8010734:	6053      	str	r3, [r2, #4]
 8010736:	4421      	add	r1, r4
 8010738:	6011      	str	r1, [r2, #0]
 801073a:	e7da      	b.n	80106f2 <_free_r+0x26>
 801073c:	d902      	bls.n	8010744 <_free_r+0x78>
 801073e:	230c      	movs	r3, #12
 8010740:	6003      	str	r3, [r0, #0]
 8010742:	e7d6      	b.n	80106f2 <_free_r+0x26>
 8010744:	6825      	ldr	r5, [r4, #0]
 8010746:	1961      	adds	r1, r4, r5
 8010748:	428b      	cmp	r3, r1
 801074a:	bf04      	itt	eq
 801074c:	6819      	ldreq	r1, [r3, #0]
 801074e:	685b      	ldreq	r3, [r3, #4]
 8010750:	6063      	str	r3, [r4, #4]
 8010752:	bf04      	itt	eq
 8010754:	1949      	addeq	r1, r1, r5
 8010756:	6021      	streq	r1, [r4, #0]
 8010758:	6054      	str	r4, [r2, #4]
 801075a:	e7ca      	b.n	80106f2 <_free_r+0x26>
 801075c:	b003      	add	sp, #12
 801075e:	bd30      	pop	{r4, r5, pc}
 8010760:	200147bc 	.word	0x200147bc

08010764 <sbrk_aligned>:
 8010764:	b570      	push	{r4, r5, r6, lr}
 8010766:	4e0e      	ldr	r6, [pc, #56]	; (80107a0 <sbrk_aligned+0x3c>)
 8010768:	460c      	mov	r4, r1
 801076a:	6831      	ldr	r1, [r6, #0]
 801076c:	4605      	mov	r5, r0
 801076e:	b911      	cbnz	r1, 8010776 <sbrk_aligned+0x12>
 8010770:	f000 fb4a 	bl	8010e08 <_sbrk_r>
 8010774:	6030      	str	r0, [r6, #0]
 8010776:	4621      	mov	r1, r4
 8010778:	4628      	mov	r0, r5
 801077a:	f000 fb45 	bl	8010e08 <_sbrk_r>
 801077e:	1c43      	adds	r3, r0, #1
 8010780:	d00a      	beq.n	8010798 <sbrk_aligned+0x34>
 8010782:	1cc4      	adds	r4, r0, #3
 8010784:	f024 0403 	bic.w	r4, r4, #3
 8010788:	42a0      	cmp	r0, r4
 801078a:	d007      	beq.n	801079c <sbrk_aligned+0x38>
 801078c:	1a21      	subs	r1, r4, r0
 801078e:	4628      	mov	r0, r5
 8010790:	f000 fb3a 	bl	8010e08 <_sbrk_r>
 8010794:	3001      	adds	r0, #1
 8010796:	d101      	bne.n	801079c <sbrk_aligned+0x38>
 8010798:	f04f 34ff 	mov.w	r4, #4294967295
 801079c:	4620      	mov	r0, r4
 801079e:	bd70      	pop	{r4, r5, r6, pc}
 80107a0:	200147c0 	.word	0x200147c0

080107a4 <_malloc_r>:
 80107a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107a8:	1ccd      	adds	r5, r1, #3
 80107aa:	f025 0503 	bic.w	r5, r5, #3
 80107ae:	3508      	adds	r5, #8
 80107b0:	2d0c      	cmp	r5, #12
 80107b2:	bf38      	it	cc
 80107b4:	250c      	movcc	r5, #12
 80107b6:	2d00      	cmp	r5, #0
 80107b8:	4607      	mov	r7, r0
 80107ba:	db01      	blt.n	80107c0 <_malloc_r+0x1c>
 80107bc:	42a9      	cmp	r1, r5
 80107be:	d905      	bls.n	80107cc <_malloc_r+0x28>
 80107c0:	230c      	movs	r3, #12
 80107c2:	603b      	str	r3, [r7, #0]
 80107c4:	2600      	movs	r6, #0
 80107c6:	4630      	mov	r0, r6
 80107c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107cc:	4e2e      	ldr	r6, [pc, #184]	; (8010888 <_malloc_r+0xe4>)
 80107ce:	f000 fc2f 	bl	8011030 <__malloc_lock>
 80107d2:	6833      	ldr	r3, [r6, #0]
 80107d4:	461c      	mov	r4, r3
 80107d6:	bb34      	cbnz	r4, 8010826 <_malloc_r+0x82>
 80107d8:	4629      	mov	r1, r5
 80107da:	4638      	mov	r0, r7
 80107dc:	f7ff ffc2 	bl	8010764 <sbrk_aligned>
 80107e0:	1c43      	adds	r3, r0, #1
 80107e2:	4604      	mov	r4, r0
 80107e4:	d14d      	bne.n	8010882 <_malloc_r+0xde>
 80107e6:	6834      	ldr	r4, [r6, #0]
 80107e8:	4626      	mov	r6, r4
 80107ea:	2e00      	cmp	r6, #0
 80107ec:	d140      	bne.n	8010870 <_malloc_r+0xcc>
 80107ee:	6823      	ldr	r3, [r4, #0]
 80107f0:	4631      	mov	r1, r6
 80107f2:	4638      	mov	r0, r7
 80107f4:	eb04 0803 	add.w	r8, r4, r3
 80107f8:	f000 fb06 	bl	8010e08 <_sbrk_r>
 80107fc:	4580      	cmp	r8, r0
 80107fe:	d13a      	bne.n	8010876 <_malloc_r+0xd2>
 8010800:	6821      	ldr	r1, [r4, #0]
 8010802:	3503      	adds	r5, #3
 8010804:	1a6d      	subs	r5, r5, r1
 8010806:	f025 0503 	bic.w	r5, r5, #3
 801080a:	3508      	adds	r5, #8
 801080c:	2d0c      	cmp	r5, #12
 801080e:	bf38      	it	cc
 8010810:	250c      	movcc	r5, #12
 8010812:	4629      	mov	r1, r5
 8010814:	4638      	mov	r0, r7
 8010816:	f7ff ffa5 	bl	8010764 <sbrk_aligned>
 801081a:	3001      	adds	r0, #1
 801081c:	d02b      	beq.n	8010876 <_malloc_r+0xd2>
 801081e:	6823      	ldr	r3, [r4, #0]
 8010820:	442b      	add	r3, r5
 8010822:	6023      	str	r3, [r4, #0]
 8010824:	e00e      	b.n	8010844 <_malloc_r+0xa0>
 8010826:	6822      	ldr	r2, [r4, #0]
 8010828:	1b52      	subs	r2, r2, r5
 801082a:	d41e      	bmi.n	801086a <_malloc_r+0xc6>
 801082c:	2a0b      	cmp	r2, #11
 801082e:	d916      	bls.n	801085e <_malloc_r+0xba>
 8010830:	1961      	adds	r1, r4, r5
 8010832:	42a3      	cmp	r3, r4
 8010834:	6025      	str	r5, [r4, #0]
 8010836:	bf18      	it	ne
 8010838:	6059      	strne	r1, [r3, #4]
 801083a:	6863      	ldr	r3, [r4, #4]
 801083c:	bf08      	it	eq
 801083e:	6031      	streq	r1, [r6, #0]
 8010840:	5162      	str	r2, [r4, r5]
 8010842:	604b      	str	r3, [r1, #4]
 8010844:	4638      	mov	r0, r7
 8010846:	f104 060b 	add.w	r6, r4, #11
 801084a:	f000 fbf7 	bl	801103c <__malloc_unlock>
 801084e:	f026 0607 	bic.w	r6, r6, #7
 8010852:	1d23      	adds	r3, r4, #4
 8010854:	1af2      	subs	r2, r6, r3
 8010856:	d0b6      	beq.n	80107c6 <_malloc_r+0x22>
 8010858:	1b9b      	subs	r3, r3, r6
 801085a:	50a3      	str	r3, [r4, r2]
 801085c:	e7b3      	b.n	80107c6 <_malloc_r+0x22>
 801085e:	6862      	ldr	r2, [r4, #4]
 8010860:	42a3      	cmp	r3, r4
 8010862:	bf0c      	ite	eq
 8010864:	6032      	streq	r2, [r6, #0]
 8010866:	605a      	strne	r2, [r3, #4]
 8010868:	e7ec      	b.n	8010844 <_malloc_r+0xa0>
 801086a:	4623      	mov	r3, r4
 801086c:	6864      	ldr	r4, [r4, #4]
 801086e:	e7b2      	b.n	80107d6 <_malloc_r+0x32>
 8010870:	4634      	mov	r4, r6
 8010872:	6876      	ldr	r6, [r6, #4]
 8010874:	e7b9      	b.n	80107ea <_malloc_r+0x46>
 8010876:	230c      	movs	r3, #12
 8010878:	603b      	str	r3, [r7, #0]
 801087a:	4638      	mov	r0, r7
 801087c:	f000 fbde 	bl	801103c <__malloc_unlock>
 8010880:	e7a1      	b.n	80107c6 <_malloc_r+0x22>
 8010882:	6025      	str	r5, [r4, #0]
 8010884:	e7de      	b.n	8010844 <_malloc_r+0xa0>
 8010886:	bf00      	nop
 8010888:	200147bc 	.word	0x200147bc

0801088c <__ssputs_r>:
 801088c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010890:	688e      	ldr	r6, [r1, #8]
 8010892:	429e      	cmp	r6, r3
 8010894:	4682      	mov	sl, r0
 8010896:	460c      	mov	r4, r1
 8010898:	4690      	mov	r8, r2
 801089a:	461f      	mov	r7, r3
 801089c:	d838      	bhi.n	8010910 <__ssputs_r+0x84>
 801089e:	898a      	ldrh	r2, [r1, #12]
 80108a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80108a4:	d032      	beq.n	801090c <__ssputs_r+0x80>
 80108a6:	6825      	ldr	r5, [r4, #0]
 80108a8:	6909      	ldr	r1, [r1, #16]
 80108aa:	eba5 0901 	sub.w	r9, r5, r1
 80108ae:	6965      	ldr	r5, [r4, #20]
 80108b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80108b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80108b8:	3301      	adds	r3, #1
 80108ba:	444b      	add	r3, r9
 80108bc:	106d      	asrs	r5, r5, #1
 80108be:	429d      	cmp	r5, r3
 80108c0:	bf38      	it	cc
 80108c2:	461d      	movcc	r5, r3
 80108c4:	0553      	lsls	r3, r2, #21
 80108c6:	d531      	bpl.n	801092c <__ssputs_r+0xa0>
 80108c8:	4629      	mov	r1, r5
 80108ca:	f7ff ff6b 	bl	80107a4 <_malloc_r>
 80108ce:	4606      	mov	r6, r0
 80108d0:	b950      	cbnz	r0, 80108e8 <__ssputs_r+0x5c>
 80108d2:	230c      	movs	r3, #12
 80108d4:	f8ca 3000 	str.w	r3, [sl]
 80108d8:	89a3      	ldrh	r3, [r4, #12]
 80108da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108de:	81a3      	strh	r3, [r4, #12]
 80108e0:	f04f 30ff 	mov.w	r0, #4294967295
 80108e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108e8:	6921      	ldr	r1, [r4, #16]
 80108ea:	464a      	mov	r2, r9
 80108ec:	f7fb ff3e 	bl	800c76c <memcpy>
 80108f0:	89a3      	ldrh	r3, [r4, #12]
 80108f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80108f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108fa:	81a3      	strh	r3, [r4, #12]
 80108fc:	6126      	str	r6, [r4, #16]
 80108fe:	6165      	str	r5, [r4, #20]
 8010900:	444e      	add	r6, r9
 8010902:	eba5 0509 	sub.w	r5, r5, r9
 8010906:	6026      	str	r6, [r4, #0]
 8010908:	60a5      	str	r5, [r4, #8]
 801090a:	463e      	mov	r6, r7
 801090c:	42be      	cmp	r6, r7
 801090e:	d900      	bls.n	8010912 <__ssputs_r+0x86>
 8010910:	463e      	mov	r6, r7
 8010912:	6820      	ldr	r0, [r4, #0]
 8010914:	4632      	mov	r2, r6
 8010916:	4641      	mov	r1, r8
 8010918:	f000 fb70 	bl	8010ffc <memmove>
 801091c:	68a3      	ldr	r3, [r4, #8]
 801091e:	1b9b      	subs	r3, r3, r6
 8010920:	60a3      	str	r3, [r4, #8]
 8010922:	6823      	ldr	r3, [r4, #0]
 8010924:	4433      	add	r3, r6
 8010926:	6023      	str	r3, [r4, #0]
 8010928:	2000      	movs	r0, #0
 801092a:	e7db      	b.n	80108e4 <__ssputs_r+0x58>
 801092c:	462a      	mov	r2, r5
 801092e:	f000 fb8b 	bl	8011048 <_realloc_r>
 8010932:	4606      	mov	r6, r0
 8010934:	2800      	cmp	r0, #0
 8010936:	d1e1      	bne.n	80108fc <__ssputs_r+0x70>
 8010938:	6921      	ldr	r1, [r4, #16]
 801093a:	4650      	mov	r0, sl
 801093c:	f7ff fec6 	bl	80106cc <_free_r>
 8010940:	e7c7      	b.n	80108d2 <__ssputs_r+0x46>
	...

08010944 <_svfiprintf_r>:
 8010944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010948:	4698      	mov	r8, r3
 801094a:	898b      	ldrh	r3, [r1, #12]
 801094c:	061b      	lsls	r3, r3, #24
 801094e:	b09d      	sub	sp, #116	; 0x74
 8010950:	4607      	mov	r7, r0
 8010952:	460d      	mov	r5, r1
 8010954:	4614      	mov	r4, r2
 8010956:	d50e      	bpl.n	8010976 <_svfiprintf_r+0x32>
 8010958:	690b      	ldr	r3, [r1, #16]
 801095a:	b963      	cbnz	r3, 8010976 <_svfiprintf_r+0x32>
 801095c:	2140      	movs	r1, #64	; 0x40
 801095e:	f7ff ff21 	bl	80107a4 <_malloc_r>
 8010962:	6028      	str	r0, [r5, #0]
 8010964:	6128      	str	r0, [r5, #16]
 8010966:	b920      	cbnz	r0, 8010972 <_svfiprintf_r+0x2e>
 8010968:	230c      	movs	r3, #12
 801096a:	603b      	str	r3, [r7, #0]
 801096c:	f04f 30ff 	mov.w	r0, #4294967295
 8010970:	e0d1      	b.n	8010b16 <_svfiprintf_r+0x1d2>
 8010972:	2340      	movs	r3, #64	; 0x40
 8010974:	616b      	str	r3, [r5, #20]
 8010976:	2300      	movs	r3, #0
 8010978:	9309      	str	r3, [sp, #36]	; 0x24
 801097a:	2320      	movs	r3, #32
 801097c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010980:	f8cd 800c 	str.w	r8, [sp, #12]
 8010984:	2330      	movs	r3, #48	; 0x30
 8010986:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010b30 <_svfiprintf_r+0x1ec>
 801098a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801098e:	f04f 0901 	mov.w	r9, #1
 8010992:	4623      	mov	r3, r4
 8010994:	469a      	mov	sl, r3
 8010996:	f813 2b01 	ldrb.w	r2, [r3], #1
 801099a:	b10a      	cbz	r2, 80109a0 <_svfiprintf_r+0x5c>
 801099c:	2a25      	cmp	r2, #37	; 0x25
 801099e:	d1f9      	bne.n	8010994 <_svfiprintf_r+0x50>
 80109a0:	ebba 0b04 	subs.w	fp, sl, r4
 80109a4:	d00b      	beq.n	80109be <_svfiprintf_r+0x7a>
 80109a6:	465b      	mov	r3, fp
 80109a8:	4622      	mov	r2, r4
 80109aa:	4629      	mov	r1, r5
 80109ac:	4638      	mov	r0, r7
 80109ae:	f7ff ff6d 	bl	801088c <__ssputs_r>
 80109b2:	3001      	adds	r0, #1
 80109b4:	f000 80aa 	beq.w	8010b0c <_svfiprintf_r+0x1c8>
 80109b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109ba:	445a      	add	r2, fp
 80109bc:	9209      	str	r2, [sp, #36]	; 0x24
 80109be:	f89a 3000 	ldrb.w	r3, [sl]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	f000 80a2 	beq.w	8010b0c <_svfiprintf_r+0x1c8>
 80109c8:	2300      	movs	r3, #0
 80109ca:	f04f 32ff 	mov.w	r2, #4294967295
 80109ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80109d2:	f10a 0a01 	add.w	sl, sl, #1
 80109d6:	9304      	str	r3, [sp, #16]
 80109d8:	9307      	str	r3, [sp, #28]
 80109da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80109de:	931a      	str	r3, [sp, #104]	; 0x68
 80109e0:	4654      	mov	r4, sl
 80109e2:	2205      	movs	r2, #5
 80109e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109e8:	4851      	ldr	r0, [pc, #324]	; (8010b30 <_svfiprintf_r+0x1ec>)
 80109ea:	f7ef fbf9 	bl	80001e0 <memchr>
 80109ee:	9a04      	ldr	r2, [sp, #16]
 80109f0:	b9d8      	cbnz	r0, 8010a2a <_svfiprintf_r+0xe6>
 80109f2:	06d0      	lsls	r0, r2, #27
 80109f4:	bf44      	itt	mi
 80109f6:	2320      	movmi	r3, #32
 80109f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109fc:	0711      	lsls	r1, r2, #28
 80109fe:	bf44      	itt	mi
 8010a00:	232b      	movmi	r3, #43	; 0x2b
 8010a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a06:	f89a 3000 	ldrb.w	r3, [sl]
 8010a0a:	2b2a      	cmp	r3, #42	; 0x2a
 8010a0c:	d015      	beq.n	8010a3a <_svfiprintf_r+0xf6>
 8010a0e:	9a07      	ldr	r2, [sp, #28]
 8010a10:	4654      	mov	r4, sl
 8010a12:	2000      	movs	r0, #0
 8010a14:	f04f 0c0a 	mov.w	ip, #10
 8010a18:	4621      	mov	r1, r4
 8010a1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a1e:	3b30      	subs	r3, #48	; 0x30
 8010a20:	2b09      	cmp	r3, #9
 8010a22:	d94e      	bls.n	8010ac2 <_svfiprintf_r+0x17e>
 8010a24:	b1b0      	cbz	r0, 8010a54 <_svfiprintf_r+0x110>
 8010a26:	9207      	str	r2, [sp, #28]
 8010a28:	e014      	b.n	8010a54 <_svfiprintf_r+0x110>
 8010a2a:	eba0 0308 	sub.w	r3, r0, r8
 8010a2e:	fa09 f303 	lsl.w	r3, r9, r3
 8010a32:	4313      	orrs	r3, r2
 8010a34:	9304      	str	r3, [sp, #16]
 8010a36:	46a2      	mov	sl, r4
 8010a38:	e7d2      	b.n	80109e0 <_svfiprintf_r+0x9c>
 8010a3a:	9b03      	ldr	r3, [sp, #12]
 8010a3c:	1d19      	adds	r1, r3, #4
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	9103      	str	r1, [sp, #12]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	bfbb      	ittet	lt
 8010a46:	425b      	neglt	r3, r3
 8010a48:	f042 0202 	orrlt.w	r2, r2, #2
 8010a4c:	9307      	strge	r3, [sp, #28]
 8010a4e:	9307      	strlt	r3, [sp, #28]
 8010a50:	bfb8      	it	lt
 8010a52:	9204      	strlt	r2, [sp, #16]
 8010a54:	7823      	ldrb	r3, [r4, #0]
 8010a56:	2b2e      	cmp	r3, #46	; 0x2e
 8010a58:	d10c      	bne.n	8010a74 <_svfiprintf_r+0x130>
 8010a5a:	7863      	ldrb	r3, [r4, #1]
 8010a5c:	2b2a      	cmp	r3, #42	; 0x2a
 8010a5e:	d135      	bne.n	8010acc <_svfiprintf_r+0x188>
 8010a60:	9b03      	ldr	r3, [sp, #12]
 8010a62:	1d1a      	adds	r2, r3, #4
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	9203      	str	r2, [sp, #12]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	bfb8      	it	lt
 8010a6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a70:	3402      	adds	r4, #2
 8010a72:	9305      	str	r3, [sp, #20]
 8010a74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010b40 <_svfiprintf_r+0x1fc>
 8010a78:	7821      	ldrb	r1, [r4, #0]
 8010a7a:	2203      	movs	r2, #3
 8010a7c:	4650      	mov	r0, sl
 8010a7e:	f7ef fbaf 	bl	80001e0 <memchr>
 8010a82:	b140      	cbz	r0, 8010a96 <_svfiprintf_r+0x152>
 8010a84:	2340      	movs	r3, #64	; 0x40
 8010a86:	eba0 000a 	sub.w	r0, r0, sl
 8010a8a:	fa03 f000 	lsl.w	r0, r3, r0
 8010a8e:	9b04      	ldr	r3, [sp, #16]
 8010a90:	4303      	orrs	r3, r0
 8010a92:	3401      	adds	r4, #1
 8010a94:	9304      	str	r3, [sp, #16]
 8010a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a9a:	4826      	ldr	r0, [pc, #152]	; (8010b34 <_svfiprintf_r+0x1f0>)
 8010a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010aa0:	2206      	movs	r2, #6
 8010aa2:	f7ef fb9d 	bl	80001e0 <memchr>
 8010aa6:	2800      	cmp	r0, #0
 8010aa8:	d038      	beq.n	8010b1c <_svfiprintf_r+0x1d8>
 8010aaa:	4b23      	ldr	r3, [pc, #140]	; (8010b38 <_svfiprintf_r+0x1f4>)
 8010aac:	bb1b      	cbnz	r3, 8010af6 <_svfiprintf_r+0x1b2>
 8010aae:	9b03      	ldr	r3, [sp, #12]
 8010ab0:	3307      	adds	r3, #7
 8010ab2:	f023 0307 	bic.w	r3, r3, #7
 8010ab6:	3308      	adds	r3, #8
 8010ab8:	9303      	str	r3, [sp, #12]
 8010aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010abc:	4433      	add	r3, r6
 8010abe:	9309      	str	r3, [sp, #36]	; 0x24
 8010ac0:	e767      	b.n	8010992 <_svfiprintf_r+0x4e>
 8010ac2:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ac6:	460c      	mov	r4, r1
 8010ac8:	2001      	movs	r0, #1
 8010aca:	e7a5      	b.n	8010a18 <_svfiprintf_r+0xd4>
 8010acc:	2300      	movs	r3, #0
 8010ace:	3401      	adds	r4, #1
 8010ad0:	9305      	str	r3, [sp, #20]
 8010ad2:	4619      	mov	r1, r3
 8010ad4:	f04f 0c0a 	mov.w	ip, #10
 8010ad8:	4620      	mov	r0, r4
 8010ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ade:	3a30      	subs	r2, #48	; 0x30
 8010ae0:	2a09      	cmp	r2, #9
 8010ae2:	d903      	bls.n	8010aec <_svfiprintf_r+0x1a8>
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d0c5      	beq.n	8010a74 <_svfiprintf_r+0x130>
 8010ae8:	9105      	str	r1, [sp, #20]
 8010aea:	e7c3      	b.n	8010a74 <_svfiprintf_r+0x130>
 8010aec:	fb0c 2101 	mla	r1, ip, r1, r2
 8010af0:	4604      	mov	r4, r0
 8010af2:	2301      	movs	r3, #1
 8010af4:	e7f0      	b.n	8010ad8 <_svfiprintf_r+0x194>
 8010af6:	ab03      	add	r3, sp, #12
 8010af8:	9300      	str	r3, [sp, #0]
 8010afa:	462a      	mov	r2, r5
 8010afc:	4b0f      	ldr	r3, [pc, #60]	; (8010b3c <_svfiprintf_r+0x1f8>)
 8010afe:	a904      	add	r1, sp, #16
 8010b00:	4638      	mov	r0, r7
 8010b02:	f7fb fee9 	bl	800c8d8 <_printf_float>
 8010b06:	1c42      	adds	r2, r0, #1
 8010b08:	4606      	mov	r6, r0
 8010b0a:	d1d6      	bne.n	8010aba <_svfiprintf_r+0x176>
 8010b0c:	89ab      	ldrh	r3, [r5, #12]
 8010b0e:	065b      	lsls	r3, r3, #25
 8010b10:	f53f af2c 	bmi.w	801096c <_svfiprintf_r+0x28>
 8010b14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b16:	b01d      	add	sp, #116	; 0x74
 8010b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b1c:	ab03      	add	r3, sp, #12
 8010b1e:	9300      	str	r3, [sp, #0]
 8010b20:	462a      	mov	r2, r5
 8010b22:	4b06      	ldr	r3, [pc, #24]	; (8010b3c <_svfiprintf_r+0x1f8>)
 8010b24:	a904      	add	r1, sp, #16
 8010b26:	4638      	mov	r0, r7
 8010b28:	f7fc f97a 	bl	800ce20 <_printf_i>
 8010b2c:	e7eb      	b.n	8010b06 <_svfiprintf_r+0x1c2>
 8010b2e:	bf00      	nop
 8010b30:	08011a34 	.word	0x08011a34
 8010b34:	08011a3e 	.word	0x08011a3e
 8010b38:	0800c8d9 	.word	0x0800c8d9
 8010b3c:	0801088d 	.word	0x0801088d
 8010b40:	08011a3a 	.word	0x08011a3a

08010b44 <__sfputc_r>:
 8010b44:	6893      	ldr	r3, [r2, #8]
 8010b46:	3b01      	subs	r3, #1
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	b410      	push	{r4}
 8010b4c:	6093      	str	r3, [r2, #8]
 8010b4e:	da08      	bge.n	8010b62 <__sfputc_r+0x1e>
 8010b50:	6994      	ldr	r4, [r2, #24]
 8010b52:	42a3      	cmp	r3, r4
 8010b54:	db01      	blt.n	8010b5a <__sfputc_r+0x16>
 8010b56:	290a      	cmp	r1, #10
 8010b58:	d103      	bne.n	8010b62 <__sfputc_r+0x1e>
 8010b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b5e:	f7fd bbf7 	b.w	800e350 <__swbuf_r>
 8010b62:	6813      	ldr	r3, [r2, #0]
 8010b64:	1c58      	adds	r0, r3, #1
 8010b66:	6010      	str	r0, [r2, #0]
 8010b68:	7019      	strb	r1, [r3, #0]
 8010b6a:	4608      	mov	r0, r1
 8010b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b70:	4770      	bx	lr

08010b72 <__sfputs_r>:
 8010b72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b74:	4606      	mov	r6, r0
 8010b76:	460f      	mov	r7, r1
 8010b78:	4614      	mov	r4, r2
 8010b7a:	18d5      	adds	r5, r2, r3
 8010b7c:	42ac      	cmp	r4, r5
 8010b7e:	d101      	bne.n	8010b84 <__sfputs_r+0x12>
 8010b80:	2000      	movs	r0, #0
 8010b82:	e007      	b.n	8010b94 <__sfputs_r+0x22>
 8010b84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b88:	463a      	mov	r2, r7
 8010b8a:	4630      	mov	r0, r6
 8010b8c:	f7ff ffda 	bl	8010b44 <__sfputc_r>
 8010b90:	1c43      	adds	r3, r0, #1
 8010b92:	d1f3      	bne.n	8010b7c <__sfputs_r+0xa>
 8010b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010b98 <_vfiprintf_r>:
 8010b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b9c:	460d      	mov	r5, r1
 8010b9e:	b09d      	sub	sp, #116	; 0x74
 8010ba0:	4614      	mov	r4, r2
 8010ba2:	4698      	mov	r8, r3
 8010ba4:	4606      	mov	r6, r0
 8010ba6:	b118      	cbz	r0, 8010bb0 <_vfiprintf_r+0x18>
 8010ba8:	6983      	ldr	r3, [r0, #24]
 8010baa:	b90b      	cbnz	r3, 8010bb0 <_vfiprintf_r+0x18>
 8010bac:	f7fe fc24 	bl	800f3f8 <__sinit>
 8010bb0:	4b89      	ldr	r3, [pc, #548]	; (8010dd8 <_vfiprintf_r+0x240>)
 8010bb2:	429d      	cmp	r5, r3
 8010bb4:	d11b      	bne.n	8010bee <_vfiprintf_r+0x56>
 8010bb6:	6875      	ldr	r5, [r6, #4]
 8010bb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010bba:	07d9      	lsls	r1, r3, #31
 8010bbc:	d405      	bmi.n	8010bca <_vfiprintf_r+0x32>
 8010bbe:	89ab      	ldrh	r3, [r5, #12]
 8010bc0:	059a      	lsls	r2, r3, #22
 8010bc2:	d402      	bmi.n	8010bca <_vfiprintf_r+0x32>
 8010bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010bc6:	f7ff f828 	bl	800fc1a <__retarget_lock_acquire_recursive>
 8010bca:	89ab      	ldrh	r3, [r5, #12]
 8010bcc:	071b      	lsls	r3, r3, #28
 8010bce:	d501      	bpl.n	8010bd4 <_vfiprintf_r+0x3c>
 8010bd0:	692b      	ldr	r3, [r5, #16]
 8010bd2:	b9eb      	cbnz	r3, 8010c10 <_vfiprintf_r+0x78>
 8010bd4:	4629      	mov	r1, r5
 8010bd6:	4630      	mov	r0, r6
 8010bd8:	f7fd fc0c 	bl	800e3f4 <__swsetup_r>
 8010bdc:	b1c0      	cbz	r0, 8010c10 <_vfiprintf_r+0x78>
 8010bde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010be0:	07dc      	lsls	r4, r3, #31
 8010be2:	d50e      	bpl.n	8010c02 <_vfiprintf_r+0x6a>
 8010be4:	f04f 30ff 	mov.w	r0, #4294967295
 8010be8:	b01d      	add	sp, #116	; 0x74
 8010bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bee:	4b7b      	ldr	r3, [pc, #492]	; (8010ddc <_vfiprintf_r+0x244>)
 8010bf0:	429d      	cmp	r5, r3
 8010bf2:	d101      	bne.n	8010bf8 <_vfiprintf_r+0x60>
 8010bf4:	68b5      	ldr	r5, [r6, #8]
 8010bf6:	e7df      	b.n	8010bb8 <_vfiprintf_r+0x20>
 8010bf8:	4b79      	ldr	r3, [pc, #484]	; (8010de0 <_vfiprintf_r+0x248>)
 8010bfa:	429d      	cmp	r5, r3
 8010bfc:	bf08      	it	eq
 8010bfe:	68f5      	ldreq	r5, [r6, #12]
 8010c00:	e7da      	b.n	8010bb8 <_vfiprintf_r+0x20>
 8010c02:	89ab      	ldrh	r3, [r5, #12]
 8010c04:	0598      	lsls	r0, r3, #22
 8010c06:	d4ed      	bmi.n	8010be4 <_vfiprintf_r+0x4c>
 8010c08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c0a:	f7ff f807 	bl	800fc1c <__retarget_lock_release_recursive>
 8010c0e:	e7e9      	b.n	8010be4 <_vfiprintf_r+0x4c>
 8010c10:	2300      	movs	r3, #0
 8010c12:	9309      	str	r3, [sp, #36]	; 0x24
 8010c14:	2320      	movs	r3, #32
 8010c16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c1e:	2330      	movs	r3, #48	; 0x30
 8010c20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010de4 <_vfiprintf_r+0x24c>
 8010c24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c28:	f04f 0901 	mov.w	r9, #1
 8010c2c:	4623      	mov	r3, r4
 8010c2e:	469a      	mov	sl, r3
 8010c30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c34:	b10a      	cbz	r2, 8010c3a <_vfiprintf_r+0xa2>
 8010c36:	2a25      	cmp	r2, #37	; 0x25
 8010c38:	d1f9      	bne.n	8010c2e <_vfiprintf_r+0x96>
 8010c3a:	ebba 0b04 	subs.w	fp, sl, r4
 8010c3e:	d00b      	beq.n	8010c58 <_vfiprintf_r+0xc0>
 8010c40:	465b      	mov	r3, fp
 8010c42:	4622      	mov	r2, r4
 8010c44:	4629      	mov	r1, r5
 8010c46:	4630      	mov	r0, r6
 8010c48:	f7ff ff93 	bl	8010b72 <__sfputs_r>
 8010c4c:	3001      	adds	r0, #1
 8010c4e:	f000 80aa 	beq.w	8010da6 <_vfiprintf_r+0x20e>
 8010c52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c54:	445a      	add	r2, fp
 8010c56:	9209      	str	r2, [sp, #36]	; 0x24
 8010c58:	f89a 3000 	ldrb.w	r3, [sl]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	f000 80a2 	beq.w	8010da6 <_vfiprintf_r+0x20e>
 8010c62:	2300      	movs	r3, #0
 8010c64:	f04f 32ff 	mov.w	r2, #4294967295
 8010c68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c6c:	f10a 0a01 	add.w	sl, sl, #1
 8010c70:	9304      	str	r3, [sp, #16]
 8010c72:	9307      	str	r3, [sp, #28]
 8010c74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010c78:	931a      	str	r3, [sp, #104]	; 0x68
 8010c7a:	4654      	mov	r4, sl
 8010c7c:	2205      	movs	r2, #5
 8010c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c82:	4858      	ldr	r0, [pc, #352]	; (8010de4 <_vfiprintf_r+0x24c>)
 8010c84:	f7ef faac 	bl	80001e0 <memchr>
 8010c88:	9a04      	ldr	r2, [sp, #16]
 8010c8a:	b9d8      	cbnz	r0, 8010cc4 <_vfiprintf_r+0x12c>
 8010c8c:	06d1      	lsls	r1, r2, #27
 8010c8e:	bf44      	itt	mi
 8010c90:	2320      	movmi	r3, #32
 8010c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c96:	0713      	lsls	r3, r2, #28
 8010c98:	bf44      	itt	mi
 8010c9a:	232b      	movmi	r3, #43	; 0x2b
 8010c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8010ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8010ca6:	d015      	beq.n	8010cd4 <_vfiprintf_r+0x13c>
 8010ca8:	9a07      	ldr	r2, [sp, #28]
 8010caa:	4654      	mov	r4, sl
 8010cac:	2000      	movs	r0, #0
 8010cae:	f04f 0c0a 	mov.w	ip, #10
 8010cb2:	4621      	mov	r1, r4
 8010cb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cb8:	3b30      	subs	r3, #48	; 0x30
 8010cba:	2b09      	cmp	r3, #9
 8010cbc:	d94e      	bls.n	8010d5c <_vfiprintf_r+0x1c4>
 8010cbe:	b1b0      	cbz	r0, 8010cee <_vfiprintf_r+0x156>
 8010cc0:	9207      	str	r2, [sp, #28]
 8010cc2:	e014      	b.n	8010cee <_vfiprintf_r+0x156>
 8010cc4:	eba0 0308 	sub.w	r3, r0, r8
 8010cc8:	fa09 f303 	lsl.w	r3, r9, r3
 8010ccc:	4313      	orrs	r3, r2
 8010cce:	9304      	str	r3, [sp, #16]
 8010cd0:	46a2      	mov	sl, r4
 8010cd2:	e7d2      	b.n	8010c7a <_vfiprintf_r+0xe2>
 8010cd4:	9b03      	ldr	r3, [sp, #12]
 8010cd6:	1d19      	adds	r1, r3, #4
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	9103      	str	r1, [sp, #12]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	bfbb      	ittet	lt
 8010ce0:	425b      	neglt	r3, r3
 8010ce2:	f042 0202 	orrlt.w	r2, r2, #2
 8010ce6:	9307      	strge	r3, [sp, #28]
 8010ce8:	9307      	strlt	r3, [sp, #28]
 8010cea:	bfb8      	it	lt
 8010cec:	9204      	strlt	r2, [sp, #16]
 8010cee:	7823      	ldrb	r3, [r4, #0]
 8010cf0:	2b2e      	cmp	r3, #46	; 0x2e
 8010cf2:	d10c      	bne.n	8010d0e <_vfiprintf_r+0x176>
 8010cf4:	7863      	ldrb	r3, [r4, #1]
 8010cf6:	2b2a      	cmp	r3, #42	; 0x2a
 8010cf8:	d135      	bne.n	8010d66 <_vfiprintf_r+0x1ce>
 8010cfa:	9b03      	ldr	r3, [sp, #12]
 8010cfc:	1d1a      	adds	r2, r3, #4
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	9203      	str	r2, [sp, #12]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	bfb8      	it	lt
 8010d06:	f04f 33ff 	movlt.w	r3, #4294967295
 8010d0a:	3402      	adds	r4, #2
 8010d0c:	9305      	str	r3, [sp, #20]
 8010d0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010df4 <_vfiprintf_r+0x25c>
 8010d12:	7821      	ldrb	r1, [r4, #0]
 8010d14:	2203      	movs	r2, #3
 8010d16:	4650      	mov	r0, sl
 8010d18:	f7ef fa62 	bl	80001e0 <memchr>
 8010d1c:	b140      	cbz	r0, 8010d30 <_vfiprintf_r+0x198>
 8010d1e:	2340      	movs	r3, #64	; 0x40
 8010d20:	eba0 000a 	sub.w	r0, r0, sl
 8010d24:	fa03 f000 	lsl.w	r0, r3, r0
 8010d28:	9b04      	ldr	r3, [sp, #16]
 8010d2a:	4303      	orrs	r3, r0
 8010d2c:	3401      	adds	r4, #1
 8010d2e:	9304      	str	r3, [sp, #16]
 8010d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d34:	482c      	ldr	r0, [pc, #176]	; (8010de8 <_vfiprintf_r+0x250>)
 8010d36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d3a:	2206      	movs	r2, #6
 8010d3c:	f7ef fa50 	bl	80001e0 <memchr>
 8010d40:	2800      	cmp	r0, #0
 8010d42:	d03f      	beq.n	8010dc4 <_vfiprintf_r+0x22c>
 8010d44:	4b29      	ldr	r3, [pc, #164]	; (8010dec <_vfiprintf_r+0x254>)
 8010d46:	bb1b      	cbnz	r3, 8010d90 <_vfiprintf_r+0x1f8>
 8010d48:	9b03      	ldr	r3, [sp, #12]
 8010d4a:	3307      	adds	r3, #7
 8010d4c:	f023 0307 	bic.w	r3, r3, #7
 8010d50:	3308      	adds	r3, #8
 8010d52:	9303      	str	r3, [sp, #12]
 8010d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d56:	443b      	add	r3, r7
 8010d58:	9309      	str	r3, [sp, #36]	; 0x24
 8010d5a:	e767      	b.n	8010c2c <_vfiprintf_r+0x94>
 8010d5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d60:	460c      	mov	r4, r1
 8010d62:	2001      	movs	r0, #1
 8010d64:	e7a5      	b.n	8010cb2 <_vfiprintf_r+0x11a>
 8010d66:	2300      	movs	r3, #0
 8010d68:	3401      	adds	r4, #1
 8010d6a:	9305      	str	r3, [sp, #20]
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	f04f 0c0a 	mov.w	ip, #10
 8010d72:	4620      	mov	r0, r4
 8010d74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d78:	3a30      	subs	r2, #48	; 0x30
 8010d7a:	2a09      	cmp	r2, #9
 8010d7c:	d903      	bls.n	8010d86 <_vfiprintf_r+0x1ee>
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d0c5      	beq.n	8010d0e <_vfiprintf_r+0x176>
 8010d82:	9105      	str	r1, [sp, #20]
 8010d84:	e7c3      	b.n	8010d0e <_vfiprintf_r+0x176>
 8010d86:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d8a:	4604      	mov	r4, r0
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	e7f0      	b.n	8010d72 <_vfiprintf_r+0x1da>
 8010d90:	ab03      	add	r3, sp, #12
 8010d92:	9300      	str	r3, [sp, #0]
 8010d94:	462a      	mov	r2, r5
 8010d96:	4b16      	ldr	r3, [pc, #88]	; (8010df0 <_vfiprintf_r+0x258>)
 8010d98:	a904      	add	r1, sp, #16
 8010d9a:	4630      	mov	r0, r6
 8010d9c:	f7fb fd9c 	bl	800c8d8 <_printf_float>
 8010da0:	4607      	mov	r7, r0
 8010da2:	1c78      	adds	r0, r7, #1
 8010da4:	d1d6      	bne.n	8010d54 <_vfiprintf_r+0x1bc>
 8010da6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010da8:	07d9      	lsls	r1, r3, #31
 8010daa:	d405      	bmi.n	8010db8 <_vfiprintf_r+0x220>
 8010dac:	89ab      	ldrh	r3, [r5, #12]
 8010dae:	059a      	lsls	r2, r3, #22
 8010db0:	d402      	bmi.n	8010db8 <_vfiprintf_r+0x220>
 8010db2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010db4:	f7fe ff32 	bl	800fc1c <__retarget_lock_release_recursive>
 8010db8:	89ab      	ldrh	r3, [r5, #12]
 8010dba:	065b      	lsls	r3, r3, #25
 8010dbc:	f53f af12 	bmi.w	8010be4 <_vfiprintf_r+0x4c>
 8010dc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010dc2:	e711      	b.n	8010be8 <_vfiprintf_r+0x50>
 8010dc4:	ab03      	add	r3, sp, #12
 8010dc6:	9300      	str	r3, [sp, #0]
 8010dc8:	462a      	mov	r2, r5
 8010dca:	4b09      	ldr	r3, [pc, #36]	; (8010df0 <_vfiprintf_r+0x258>)
 8010dcc:	a904      	add	r1, sp, #16
 8010dce:	4630      	mov	r0, r6
 8010dd0:	f7fc f826 	bl	800ce20 <_printf_i>
 8010dd4:	e7e4      	b.n	8010da0 <_vfiprintf_r+0x208>
 8010dd6:	bf00      	nop
 8010dd8:	0801181c 	.word	0x0801181c
 8010ddc:	0801183c 	.word	0x0801183c
 8010de0:	080117fc 	.word	0x080117fc
 8010de4:	08011a34 	.word	0x08011a34
 8010de8:	08011a3e 	.word	0x08011a3e
 8010dec:	0800c8d9 	.word	0x0800c8d9
 8010df0:	08010b73 	.word	0x08010b73
 8010df4:	08011a3a 	.word	0x08011a3a

08010df8 <nan>:
 8010df8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010e00 <nan+0x8>
 8010dfc:	4770      	bx	lr
 8010dfe:	bf00      	nop
 8010e00:	00000000 	.word	0x00000000
 8010e04:	7ff80000 	.word	0x7ff80000

08010e08 <_sbrk_r>:
 8010e08:	b538      	push	{r3, r4, r5, lr}
 8010e0a:	4d06      	ldr	r5, [pc, #24]	; (8010e24 <_sbrk_r+0x1c>)
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	4604      	mov	r4, r0
 8010e10:	4608      	mov	r0, r1
 8010e12:	602b      	str	r3, [r5, #0]
 8010e14:	f7f4 fb96 	bl	8005544 <_sbrk>
 8010e18:	1c43      	adds	r3, r0, #1
 8010e1a:	d102      	bne.n	8010e22 <_sbrk_r+0x1a>
 8010e1c:	682b      	ldr	r3, [r5, #0]
 8010e1e:	b103      	cbz	r3, 8010e22 <_sbrk_r+0x1a>
 8010e20:	6023      	str	r3, [r4, #0]
 8010e22:	bd38      	pop	{r3, r4, r5, pc}
 8010e24:	200147c4 	.word	0x200147c4

08010e28 <__sread>:
 8010e28:	b510      	push	{r4, lr}
 8010e2a:	460c      	mov	r4, r1
 8010e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e30:	f000 f93a 	bl	80110a8 <_read_r>
 8010e34:	2800      	cmp	r0, #0
 8010e36:	bfab      	itete	ge
 8010e38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010e3a:	89a3      	ldrhlt	r3, [r4, #12]
 8010e3c:	181b      	addge	r3, r3, r0
 8010e3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010e42:	bfac      	ite	ge
 8010e44:	6563      	strge	r3, [r4, #84]	; 0x54
 8010e46:	81a3      	strhlt	r3, [r4, #12]
 8010e48:	bd10      	pop	{r4, pc}

08010e4a <__swrite>:
 8010e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e4e:	461f      	mov	r7, r3
 8010e50:	898b      	ldrh	r3, [r1, #12]
 8010e52:	05db      	lsls	r3, r3, #23
 8010e54:	4605      	mov	r5, r0
 8010e56:	460c      	mov	r4, r1
 8010e58:	4616      	mov	r6, r2
 8010e5a:	d505      	bpl.n	8010e68 <__swrite+0x1e>
 8010e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e60:	2302      	movs	r3, #2
 8010e62:	2200      	movs	r2, #0
 8010e64:	f000 f8b8 	bl	8010fd8 <_lseek_r>
 8010e68:	89a3      	ldrh	r3, [r4, #12]
 8010e6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010e72:	81a3      	strh	r3, [r4, #12]
 8010e74:	4632      	mov	r2, r6
 8010e76:	463b      	mov	r3, r7
 8010e78:	4628      	mov	r0, r5
 8010e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e7e:	f000 b837 	b.w	8010ef0 <_write_r>

08010e82 <__sseek>:
 8010e82:	b510      	push	{r4, lr}
 8010e84:	460c      	mov	r4, r1
 8010e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e8a:	f000 f8a5 	bl	8010fd8 <_lseek_r>
 8010e8e:	1c43      	adds	r3, r0, #1
 8010e90:	89a3      	ldrh	r3, [r4, #12]
 8010e92:	bf15      	itete	ne
 8010e94:	6560      	strne	r0, [r4, #84]	; 0x54
 8010e96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010e9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010e9e:	81a3      	strheq	r3, [r4, #12]
 8010ea0:	bf18      	it	ne
 8010ea2:	81a3      	strhne	r3, [r4, #12]
 8010ea4:	bd10      	pop	{r4, pc}

08010ea6 <__sclose>:
 8010ea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eaa:	f000 b851 	b.w	8010f50 <_close_r>

08010eae <strncmp>:
 8010eae:	b510      	push	{r4, lr}
 8010eb0:	b17a      	cbz	r2, 8010ed2 <strncmp+0x24>
 8010eb2:	4603      	mov	r3, r0
 8010eb4:	3901      	subs	r1, #1
 8010eb6:	1884      	adds	r4, r0, r2
 8010eb8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010ebc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010ec0:	4290      	cmp	r0, r2
 8010ec2:	d101      	bne.n	8010ec8 <strncmp+0x1a>
 8010ec4:	42a3      	cmp	r3, r4
 8010ec6:	d101      	bne.n	8010ecc <strncmp+0x1e>
 8010ec8:	1a80      	subs	r0, r0, r2
 8010eca:	bd10      	pop	{r4, pc}
 8010ecc:	2800      	cmp	r0, #0
 8010ece:	d1f3      	bne.n	8010eb8 <strncmp+0xa>
 8010ed0:	e7fa      	b.n	8010ec8 <strncmp+0x1a>
 8010ed2:	4610      	mov	r0, r2
 8010ed4:	e7f9      	b.n	8010eca <strncmp+0x1c>

08010ed6 <__ascii_wctomb>:
 8010ed6:	b149      	cbz	r1, 8010eec <__ascii_wctomb+0x16>
 8010ed8:	2aff      	cmp	r2, #255	; 0xff
 8010eda:	bf85      	ittet	hi
 8010edc:	238a      	movhi	r3, #138	; 0x8a
 8010ede:	6003      	strhi	r3, [r0, #0]
 8010ee0:	700a      	strbls	r2, [r1, #0]
 8010ee2:	f04f 30ff 	movhi.w	r0, #4294967295
 8010ee6:	bf98      	it	ls
 8010ee8:	2001      	movls	r0, #1
 8010eea:	4770      	bx	lr
 8010eec:	4608      	mov	r0, r1
 8010eee:	4770      	bx	lr

08010ef0 <_write_r>:
 8010ef0:	b538      	push	{r3, r4, r5, lr}
 8010ef2:	4d07      	ldr	r5, [pc, #28]	; (8010f10 <_write_r+0x20>)
 8010ef4:	4604      	mov	r4, r0
 8010ef6:	4608      	mov	r0, r1
 8010ef8:	4611      	mov	r1, r2
 8010efa:	2200      	movs	r2, #0
 8010efc:	602a      	str	r2, [r5, #0]
 8010efe:	461a      	mov	r2, r3
 8010f00:	f7f4 facf 	bl	80054a2 <_write>
 8010f04:	1c43      	adds	r3, r0, #1
 8010f06:	d102      	bne.n	8010f0e <_write_r+0x1e>
 8010f08:	682b      	ldr	r3, [r5, #0]
 8010f0a:	b103      	cbz	r3, 8010f0e <_write_r+0x1e>
 8010f0c:	6023      	str	r3, [r4, #0]
 8010f0e:	bd38      	pop	{r3, r4, r5, pc}
 8010f10:	200147c4 	.word	0x200147c4

08010f14 <__assert_func>:
 8010f14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010f16:	4614      	mov	r4, r2
 8010f18:	461a      	mov	r2, r3
 8010f1a:	4b09      	ldr	r3, [pc, #36]	; (8010f40 <__assert_func+0x2c>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4605      	mov	r5, r0
 8010f20:	68d8      	ldr	r0, [r3, #12]
 8010f22:	b14c      	cbz	r4, 8010f38 <__assert_func+0x24>
 8010f24:	4b07      	ldr	r3, [pc, #28]	; (8010f44 <__assert_func+0x30>)
 8010f26:	9100      	str	r1, [sp, #0]
 8010f28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010f2c:	4906      	ldr	r1, [pc, #24]	; (8010f48 <__assert_func+0x34>)
 8010f2e:	462b      	mov	r3, r5
 8010f30:	f000 f81e 	bl	8010f70 <fiprintf>
 8010f34:	f000 f8ca 	bl	80110cc <abort>
 8010f38:	4b04      	ldr	r3, [pc, #16]	; (8010f4c <__assert_func+0x38>)
 8010f3a:	461c      	mov	r4, r3
 8010f3c:	e7f3      	b.n	8010f26 <__assert_func+0x12>
 8010f3e:	bf00      	nop
 8010f40:	2000002c 	.word	0x2000002c
 8010f44:	08011a45 	.word	0x08011a45
 8010f48:	08011a52 	.word	0x08011a52
 8010f4c:	08011a80 	.word	0x08011a80

08010f50 <_close_r>:
 8010f50:	b538      	push	{r3, r4, r5, lr}
 8010f52:	4d06      	ldr	r5, [pc, #24]	; (8010f6c <_close_r+0x1c>)
 8010f54:	2300      	movs	r3, #0
 8010f56:	4604      	mov	r4, r0
 8010f58:	4608      	mov	r0, r1
 8010f5a:	602b      	str	r3, [r5, #0]
 8010f5c:	f7f4 fabd 	bl	80054da <_close>
 8010f60:	1c43      	adds	r3, r0, #1
 8010f62:	d102      	bne.n	8010f6a <_close_r+0x1a>
 8010f64:	682b      	ldr	r3, [r5, #0]
 8010f66:	b103      	cbz	r3, 8010f6a <_close_r+0x1a>
 8010f68:	6023      	str	r3, [r4, #0]
 8010f6a:	bd38      	pop	{r3, r4, r5, pc}
 8010f6c:	200147c4 	.word	0x200147c4

08010f70 <fiprintf>:
 8010f70:	b40e      	push	{r1, r2, r3}
 8010f72:	b503      	push	{r0, r1, lr}
 8010f74:	4601      	mov	r1, r0
 8010f76:	ab03      	add	r3, sp, #12
 8010f78:	4805      	ldr	r0, [pc, #20]	; (8010f90 <fiprintf+0x20>)
 8010f7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f7e:	6800      	ldr	r0, [r0, #0]
 8010f80:	9301      	str	r3, [sp, #4]
 8010f82:	f7ff fe09 	bl	8010b98 <_vfiprintf_r>
 8010f86:	b002      	add	sp, #8
 8010f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f8c:	b003      	add	sp, #12
 8010f8e:	4770      	bx	lr
 8010f90:	2000002c 	.word	0x2000002c

08010f94 <_fstat_r>:
 8010f94:	b538      	push	{r3, r4, r5, lr}
 8010f96:	4d07      	ldr	r5, [pc, #28]	; (8010fb4 <_fstat_r+0x20>)
 8010f98:	2300      	movs	r3, #0
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	4608      	mov	r0, r1
 8010f9e:	4611      	mov	r1, r2
 8010fa0:	602b      	str	r3, [r5, #0]
 8010fa2:	f7f4 faa6 	bl	80054f2 <_fstat>
 8010fa6:	1c43      	adds	r3, r0, #1
 8010fa8:	d102      	bne.n	8010fb0 <_fstat_r+0x1c>
 8010faa:	682b      	ldr	r3, [r5, #0]
 8010fac:	b103      	cbz	r3, 8010fb0 <_fstat_r+0x1c>
 8010fae:	6023      	str	r3, [r4, #0]
 8010fb0:	bd38      	pop	{r3, r4, r5, pc}
 8010fb2:	bf00      	nop
 8010fb4:	200147c4 	.word	0x200147c4

08010fb8 <_isatty_r>:
 8010fb8:	b538      	push	{r3, r4, r5, lr}
 8010fba:	4d06      	ldr	r5, [pc, #24]	; (8010fd4 <_isatty_r+0x1c>)
 8010fbc:	2300      	movs	r3, #0
 8010fbe:	4604      	mov	r4, r0
 8010fc0:	4608      	mov	r0, r1
 8010fc2:	602b      	str	r3, [r5, #0]
 8010fc4:	f7f4 faa5 	bl	8005512 <_isatty>
 8010fc8:	1c43      	adds	r3, r0, #1
 8010fca:	d102      	bne.n	8010fd2 <_isatty_r+0x1a>
 8010fcc:	682b      	ldr	r3, [r5, #0]
 8010fce:	b103      	cbz	r3, 8010fd2 <_isatty_r+0x1a>
 8010fd0:	6023      	str	r3, [r4, #0]
 8010fd2:	bd38      	pop	{r3, r4, r5, pc}
 8010fd4:	200147c4 	.word	0x200147c4

08010fd8 <_lseek_r>:
 8010fd8:	b538      	push	{r3, r4, r5, lr}
 8010fda:	4d07      	ldr	r5, [pc, #28]	; (8010ff8 <_lseek_r+0x20>)
 8010fdc:	4604      	mov	r4, r0
 8010fde:	4608      	mov	r0, r1
 8010fe0:	4611      	mov	r1, r2
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	602a      	str	r2, [r5, #0]
 8010fe6:	461a      	mov	r2, r3
 8010fe8:	f7f4 fa9e 	bl	8005528 <_lseek>
 8010fec:	1c43      	adds	r3, r0, #1
 8010fee:	d102      	bne.n	8010ff6 <_lseek_r+0x1e>
 8010ff0:	682b      	ldr	r3, [r5, #0]
 8010ff2:	b103      	cbz	r3, 8010ff6 <_lseek_r+0x1e>
 8010ff4:	6023      	str	r3, [r4, #0]
 8010ff6:	bd38      	pop	{r3, r4, r5, pc}
 8010ff8:	200147c4 	.word	0x200147c4

08010ffc <memmove>:
 8010ffc:	4288      	cmp	r0, r1
 8010ffe:	b510      	push	{r4, lr}
 8011000:	eb01 0402 	add.w	r4, r1, r2
 8011004:	d902      	bls.n	801100c <memmove+0x10>
 8011006:	4284      	cmp	r4, r0
 8011008:	4623      	mov	r3, r4
 801100a:	d807      	bhi.n	801101c <memmove+0x20>
 801100c:	1e43      	subs	r3, r0, #1
 801100e:	42a1      	cmp	r1, r4
 8011010:	d008      	beq.n	8011024 <memmove+0x28>
 8011012:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011016:	f803 2f01 	strb.w	r2, [r3, #1]!
 801101a:	e7f8      	b.n	801100e <memmove+0x12>
 801101c:	4402      	add	r2, r0
 801101e:	4601      	mov	r1, r0
 8011020:	428a      	cmp	r2, r1
 8011022:	d100      	bne.n	8011026 <memmove+0x2a>
 8011024:	bd10      	pop	{r4, pc}
 8011026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801102a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801102e:	e7f7      	b.n	8011020 <memmove+0x24>

08011030 <__malloc_lock>:
 8011030:	4801      	ldr	r0, [pc, #4]	; (8011038 <__malloc_lock+0x8>)
 8011032:	f7fe bdf2 	b.w	800fc1a <__retarget_lock_acquire_recursive>
 8011036:	bf00      	nop
 8011038:	200147b8 	.word	0x200147b8

0801103c <__malloc_unlock>:
 801103c:	4801      	ldr	r0, [pc, #4]	; (8011044 <__malloc_unlock+0x8>)
 801103e:	f7fe bded 	b.w	800fc1c <__retarget_lock_release_recursive>
 8011042:	bf00      	nop
 8011044:	200147b8 	.word	0x200147b8

08011048 <_realloc_r>:
 8011048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801104c:	4680      	mov	r8, r0
 801104e:	4614      	mov	r4, r2
 8011050:	460e      	mov	r6, r1
 8011052:	b921      	cbnz	r1, 801105e <_realloc_r+0x16>
 8011054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011058:	4611      	mov	r1, r2
 801105a:	f7ff bba3 	b.w	80107a4 <_malloc_r>
 801105e:	b92a      	cbnz	r2, 801106c <_realloc_r+0x24>
 8011060:	f7ff fb34 	bl	80106cc <_free_r>
 8011064:	4625      	mov	r5, r4
 8011066:	4628      	mov	r0, r5
 8011068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801106c:	f000 f835 	bl	80110da <_malloc_usable_size_r>
 8011070:	4284      	cmp	r4, r0
 8011072:	4607      	mov	r7, r0
 8011074:	d802      	bhi.n	801107c <_realloc_r+0x34>
 8011076:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801107a:	d812      	bhi.n	80110a2 <_realloc_r+0x5a>
 801107c:	4621      	mov	r1, r4
 801107e:	4640      	mov	r0, r8
 8011080:	f7ff fb90 	bl	80107a4 <_malloc_r>
 8011084:	4605      	mov	r5, r0
 8011086:	2800      	cmp	r0, #0
 8011088:	d0ed      	beq.n	8011066 <_realloc_r+0x1e>
 801108a:	42bc      	cmp	r4, r7
 801108c:	4622      	mov	r2, r4
 801108e:	4631      	mov	r1, r6
 8011090:	bf28      	it	cs
 8011092:	463a      	movcs	r2, r7
 8011094:	f7fb fb6a 	bl	800c76c <memcpy>
 8011098:	4631      	mov	r1, r6
 801109a:	4640      	mov	r0, r8
 801109c:	f7ff fb16 	bl	80106cc <_free_r>
 80110a0:	e7e1      	b.n	8011066 <_realloc_r+0x1e>
 80110a2:	4635      	mov	r5, r6
 80110a4:	e7df      	b.n	8011066 <_realloc_r+0x1e>
	...

080110a8 <_read_r>:
 80110a8:	b538      	push	{r3, r4, r5, lr}
 80110aa:	4d07      	ldr	r5, [pc, #28]	; (80110c8 <_read_r+0x20>)
 80110ac:	4604      	mov	r4, r0
 80110ae:	4608      	mov	r0, r1
 80110b0:	4611      	mov	r1, r2
 80110b2:	2200      	movs	r2, #0
 80110b4:	602a      	str	r2, [r5, #0]
 80110b6:	461a      	mov	r2, r3
 80110b8:	f7f4 f9d6 	bl	8005468 <_read>
 80110bc:	1c43      	adds	r3, r0, #1
 80110be:	d102      	bne.n	80110c6 <_read_r+0x1e>
 80110c0:	682b      	ldr	r3, [r5, #0]
 80110c2:	b103      	cbz	r3, 80110c6 <_read_r+0x1e>
 80110c4:	6023      	str	r3, [r4, #0]
 80110c6:	bd38      	pop	{r3, r4, r5, pc}
 80110c8:	200147c4 	.word	0x200147c4

080110cc <abort>:
 80110cc:	b508      	push	{r3, lr}
 80110ce:	2006      	movs	r0, #6
 80110d0:	f000 f834 	bl	801113c <raise>
 80110d4:	2001      	movs	r0, #1
 80110d6:	f7f4 f9bd 	bl	8005454 <_exit>

080110da <_malloc_usable_size_r>:
 80110da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110de:	1f18      	subs	r0, r3, #4
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	bfbc      	itt	lt
 80110e4:	580b      	ldrlt	r3, [r1, r0]
 80110e6:	18c0      	addlt	r0, r0, r3
 80110e8:	4770      	bx	lr

080110ea <_raise_r>:
 80110ea:	291f      	cmp	r1, #31
 80110ec:	b538      	push	{r3, r4, r5, lr}
 80110ee:	4604      	mov	r4, r0
 80110f0:	460d      	mov	r5, r1
 80110f2:	d904      	bls.n	80110fe <_raise_r+0x14>
 80110f4:	2316      	movs	r3, #22
 80110f6:	6003      	str	r3, [r0, #0]
 80110f8:	f04f 30ff 	mov.w	r0, #4294967295
 80110fc:	bd38      	pop	{r3, r4, r5, pc}
 80110fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011100:	b112      	cbz	r2, 8011108 <_raise_r+0x1e>
 8011102:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011106:	b94b      	cbnz	r3, 801111c <_raise_r+0x32>
 8011108:	4620      	mov	r0, r4
 801110a:	f000 f831 	bl	8011170 <_getpid_r>
 801110e:	462a      	mov	r2, r5
 8011110:	4601      	mov	r1, r0
 8011112:	4620      	mov	r0, r4
 8011114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011118:	f000 b818 	b.w	801114c <_kill_r>
 801111c:	2b01      	cmp	r3, #1
 801111e:	d00a      	beq.n	8011136 <_raise_r+0x4c>
 8011120:	1c59      	adds	r1, r3, #1
 8011122:	d103      	bne.n	801112c <_raise_r+0x42>
 8011124:	2316      	movs	r3, #22
 8011126:	6003      	str	r3, [r0, #0]
 8011128:	2001      	movs	r0, #1
 801112a:	e7e7      	b.n	80110fc <_raise_r+0x12>
 801112c:	2400      	movs	r4, #0
 801112e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011132:	4628      	mov	r0, r5
 8011134:	4798      	blx	r3
 8011136:	2000      	movs	r0, #0
 8011138:	e7e0      	b.n	80110fc <_raise_r+0x12>
	...

0801113c <raise>:
 801113c:	4b02      	ldr	r3, [pc, #8]	; (8011148 <raise+0xc>)
 801113e:	4601      	mov	r1, r0
 8011140:	6818      	ldr	r0, [r3, #0]
 8011142:	f7ff bfd2 	b.w	80110ea <_raise_r>
 8011146:	bf00      	nop
 8011148:	2000002c 	.word	0x2000002c

0801114c <_kill_r>:
 801114c:	b538      	push	{r3, r4, r5, lr}
 801114e:	4d07      	ldr	r5, [pc, #28]	; (801116c <_kill_r+0x20>)
 8011150:	2300      	movs	r3, #0
 8011152:	4604      	mov	r4, r0
 8011154:	4608      	mov	r0, r1
 8011156:	4611      	mov	r1, r2
 8011158:	602b      	str	r3, [r5, #0]
 801115a:	f7f4 f96b 	bl	8005434 <_kill>
 801115e:	1c43      	adds	r3, r0, #1
 8011160:	d102      	bne.n	8011168 <_kill_r+0x1c>
 8011162:	682b      	ldr	r3, [r5, #0]
 8011164:	b103      	cbz	r3, 8011168 <_kill_r+0x1c>
 8011166:	6023      	str	r3, [r4, #0]
 8011168:	bd38      	pop	{r3, r4, r5, pc}
 801116a:	bf00      	nop
 801116c:	200147c4 	.word	0x200147c4

08011170 <_getpid_r>:
 8011170:	f7f4 b958 	b.w	8005424 <_getpid>

08011174 <_init>:
 8011174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011176:	bf00      	nop
 8011178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801117a:	bc08      	pop	{r3}
 801117c:	469e      	mov	lr, r3
 801117e:	4770      	bx	lr

08011180 <_fini>:
 8011180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011182:	bf00      	nop
 8011184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011186:	bc08      	pop	{r3}
 8011188:	469e      	mov	lr, r3
 801118a:	4770      	bx	lr
