// Seed: 3726194074
module module_0 (
    input wor id_0,
    output wire id_1,
    input uwire id_2,
    output uwire id_3,
    output supply1 id_4,
    input wand id_5
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input logic id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    output logic id_8,
    output wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri id_14
    , id_37,
    input wand id_15,
    output supply0 id_16,
    input wor id_17,
    output wor id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    input wand id_22,
    output wire id_23,
    input wor id_24,
    input supply0 id_25,
    input supply1 id_26,
    output wand id_27,
    input supply1 id_28,
    input supply0 id_29,
    input supply1 id_30,
    input tri id_31,
    input wor id_32,
    input tri1 id_33,
    input tri id_34,
    output wand id_35
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_19,
      id_35,
      id_24,
      id_27,
      id_14,
      id_13
  );
  wire id_38;
  initial id_8 <= id_3;
  assign id_0 = (id_37);
endmodule
