# wig: verilog test cases
# date: 20040322
#  use the   'useconfmodulename' directve to change all
#  verilog module names (if daughter is VHDL!)
# 
MIXCFG output.generate.verilog useconfname
# don't generate leaf files
MIXCFG output.generate.arch noleaf
MIXCFG output.generate.conf noleaf
MIXCFG output.generate.enty noleaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
MIXCFG output.delta remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# testcase checks:
MIXCFG log.limit.test.__E_ADD_PORTSIG_BRANCH 2
MIXCFG log.limit.test.__E_UNSPLICE_PORT 1
MIXCFG log.limit.test.__E_ 3

#!End
