INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.5 2to1 MULTIPLEXER/HDL Example 4.5 2to1 MULTIPLEXER.srcs/sources_1/imports/HDL Example 4.5 2to1 MULTIPLEXER/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_v
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.5 2to1 MULTIPLEXER/HDL Example 4.5 2to1 MULTIPLEXER.srcs/sources_1/imports/HDL Example 4.5 2to1 MULTIPLEXER/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.5 2to1 MULTIPLEXER/HDL Example 4.5 2to1 MULTIPLEXER.srcs/sim_1/imports/HDL Example 4.5 2to1 MULTIPLEXER/TB_HDL Example 4_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.5 2to1 MULTIPLEXER/HDL Example 4.5 2to1 MULTIPLEXER.srcs/sources_1/imports/HDL Example 4.5 2to1 MULTIPLEXER/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2_vhd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.5 2to1 MULTIPLEXER/HDL Example 4.5 2to1 MULTIPLEXER.srcs/sources_1/imports/HDL Example 4.5 2to1 MULTIPLEXER/mux2_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2_top'
