#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 15 14:39:13 2023
# Process ID: 8876
# Current directory: E:/FPGA/zhuanyeke/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2984 E:\FPGA\zhuanyeke\alarm_clock\alarm_clock.xpr
# Log file: E:/FPGA/zhuanyeke/alarm_clock/vivado.log
# Journal file: E:/FPGA/zhuanyeke/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/zhuanyeke/alarm_clock/alarm_clock.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/alarm_clock' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 787.016 ; gain = 161.621
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/constrs_2/new/key_seg.xdc]
Finished Parsing XDC File [E:/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/constrs_2/new/key_seg.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1100.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.484 ; gain = 375.270
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 17:22:35 2023...
