From a25ca6aa35c9bae2a8b846f4a6fee4c35ebec0af Mon Sep 17 00:00:00 2001
From: Diana Craciun <Diana.Craciun@freescale.com>
Date: Mon, 23 Mar 2015 16:56:31 +0200
Subject: [PATCH 026/132] Added GICV memory mapped registers.

In order to emulate a GICv2 guest under a GICv3 host the
system registers for GICV cannot be used.

Signed-off-by: Diana Craciun <Diana.Craciun@freescale.com>
Change-Id: Iff0136053869da20b1ab9b67c4737df5a55a8add
Reviewed-on: http://git.am.freescale.net:8181/33455
Reviewed-by: Stuart Yoder <stuart.yoder@freescale.com>
Tested-by: Stuart Yoder <stuart.yoder@freescale.com>
[Original patch from FSL LS2085 SDK EAR4.0]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi |    5 ++++-
 1 files changed, 4 insertions(+), 1 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
index 78befb0..eab619b 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
@@ -80,7 +80,10 @@
 	gic: interrupt-controller@6000000 {
 		compatible = "arm,gic-v3";
 		reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */
-		      <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */
+		      <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */
+		      <0x0 0x0c0c0000 0 0x2000>, /* GICC */
+		      <0x0 0x0c0d0000 0 0x1000>, /* GICH */
+		      <0x0 0x0c0e0000 0 0x2000>; /* GICV */
 		#interrupt-cells = <3>;
 		#address-cells = <2>;
 		#size-cells = <2>;
-- 
1.7.5.4

