<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1988"  onclick="showContent('inst_tag_1988')">config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1988_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1988_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1988_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1988_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1989"  onclick="showContent('inst_tag_1989')">config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1989_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1989_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1989_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1989_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1990"  onclick="showContent('inst_tag_1990')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1990_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1990_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1990_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1990_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1991"  onclick="showContent('inst_tag_1991')">config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1991_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1991_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1991_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1991_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1992"  onclick="showContent('inst_tag_1992')">config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1992_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1992_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1992_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1992_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1993"  onclick="showContent('inst_tag_1993')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1993_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1993_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1993_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1993_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1994"  onclick="showContent('inst_tag_1994')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1994_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1994_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1994_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1994_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod64.html#inst_tag_1995"  onclick="showContent('inst_tag_1995')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1995_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1995_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1995_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1995_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1988'>
<hr>
<a name="inst_tag_1988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1988" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1988_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1988_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1988_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1988_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.11</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_291313" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1989'>
<hr>
<a name="inst_tag_1989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1989" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1989_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1989_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1989_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1989_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.11</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_291314" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1990'>
<hr>
<a name="inst_tag_1990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1990_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1990_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1990_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1990_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44096" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1991'>
<hr>
<a name="inst_tag_1991"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1991_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1991_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1991_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1991_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.11</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_291315" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1992'>
<hr>
<a name="inst_tag_1992"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1992_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1992_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1992_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1992_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.11</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_291316" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1993'>
<hr>
<a name="inst_tag_1993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1993" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1993_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1993_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1993_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1993_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44097" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1994'>
<hr>
<a name="inst_tag_1994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1994" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1994_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1994_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1994_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1994_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44098" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1995'>
<hr>
<a name="inst_tag_1995"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1995" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"><a href="mod64.html#inst_tag_1995_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod64.html#inst_tag_1995_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod64.html#inst_tag_1995_Toggle" >  8.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod64.html#inst_tag_1995_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.86</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.97</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44099" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod64.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod64.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod64.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod64.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1988'>
<a name="inst_tag_1988_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1988" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1988_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1988" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1988_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1988" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1988_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1988" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1989'>
<a name="inst_tag_1989_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1989" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1989_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1989" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1989" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1989_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1989" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1990'>
<a name="inst_tag_1990_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1990_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1990_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1991'>
<a name="inst_tag_1991_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1991_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1991_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1991_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1992'>
<a name="inst_tag_1992_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1992_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1992_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1992_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1993'>
<a name="inst_tag_1993_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1993" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1993_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1993" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1993" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1993_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1993" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1994'>
<a name="inst_tag_1994_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1994" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1994" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1994" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1994" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1995'>
<a name="inst_tag_1995_Line"></a>
<b>Line Coverage for Instance : <a href="mod64.html#inst_tag_1995" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70516</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70538</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70515                   		|		{ 4 { R [2] }  } &amp; Fc_2 [8:5]
70516      1/1          		|		{ 4 { R [3] }  } &amp; Fc_3 [8:5]
70517      1/1          		|		{ 4 { R [4] }  } &amp; Fc_4 [8:5]
70518      1/1          		|		{ 4 { R [5] }  } &amp; Fc_5 [8:5]
70519                   		|		{ 4 { R [6] }  } &amp; Fc_6 [8:5]
70520                   		|		{ 4 { R [7] }  } &amp; Fc_7 [8:5]
70521                   		|		{ 4 { R [8] }  } &amp; Fc_8 [8:5]
70522                   		|		{ 4 { R [9] }  } &amp; Fc_9 [8:5]
70523                   		|		{ 4 { R [10] }  } &amp; Fc_10 [8:5]
70524      1/1          		|		{ 4 { R [11] }  } &amp; Fc_11 [8:5]
70525      1/1          		|		{ 4 { R [12] }  } &amp; Fc_12 [8:5]
70526      1/1          		|		{ 4 { R [13] }  } &amp; Fc_13 [8:5]
70527      <font color = "red">0/1     ==>  		|		{ 4 { R [14] }  } &amp; Fc_14 [8:5]</font>
                        MISSING_ELSE
70528                   		|		{ 4 { R [15] }  } &amp; Fc_15 [8:5];
70529                   	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
70530                   	assign Rd_Vld = ( | ( M &amp; V ) );
70531      1/1          	assign Sys_Pwr_Idle = ~ ( | V );
70532      1/1          	assign Sys_Pwr_WakeUp = Wr_Push;
70533      1/1          endmodule
70534      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70535                   `timescale 1ps/1ps
70536                   module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
70537                   	Rx_0
70538      <font color = "grey">unreachable  </font>,	RxRdy
70539      <font color = "grey">unreachable  </font>,	RxVld
70540      <font color = "grey">unreachable  </font>,	Sys_Clk
70541      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
                   <font color = "red">==>  MISSING_ELSE</font>
70542      <font color = "grey">unreachable  </font>,	Sys_Clk_En
70543      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
70544      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
70545                   ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_ELSE</font>
70546                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1995_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod64.html#inst_tag_1995" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70521
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70528
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1995_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod64.html#inst_tag_1995" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">7</td>
<td class="rt">8.97  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">4</td>
<td class="rt">10.26 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">3</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">7</td>
<td class="rt">14.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">3</td>
<td class="rt">12.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1995_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod64.html#inst_tag_1995" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70521</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70521      		|		{ 4 { R [8] }  } & Fc_8 [8:5]
           		 		                             
70522      		|		{ 4 { R [9] }  } & Fc_9 [8:5]
           		 		                             
70523      		|		{ 4 { R [10] }  } & Fc_10 [8:5]
           		 		                               
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           		 		                               
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           		 		                               
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
70529      	rsnoc_z_T_C_S_C_L_R_S_M_16 usm( .I( M ) , .O( R ) );
           	                                                    
70530      	assign Rd_Vld = ( | ( M & V ) );
           	                                
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           	                                
70533      endmodule
                    
70534      
           
70535      `timescale 1ps/1ps
                             
70536      module rsnoc_z_H_R_U_P_B_fe1433a7_A16 (
                                                  
70537      	Rx_0
           	    
70538      ,	RxRdy
            	     
70539      ,	RxVld
            	     
70540      ,	Sys_Clk
            	       
70541      ,	Sys_Clk_ClkS
            	            
70542      ,	Sys_Clk_En
            	          
70543      ,	Sys_Clk_EnS
            	           
70544      ,	Sys_Clk_RetRstN
            	               
70545      ,	Sys_Clk_RstN
            	            
70546      ,	Sys_Clk_Tm
            	          
70547      ,	Sys_Pwr_Idle
            	            
70548      ,	Sys_Pwr_WakeUp
            	              
70549      ,	Tx_0
            	    
70550      ,	TxRdy
            	     
70551      ,	TxVld
            	     
70552      );
             
70553      	input  [15:0] Rx_0            ;
           	                               
70554      	output        RxRdy           ;
           	                               
70555      	input         RxVld           ;
           	                               
70556      	input         Sys_Clk         ;
           	                               
70557      	input         Sys_Clk_ClkS    ;
           	                               
70558      	input         Sys_Clk_En      ;
           	                               
70559      	input         Sys_Clk_EnS     ;
           	                               
70560      	input         Sys_Clk_RetRstN ;
           	                               
70561      	input         Sys_Clk_RstN    ;
           	                               
70562      	input         Sys_Clk_Tm      ;
           	                               
70563      	output        Sys_Pwr_Idle    ;
           	                               
70564      	output        Sys_Pwr_WakeUp  ;
           	                               
70565      	output [15:0] Tx_0            ;
           	                               
70566      	input         TxRdy           ;
           	                               
70567      	output        TxVld           ;
           	                               
70568      	reg         Full     ;
           	                      
70569      	reg  [15:0] Reg_0    ;
           	                      
70570      	wire [15:0] RxInt_0  ;
           	                      
70571      	reg         dontStop ;
           	                      
70572      	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
70573      	assign RxRdy = ~ Full;
           	                      
70574      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70575      		if ( ! Sys_Clk_RstN )
           		                     
70576      			Full <= #1.0 ( 1'b0 );
           			                      
70577      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
70578      	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
70579      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70580      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70528      		|		{ 4 { R [15] }  } & Fc_15 [8:5];
           		 		                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70516      		|		{ 4 { R [3] }  } & Fc_3 [8:5]
           		<font color = "green">-1-</font> 		                             
70517      		|		{ 4 { R [4] }  } & Fc_4 [8:5]
           <font color = "green">		==></font>
70518      		|		{ 4 { R [5] }  } & Fc_5 [8:5]
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70524      		|		{ 4 { R [11] }  } & Fc_11 [8:5]
           		<font color = "green">-1-</font> 		                               
70525      		|		{ 4 { R [12] }  } & Fc_12 [8:5]
           <font color = "green">		==></font>
70526      		|		{ 4 { R [13] }  } & Fc_13 [8:5]
           		<font color = "red">-2-</font> 		                               
70527      		|		{ 4 { R [14] }  } & Fc_14 [8:5]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70531      	assign Sys_Pwr_Idle = ~ ( | V );
           	<font color = "green">-1-</font>                                
70532      	assign Sys_Pwr_WakeUp = Wr_Push;
           <font color = "green">	==></font>
70533      endmodule
           <font color = "red">-2-</font>         
70534      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1988">
    <li>
      <a href="#inst_tag_1988_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1988_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1988_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1988_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1989">
    <li>
      <a href="#inst_tag_1989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1989_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1989_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1990">
    <li>
      <a href="#inst_tag_1990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1990_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1990_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1991">
    <li>
      <a href="#inst_tag_1991_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1991_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1991_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1991_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1992">
    <li>
      <a href="#inst_tag_1992_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1992_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1992_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1992_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1993">
    <li>
      <a href="#inst_tag_1993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1993_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1993_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1994">
    <li>
      <a href="#inst_tag_1994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1994_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1995">
    <li>
      <a href="#inst_tag_1995_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1995_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1995_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1995_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
