/***********************************************************************************************************************
* Copyright [2020-2021] Renesas Electronics Corporation and/or its licensors. All Rights Reserved.
*
* The contents of this file (the "contents") are proprietary and confidential to Renesas Electronics Corporation
* and/or its licensors ("Renesas") and subject to statutory and contractual protections.
*
* Unless otherwise expressly agreed in writing between Renesas and you: 1) you may not use, copy, modify, distribute,
* display, or perform the contents; 2) you may not use any name or mark of Renesas for advertising or publicity
* purposes or in connection with your use of the contents; 3) RENESAS MAKES NO WARRANTY OR REPRESENTATIONS ABOUT THE
* SUITABILITY OF THE CONTENTS FOR ANY PURPOSE; THE CONTENTS ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
* WARRANTY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND
* NON-INFRINGEMENT; AND 4) RENESAS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES,
* INCLUDING DAMAGES RESULTING FROM LOSS OF USE, DATA, OR PROJECTS, WHETHER IN AN ACTION OF CONTRACT OR TORT, ARISING
* OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE CONTENTS. Third-party contents included in this file may
* be subject to different terms.
***********************************************************************************************************************/
/***********************************************************************************************************************
* File Name :    r_osal_common.hpp
* Version :      0.0.1
* Product Name : OSAL
* Device(s) :    R-Car
* Description :  OSAL wrapper common for Simulater header file
***********************************************************************************************************************/

/**
 * @file r_osal_common.hpp
 */

#ifndef OSAL_COMMON_H
#define OSAL_COMMON_H

#include <time.h> /* PRQA S 5127 */
#include <iostream>
#include <vector>
#include "target/simulation/r_xos_osal_memory_interface.hpp"
#include <memory>

/*******************************************************************************************************************//**
 * @def OSAL_MAX_SEC
 * Max value of second
***********************************************************************************************************************/
#define OSAL_MAX_SEC   (0x7FFFFFFFL)

/*******************************************************************************************************************//**
 * @def OSAL_MAX_TV_NSEC
 * Max value of nano second
***********************************************************************************************************************/
#define OSAL_MAX_TV_NSEC (1000000000L - 1L)

#if !defined(NDEBUG) || defined(R_OSAL_ENABLE_DEBUG)
#define OSAL_DEBUG(str) do { std::cout << str << std::endl; } while( false )
#else
#define OSAL_DEBUG(str) do { } while ( false )
#endif

#define OSAL_MAX_UTLB_HAVE_ONE_DEGITS_NUMBER (9)

typedef enum osal_mmngr_manager_status
{
    OSAL_MMNGR_MANAGER_OPENED,
    OSAL_MMNGR_MANAGER_CLOSED,
} osal_mmngr_manager_status_t;

struct st_osal_memory_handle
{
    st_osal_memory_handle(osal_memory_manager_handle_t handle, osal_memory_region_idx_t idx)
    : mmngr_handle(handle), region_idx(idx){}
    osal_memory_manager_handle_t mmngr_handle;
    osal_memory_region_idx_t region_idx;
    void* p_ptr_self;
    std::vector<void*>buffer_p_ptr_self;
    std::unique_ptr<renesas::rcarxos::osal::MmngrInterface<std::allocator<std::uint8_t>>> wrapper;
    osal_mmngr_manager_status_t status;
};

typedef struct st_osal_hw_end_addr
{
    osal_memory_region_idx_t index;
    std::uintptr_t hw_end_addr;
} st_osal_hw_end_addr_t;

typedef enum dev_power_domain
{
    OSAL_POWER_DOMAIN_INVALID       = 0, // device does not have power domain
    OSAL_POWER_DOMAIN_SHARED        = 1, // device use shared power domain
    OSAL_POWER_DOMAIN_NOT_SHARED    = 2, // device does not use shared power domain
} dev_power_domain_t;

typedef enum dev_clock_domain
{
    OSAL_CLOCK_DOMAIN_INVALID       = 0, // device does not have clock domain
    OSAL_CLOCK_DOMAIN_VALID         = 1, // device has clock domain
} dev_clock_domain_t;

typedef enum dev_reset_domain
{
    OSAL_RESET_DOMAIN_INVALID       = 0, // device does not have reset domain
    OSAL_RESET_DOMAIN_VALID         = 1, // device has reset domain
} dev_reset_domain_t;

typedef struct st_osal_power_clock_info
{
    const char                      *id;                /*!< Device of unique ID */
    dev_power_domain_t              power_domain;       /*!< Power domain of device */
    dev_clock_domain_t              clock_domain;       /*!< Clock domain of device */
    dev_reset_domain_t              reset_domain;       /*!< Reset domain of device */
} st_osal_power_clock_info_t;

static const st_osal_power_clock_info_t gs_osal_power_clock_reset_info[] =
{
#if defined(RCAR_V3M2)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_INVALID},
    {"ims_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_02", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_03", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID},
#elif defined(RCAR_V3H1)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_slim_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_INVALID},
    {"ims_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_02", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_03", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID},
#elif defined(RCAR_V3H2)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_slim_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_slim_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_INVALID},
    {"ims_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_02", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"dof_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"stv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID},
#elif defined(RCAR_V3U)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_04", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_05", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_06", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_07", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmi_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmc_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ldmac_master_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ldmac_checker_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_02", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_03", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"dof_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"dof_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"stv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"stv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"acf_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
#elif defined(RCAR_V4H)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dta_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_slim_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_slim_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
#if defined(RCAR_V4H2)
    {"imp_spmc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
#endif
    {"imp_reg_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp00_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp01_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp02_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp03_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_02", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"dof_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"smd_ps_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"smd_post_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID}
#elif defined(RCAR_V4M)
    {"imp_top_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_02", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_ocv_03", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_psc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dta_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_dma_slim_00", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID},
    {"imp_dma_slim_01", OSAL_POWER_DOMAIN_INVALID, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID},
    {"imp_cnn_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_spmc_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmi_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imp_reg_spmc_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp00_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"vdsp01_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"ims_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"imr_01", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"cisp_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"tisp_01", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"dof_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"smd_ps_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"smd_post_00", OSAL_POWER_DOMAIN_NOT_SHARED, OSAL_CLOCK_DOMAIN_VALID, OSAL_RESET_DOMAIN_VALID},
    {"system_ram_00", OSAL_POWER_DOMAIN_SHARED, OSAL_CLOCK_DOMAIN_INVALID, OSAL_RESET_DOMAIN_INVALID}
#endif
};
#endif /* OSAL_COMMON_H */
