Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Oct  3 17:32:39 2018
| Host             : te7aegdev08.te.rl.ac.uk running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command          : report_power -file c2c_top_wrapper_power_routed.rpt -pb c2c_top_wrapper_power_summary_routed.pb
| Design           : c2c_top_wrapper
| Device           : xc7vx690tffg1930-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.896 |
| Dynamic (W)              | 2.550 |
| Device Static (W)        | 0.347 |
| Total Off-Chip Power (W) | 0.434 |
| Effective TJA (C/W)      | 0.8   |
| Max Ambient (C)          | 82.5  |
| Junction Temperature (C) | 27.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.222 |       64 |       --- |             --- |
| Slice Logic              |     0.078 |    46589 |       --- |             --- |
|   LUT as Logic           |     0.068 |    17767 |    433200 |            4.10 |
|   Register               |     0.005 |    19021 |    866400 |            2.20 |
|   LUT as Distributed RAM |     0.003 |     1824 |    174200 |            1.05 |
|   CARRY4                 |     0.002 |      496 |    108300 |            0.46 |
|   F7/F8 Muxes            |    <0.001 |      726 |    433200 |            0.17 |
|   LUT as Shift Register  |    <0.001 |      856 |    174200 |            0.49 |
|   Others                 |    <0.001 |     1089 |       --- |             --- |
| Signals                  |     0.127 |    35293 |       --- |             --- |
| Block RAM                |     0.016 |      6.5 |      1470 |            0.44 |
| MMCM                     |     0.226 |        4 |        20 |           20.00 |
| PLL                      |     0.130 |        1 |        20 |            5.00 |
| I/O                      |     1.047 |      146 |      1000 |           14.60 |
| PHASER                   |     0.699 |        3 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.347 |          |           |                 |
| Total                    |     2.896 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.840 |       0.634 |      0.206 |
| Vccaux    |       1.800 |     0.567 |       0.514 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.009 |       0.008 |      0.001 |
| Vcco15    |       1.500 |     0.701 |       0.700 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.178 |       0.178 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.001 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SYS_CLK_clk_p                                                                                                                                             | SYS_CLK_clk_p                                                                                                                                                                                                                                      |             2.0 |
| axi_c2c_selio_rx_clk_in                                                                                                                                   | axi_c2c_selio_rx_clk_in                                                                                                                                                                                                                            |             5.0 |
| clk_out                                                                                                                                                   | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out                                                                                           |             5.0 |
| clk_out1_c2c_top_clk_wiz_0_0                                                                                                                              | c2c_top_i/clk_wiz_0/U0/clk_out1_c2c_top_clk_wiz_0_0                                                                                                                                                                                                |            25.0 |
| clk_pll_i                                                                                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_pll_i                                                                                                                                                 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                                                                                                                          |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| clkfbout                                                                                                                                                  | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout                                                                                          |             5.0 |
| clkfbout_c2c_top_clk_wiz_0_0                                                                                                                              | c2c_top_i/clk_wiz_0/U0/clkfbout_c2c_top_clk_wiz_0_0                                                                                                                                                                                                |             5.0 |
| freq_refclk                                                                                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.3 |
| mmcm_clkfbout                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_1                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_10                                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_11                                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_2                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_3                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_4                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_5                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_6                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_7                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_8                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_9                                                                                                                                             | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clkdiv                                                                                                                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_11                                                                                                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_8                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| pll_clk3_out                                                                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| c2c_top_wrapper                                                                           |     2.550 |
|   c2c_top_i                                                                               |     2.549 |
|     axi_bram_ctrl_0                                                                       |     0.005 |
|       U0                                                                                  |     0.005 |
|         gext_inst.abcv4_0_ext_inst                                                        |     0.005 |
|           GEN_AXI4.I_FULL_AXI                                                             |     0.005 |
|             GEN_ARB.I_SNG_PORT                                                            |    <0.001 |
|             I_RD_CHNL                                                                     |     0.003 |
|               I_WRAP_BRST                                                                 |    <0.001 |
|             I_WR_CHNL                                                                     |     0.002 |
|               BID_FIFO                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                 |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                  |     0.002 |
|       U0                                                                                  |     0.002 |
|         inst_blk_mem_gen                                                                  |     0.002 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |     0.002 |
|             valid.cstr                                                                    |     0.002 |
|               ramloop[0].ram.r                                                            |     0.002 |
|                 prim_noinit.ram                                                           |     0.002 |
|     axi_chip2chip_0                                                                       |     0.204 |
|       inst                                                                                |     0.204 |
|         slave_fpga_gen.axi_chip2chip_slave_inst                                           |     0.037 |
|           axi_chip2chip_ar_fifo_inst                                                      |     0.008 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.007 |
|               U0                                                                          |     0.007 |
|                 inst_fifo_gen                                                             |     0.007 |
|                   gconvfifo.rf                                                            |     0.007 |
|                     grf.rf                                                                |     0.007 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.gpf.wrpf                                                     |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.003 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.003 |
|                           inst_blk_mem_gen                                                |     0.003 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.003 |
|                               valid.cstr                                                  |     0.003 |
|                                 ramloop[0].ram.r                                          |     0.003 |
|                                   prim_noinit.ram                                         |     0.003 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_packer_inst                                                     |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                      |     0.008 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.007 |
|               U0                                                                          |     0.007 |
|                 inst_fifo_gen                                                             |     0.007 |
|                   gconvfifo.rf                                                            |     0.007 |
|                     grf.rf                                                                |     0.007 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.gpf.wrpf                                                     |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.003 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.003 |
|                           inst_blk_mem_gen                                                |     0.003 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.003 |
|                               valid.cstr                                                  |     0.003 |
|                                 ramloop[0].ram.r                                          |     0.003 |
|                                   prim_noinit.ram                                         |     0.003 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_packer_inst                                                     |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                       |     0.004 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.004 |
|               U0                                                                          |     0.004 |
|                 inst_fifo_gen                                                             |     0.004 |
|                   gconvfifo.rf                                                            |     0.004 |
|                     grf.rf                                                                |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |    <0.001 |
|                         gdm.dm                                                            |    <0.001 |
|                           RAM_reg_0_63_0_2                                                |    <0.001 |
|                           RAM_reg_0_63_3_5                                                |    <0.001 |
|                           RAM_reg_0_63_6_6                                                |    <0.001 |
|                           RAM_reg_0_63_7_7                                                |    <0.001 |
|                           RAM_reg_128_191_0_2                                             |    <0.001 |
|                           RAM_reg_128_191_3_5                                             |    <0.001 |
|                           RAM_reg_128_191_6_6                                             |    <0.001 |
|                           RAM_reg_128_191_7_7                                             |    <0.001 |
|                           RAM_reg_192_255_0_2                                             |    <0.001 |
|                           RAM_reg_192_255_3_5                                             |    <0.001 |
|                           RAM_reg_192_255_6_6                                             |    <0.001 |
|                           RAM_reg_192_255_7_7                                             |    <0.001 |
|                           RAM_reg_64_127_0_2                                              |    <0.001 |
|                           RAM_reg_64_127_3_5                                              |    <0.001 |
|                           RAM_reg_64_127_6_6                                              |    <0.001 |
|                           RAM_reg_64_127_7_7                                              |    <0.001 |
|                       rstblk                                                              |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                     |    <0.001 |
|             axi_chip2chip_sync_cell_intr_in_inst                                          |    <0.001 |
|           axi_chip2chip_decoder_inst                                                      |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                       |     0.006 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.006 |
|               U0                                                                          |     0.006 |
|                 inst_fifo_gen                                                             |     0.006 |
|                   gconvfifo.rf                                                            |     0.006 |
|                     grf.rf                                                                |     0.006 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.002 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                           c0                                                              |    <0.001 |
|                           c1                                                              |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                           c1                                                              |    <0.001 |
|                           c2                                                              |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.001 |
|                           inst_blk_mem_gen                                                |     0.001 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                               valid.cstr                                                  |     0.001 |
|                                 ramloop[0].ram.r                                          |     0.001 |
|                                   prim_noinit.ram                                         |     0.001 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                   |    <0.001 |
|           axi_chip2chip_tdm_inst                                                          |    <0.001 |
|           axi_chip2chip_w_fifo_inst                                                       |     0.009 |
|             axi_chip2chip_async_fifo_inst                                                 |     0.008 |
|               U0                                                                          |     0.008 |
|                 inst_fifo_gen                                                             |     0.008 |
|                   gconvfifo.rf                                                            |     0.008 |
|                     grf.rf                                                                |     0.008 |
|                       gntv_or_sync_fifo.gcx.clkx                                          |     0.003 |
|                         gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                        |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                         gr1.rfwft                                                         |    <0.001 |
|                         gras.rsts                                                         |    <0.001 |
|                           c0                                                              |    <0.001 |
|                           c1                                                              |    <0.001 |
|                         rpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                         gwas.gpf.wrpf                                                     |    <0.001 |
|                         gwas.wsts                                                         |    <0.001 |
|                           c1                                                              |    <0.001 |
|                           c2                                                              |    <0.001 |
|                         wpntr                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                               |     0.004 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                          |     0.003 |
|                           inst_blk_mem_gen                                                |     0.003 |
|                             gnativebmg.native_blk_mem_gen                                 |     0.003 |
|                               valid.cstr                                                  |     0.003 |
|                                 ramloop[0].ram.r                                          |     0.003 |
|                                   prim_noinit.ram                                         |     0.003 |
|                       rstblk                                                              |    <0.001 |
|             axi_chip2chip_packer_inst                                                     |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_phy_inst                                       |     0.168 |
|           axi_chip2chip_phy_init_inst                                                     |    <0.001 |
|             axi_chip2chip_sync_cell_inst                                                  |    <0.001 |
|           slave_sio_phy.axi_chip2chip_phy_calib_inst                                      |     0.006 |
|           slave_sio_phy.axi_chip2chip_sio_input_inst                                      |     0.144 |
|             axi_chip2chip_clk_gen_inst                                                    |     0.109 |
|           slave_sio_phy.axi_chip2chip_sio_output_inst                                     |     0.017 |
|           slave_sio_phy.rx_reset_sync_inst                                                |    <0.001 |
|     axi_interconnect_0                                                                    |     0.040 |
|       m01_couplers                                                                        |     0.008 |
|         auto_pc                                                                           |     0.008 |
|           inst                                                                            |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.008 |
|               RD.ar_channel_0                                                             |     0.002 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.003 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |     0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |     0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m02_couplers                                                                        |     0.008 |
|         auto_pc                                                                           |     0.008 |
|           inst                                                                            |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.008 |
|               RD.ar_channel_0                                                             |     0.002 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.003 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |     0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |     0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m04_couplers                                                                        |     0.008 |
|         auto_pc                                                                           |     0.008 |
|           inst                                                                            |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.008 |
|               RD.ar_channel_0                                                             |     0.002 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.003 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |     0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |     0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m05_couplers                                                                        |     0.006 |
|         auto_pc                                                                           |     0.006 |
|           inst                                                                            |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.006 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.002 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |     0.010 |
|         inst                                                                              |     0.010 |
|           gen_samd.crossbar_samd                                                          |     0.010 |
|             addr_arbiter_ar                                                               |     0.002 |
|             addr_arbiter_aw                                                               |     0.001 |
|             gen_decerr_slave.decerr_slave_inst                                            |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                              |    <0.001 |
|               b_pipe                                                                      |    <0.001 |
|               r_pipe                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                               |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                              |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                |    <0.001 |
|               wrouter_aw_fifo                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                            |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                            |    <0.001 |
|             splitter_aw_mi                                                                |    <0.001 |
|     axi_quad_spi_0                                                                        |     0.007 |
|       U0                                                                                  |     0.007 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.006 |
|           CONTROL_REG_I                                                                   |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                           |    <0.001 |
|             LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                    |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                          |     0.002 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |     0.002 |
|               inst_fifo_gen                                                               |     0.002 |
|                 gconvfifo.rf                                                              |     0.002 |
|                   grf.rf                                                                  |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_63_0_2                                                  |    <0.001 |
|                         RAM_reg_0_63_3_5                                                  |    <0.001 |
|                         RAM_reg_0_63_6_6                                                  |    <0.001 |
|                         RAM_reg_0_63_7_7                                                  |    <0.001 |
|                         RAM_reg_128_191_0_2                                               |    <0.001 |
|                         RAM_reg_128_191_3_5                                               |    <0.001 |
|                         RAM_reg_128_191_6_6                                               |    <0.001 |
|                         RAM_reg_128_191_7_7                                               |    <0.001 |
|                         RAM_reg_192_255_0_2                                               |    <0.001 |
|                         RAM_reg_192_255_3_5                                               |    <0.001 |
|                         RAM_reg_192_255_6_6                                               |    <0.001 |
|                         RAM_reg_192_255_7_7                                               |    <0.001 |
|                         RAM_reg_64_127_0_2                                                |    <0.001 |
|                         RAM_reg_64_127_3_5                                                |    <0.001 |
|                         RAM_reg_64_127_6_6                                                |    <0.001 |
|                         RAM_reg_64_127_7_7                                                |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                          |     0.002 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |     0.002 |
|               inst_fifo_gen                                                               |     0.002 |
|                 gconvfifo.rf                                                              |     0.002 |
|                   grf.rf                                                                  |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_63_0_2                                                  |    <0.001 |
|                         RAM_reg_0_63_3_5                                                  |    <0.001 |
|                         RAM_reg_0_63_6_6                                                  |    <0.001 |
|                         RAM_reg_0_63_7_7                                                  |    <0.001 |
|                         RAM_reg_128_191_0_2                                               |    <0.001 |
|                         RAM_reg_128_191_3_5                                               |    <0.001 |
|                         RAM_reg_128_191_6_6                                               |    <0.001 |
|                         RAM_reg_128_191_7_7                                               |    <0.001 |
|                         RAM_reg_192_255_0_2                                               |    <0.001 |
|                         RAM_reg_192_255_3_5                                               |    <0.001 |
|                         RAM_reg_192_255_6_6                                               |    <0.001 |
|                         RAM_reg_192_255_7_7                                               |    <0.001 |
|                         RAM_reg_64_127_0_2                                                |    <0.001 |
|                         RAM_reg_64_127_3_5                                                |    <0.001 |
|                         RAM_reg_64_127_6_6                                                |    <0.001 |
|                         RAM_reg_64_127_7_7                                                |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           INTERRUPT_CONTROL_I                                                             |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                      |    <0.001 |
|             QSPI_LOOK_UP_MODE_2_MEMORY_3.C_SPI_MODE_1_MIXED_ROM_I                         |    <0.001 |
|               synth_options.dist_mem_inst                                                 |    <0.001 |
|                 gen_rom.rom_inst                                                          |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                    |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|           SOFT_RESET_I                                                                    |    <0.001 |
|           STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                   |    <0.001 |
|     clk_wiz_0                                                                             |     0.001 |
|       U0                                                                                  |     0.001 |
|     mig_7series_0                                                                         |     2.279 |
|       u_c2c_top_mig_7series_0_0_mig                                                       |     2.279 |
|         temp_mon_enabled.u_tempmon                                                        |     0.006 |
|         u_ddr3_clk_ibuf                                                                   |     0.007 |
|         u_ddr3_infrastructure                                                             |     0.135 |
|         u_iodelay_ctrl                                                                    |     0.128 |
|         u_memc_ui_top_axi                                                                 |     2.003 |
|           mem_intfc0                                                                      |     1.902 |
|             ddr_phy_top0                                                                  |     1.888 |
|               u_ddr_calib_top                                                             |     0.136 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                               |     0.035 |
|                 ddr_phy_tempmon_0                                                         |     0.008 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                               |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                 |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                             |     0.014 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                        |     0.017 |
|                   u_ocd_cntlr                                                             |     0.001 |
|                   u_ocd_data                                                              |    <0.001 |
|                   u_ocd_edge                                                              |    <0.001 |
|                   u_ocd_lim                                                               |     0.004 |
|                   u_ocd_mux                                                               |    <0.001 |
|                   u_ocd_po_cntlr                                                          |     0.002 |
|                   u_ocd_samp                                                              |    <0.001 |
|                   u_poc                                                                   |     0.008 |
|                     u_edge_center                                                         |    <0.001 |
|                     u_edge_left                                                           |    <0.001 |
|                     u_edge_right                                                          |    <0.001 |
|                     u_poc_meta                                                            |     0.005 |
|                     u_poc_tap_base                                                        |     0.002 |
|                 u_ddr_phy_init                                                            |     0.024 |
|                 u_ddr_phy_rdlvl                                                           |     0.012 |
|                 u_ddr_phy_wrcal                                                           |     0.009 |
|                 u_ddr_prbs_gen                                                            |     0.011 |
|               u_ddr_mc_phy_wrapper                                                        |     1.752 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                               |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det            |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                |     0.017 |
|                   OBUFTDS                                                                 |     0.004 |
|                 u_ddr_mc_phy                                                              |     1.047 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                       |     0.404 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                       |     0.085 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_0_5                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                       |     0.085 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                       |     0.085 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_0_5                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                       |     0.086 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                       |     0.236 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                       |     0.039 |
|                       ddr_byte_group_io                                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                       |     0.039 |
|                       ddr_byte_group_io                                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                       |     0.040 |
|                       ddr_byte_group_io                                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                       |     0.055 |
|                       ddr_byte_group_io                                                   |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                           |     0.015 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.001 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                       |     0.407 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                       |     0.087 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.003 |
|                         mem_reg_0_3_0_5                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                       |     0.087 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.003 |
|                         mem_reg_0_3_0_5                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                       |     0.085 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_0_5                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                       |     0.085 |
|                       ddr_byte_group_io                                                   |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                       |     0.002 |
|                         mem_reg_0_3_12_17                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                   |     0.002 |
|                         mem_reg_0_15_0_5                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                |    <0.001 |
|             mc0                                                                           |     0.014 |
|               bank_mach0                                                                  |     0.005 |
|                 arb_mux0                                                                  |    <0.001 |
|                   arb_row_col0                                                            |    <0.001 |
|                     col_arb0                                                              |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                               |    <0.001 |
|                     row_arb0                                                              |    <0.001 |
|                   arb_select0                                                             |    <0.001 |
|                 bank_cntrl[0].bank0                                                       |     0.001 |
|                   bank_compare0                                                           |    <0.001 |
|                   bank_queue0                                                             |    <0.001 |
|                   bank_state0                                                             |    <0.001 |
|                 bank_cntrl[1].bank0                                                       |    <0.001 |
|                   bank_compare0                                                           |    <0.001 |
|                   bank_queue0                                                             |    <0.001 |
|                   bank_state0                                                             |    <0.001 |
|                 bank_cntrl[2].bank0                                                       |    <0.001 |
|                   bank_compare0                                                           |    <0.001 |
|                   bank_queue0                                                             |    <0.001 |
|                   bank_state0                                                             |    <0.001 |
|                 bank_cntrl[3].bank0                                                       |    <0.001 |
|                   bank_compare0                                                           |    <0.001 |
|                   bank_queue0                                                             |    <0.001 |
|                   bank_state0                                                             |    <0.001 |
|                 bank_common0                                                              |    <0.001 |
|               col_mach0                                                                   |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                             |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                             |    <0.001 |
|               rank_mach0                                                                  |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                 |    <0.001 |
|                 rank_common0                                                              |    <0.001 |
|                   maintenance_request.maint_arb0                                          |    <0.001 |
|           u_axi_mc                                                                        |     0.065 |
|             USE_UPSIZER.upsizer_d2                                                        |     0.035 |
|               USE_READ.read_addr_inst                                                     |     0.002 |
|                 USE_BURSTS.cmd_queue                                                      |     0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                     |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                         |    <0.001 |
|               USE_READ.read_data_inst                                                     |     0.005 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                              |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                         |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                      |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                               |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                               |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                         |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                               |     0.000 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                               |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                               |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                       |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                     |     0.000 |
|               USE_WRITE.write_addr_inst                                                   |     0.003 |
|                 USE_BURSTS.cmd_queue                                                      |     0.002 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                     |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                     |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                         |    <0.001 |
|               USE_WRITE.write_data_inst                                                   |     0.012 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                               |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                               |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                               |    <0.001 |
|                   LUT_LEVEL[5].compare_inst                                               |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                         |     0.000 |
|                   LUT_LEVEL[0].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                               |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                         |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                               |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                         |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                         |    <0.001 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                               |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                               |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                               |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                 |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                 |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                       |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                     |     0.000 |
|               mi_register_slice_inst                                                      |     0.010 |
|                 r_pipe                                                                    |     0.010 |
|               si_register_slice_inst                                                      |     0.003 |
|                 ar_pipe                                                                   |     0.001 |
|                 aw_pipe                                                                   |     0.002 |
|             axi_mc_ar_channel_0                                                           |     0.002 |
|               ar_cmd_fsm_0                                                                |    <0.001 |
|               axi_mc_cmd_translator_0                                                     |    <0.001 |
|                 axi_mc_incr_cmd_0                                                         |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                         |    <0.001 |
|             axi_mc_aw_channel_0                                                           |     0.002 |
|               aw_cmd_fsm_0                                                                |    <0.001 |
|               axi_mc_cmd_translator_0                                                     |    <0.001 |
|                 axi_mc_incr_cmd_0                                                         |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                         |    <0.001 |
|             axi_mc_b_channel_0                                                            |    <0.001 |
|               bid_fifo_0                                                                  |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                          |    <0.001 |
|             axi_mc_r_channel_0                                                            |     0.012 |
|               rd_data_fifo_0                                                              |     0.012 |
|               transaction_fifo_0                                                          |    <0.001 |
|             axi_mc_w_channel_0                                                            |     0.014 |
|           u_ui_top                                                                        |     0.037 |
|             ui_cmd0                                                                       |    <0.001 |
|             ui_rd_data0                                                                   |     0.016 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                             |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                          |    <0.001 |
|             ui_wr_data0                                                                   |     0.020 |
|               pointer_ram.rams[0].RAM32M0                                                 |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                       |    <0.001 |
|     page_reg                                                                              |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     rst_mig_7series_0_200M                                                                |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                      |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     status_control                                                                        |     0.005 |
|       U0                                                                                  |     0.005 |
|         AXI_LITE_IPIF_I                                                                   |     0.001 |
|           I_SLAVE_ATTACHMENT                                                              |     0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |     0.003 |
|           Dual.INPUT_DOUBLE_REGS4                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                         |     0.001 |
|     version_reg                                                                           |     0.004 |
|       U0                                                                                  |     0.004 |
|         AXI_LITE_IPIF_I                                                                   |     0.001 |
|           I_SLAVE_ATTACHMENT                                                              |     0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         gpio_core_1                                                                       |     0.002 |
|           Dual.INPUT_DOUBLE_REGS4                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                         |    <0.001 |
|     xlconcat_0                                                                            |     0.000 |
|     xlconstant_0                                                                          |     0.000 |
|     xlconstant_1                                                                          |     0.000 |
|     xlconstant_2                                                                          |     0.000 |
|     xlslice_0                                                                             |     0.000 |
|     xlslice_1                                                                             |     0.000 |
|   spi_0_io0_iobuf                                                                         |    <0.001 |
|   spi_0_io1_iobuf                                                                         |    <0.001 |
|   spi_0_io2_iobuf                                                                         |    <0.001 |
|   spi_0_io3_iobuf                                                                         |    <0.001 |
|   spi_0_sck_iobuf                                                                         |    <0.001 |
|   spi_0_ss_iobuf_0                                                                        |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


