

================================================================
== Vivado HLS Report for 'matrixMul_matrixMul_TRN_10_wrapper'
================================================================
* Date:           Sun Dec 10 22:51:05 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        matmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_matrixMul_matrixMul_TRN_10_fu_58  |matrixMul_matrixMul_TRN_10  |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     333|    343|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     336|    344|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |grp_matrixMul_matrixMul_TRN_10_fu_58  |matrixMul_matrixMul_TRN_10  |        0|      0|  333|  343|
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                                 |                            |        0|      0|  333|  343|
    +--------------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  2|   0|    2|          0|
    |ap_reg_grp_matrixMul_matrixMul_TRN_10_fu_58_ap_start  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  3|   0|    3|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|ap_done                     | out |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | matrixMul_matrixMul_TRN_10_wrapper | return value |
|blockDim_x                  |  in |   32|   ap_none  |             blockDim_x             |    scalar    |
|blockDim_y                  |  in |   32|   ap_none  |             blockDim_y             |    scalar    |
|blockDim_z                  |  in |   32|   ap_none  |             blockDim_z             |    scalar    |
|C_req_din                   | out |    1|   ap_bus   |                  C                 |    pointer   |
|C_req_full_n                |  in |    1|   ap_bus   |                  C                 |    pointer   |
|C_req_write                 | out |    1|   ap_bus   |                  C                 |    pointer   |
|C_rsp_empty_n               |  in |    1|   ap_bus   |                  C                 |    pointer   |
|C_rsp_read                  | out |    1|   ap_bus   |                  C                 |    pointer   |
|C_address                   | out |   32|   ap_bus   |                  C                 |    pointer   |
|C_datain                    |  in |   32|   ap_bus   |                  C                 |    pointer   |
|C_dataout                   | out |   32|   ap_bus   |                  C                 |    pointer   |
|C_size                      | out |   32|   ap_bus   |                  C                 |    pointer   |
|Csub_block_block0_address0  | out |    8|  ap_memory |          Csub_block_block0         |     array    |
|Csub_block_block0_ce0       | out |    1|  ap_memory |          Csub_block_block0         |     array    |
|Csub_block_block0_q0        |  in |   32|  ap_memory |          Csub_block_block0         |     array    |
|c_block0                    |  in |   32|   ap_none  |              c_block0              |    scalar    |
|wB                          |  in |   32|   ap_none  |                 wB                 |    scalar    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+

