<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: PLLSAI1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__RCC__LL__EF__PLLSAI1.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PLLSAI1<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__RCC__LL.html">RCC</a> &raquo; <a class="el" href="group__RCC__LL__Exported__Functions.html">RCC Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">LL_RCC_PLLSAI1_Enable</a> (void)</td></tr>
<tr class="memdesc:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga1f09d3fc26e5bf766efeaf79fb0adb15">More...</a><br /></td></tr>
<tr class="separator:ga1f09d3fc26e5bf766efeaf79fb0adb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338892528d151e123764541d9cbdc6de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">LL_RCC_PLLSAI1_Disable</a> (void)</td></tr>
<tr class="memdesc:ga338892528d151e123764541d9cbdc6de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga338892528d151e123764541d9cbdc6de">More...</a><br /></td></tr>
<tr class="separator:ga338892528d151e123764541d9cbdc6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">LL_RCC_PLLSAI1_IsReady</a> (void)</td></tr>
<tr class="memdesc:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI1 Ready @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady.  <a href="group__RCC__LL__EF__PLLSAI1.html#gac667b1cd2e2f0a10c36476c30f4b722b">More...</a><br /></td></tr>
<tr class="separator:gac667b1cd2e2f0a10c36476c30f4b722b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">LL_RCC_PLLSAI1_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for 48Mhz domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga99817a8ea8ad8b2aa79853a61351fae6">More...</a><br /></td></tr>
<tr class="separator:ga99817a8ea8ad8b2aa79853a61351fae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">LL_RCC_PLLSAI1_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gabaee04a0b7dcc94e26fd3a6a830703b8">More...</a><br /></td></tr>
<tr class="separator:gabaee04a0b7dcc94e26fd3a6a830703b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaef6aab0cd95b008be009efa588cf3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">LL_RCC_PLLSAI1_ConfigDomain_ADC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:gaeaaef6aab0cd95b008be009efa588cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI1 used for ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gaeaaef6aab0cd95b008be009efa588cf3">More...</a><br /></td></tr>
<tr class="separator:gaeaaef6aab0cd95b008be009efa588cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f77d72f1567250c37575ccdb5a938d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">LL_RCC_PLLSAI1_GetN</a> (void)</td></tr>
<tr class="memdesc:gae0f77d72f1567250c37575ccdb5a938d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL multiplication factor for VCO @rmtoll PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_GetN.  <a href="group__RCC__LL__EF__PLLSAI1.html#gae0f77d72f1567250c37575ccdb5a938d">More...</a><br /></td></tr>
<tr class="separator:gae0f77d72f1567250c37575ccdb5a938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d8df348ea086090a8cbd8171144e2d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">LL_RCC_PLLSAI1_GetP</a> (void)</td></tr>
<tr class="memdesc:ga66d8df348ea086090a8cbd8171144e2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL division factor for PLLSAI1P.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga66d8df348ea086090a8cbd8171144e2d">More...</a><br /></td></tr>
<tr class="separator:ga66d8df348ea086090a8cbd8171144e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55089aac83ae4914750745ac29c3dcf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">LL_RCC_PLLSAI1_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga55089aac83ae4914750745ac29c3dcf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAI1PLL division factor for PLLSAI1Q.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga55089aac83ae4914750745ac29c3dcf0">More...</a><br /></td></tr>
<tr class="separator:ga55089aac83ae4914750745ac29c3dcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afeccc08a591fefe9329e51e0779cb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">LL_RCC_PLLSAI1_GetR</a> (void)</td></tr>
<tr class="memdesc:ga6afeccc08a591fefe9329e51e0779cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLLSAI1 division factor for PLLSAIR.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga6afeccc08a591fefe9329e51e0779cb9">More...</a><br /></td></tr>
<tr class="separator:ga6afeccc08a591fefe9329e51e0779cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">LL_RCC_PLLSAI1_GetDivider</a> (void)</td></tr>
<tr class="memdesc:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the PLLSAI1 @rmtoll PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_GetDivider.  <a href="group__RCC__LL__EF__PLLSAI1.html#gae868baa3f39b0aa7f4c4ba7ddf4792f7">More...</a><br /></td></tr>
<tr class="separator:gae868baa3f39b0aa7f4c4ba7ddf4792f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06b08b8bf703ccc436ef56d71396c16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">LL_RCC_PLLSAI1_EnableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:gaa06b08b8bf703ccc436ef56d71396c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on SAI domain clock @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_EnableDomain_SAI.  <a href="group__RCC__LL__EF__PLLSAI1.html#gaa06b08b8bf703ccc436ef56d71396c16">More...</a><br /></td></tr>
<tr class="separator:gaa06b08b8bf703ccc436ef56d71396c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5795f2008ff25e4f37e5368b7341bdd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">LL_RCC_PLLSAI1_DisableDomain_SAI</a> (void)</td></tr>
<tr class="memdesc:gac5795f2008ff25e4f37e5368b7341bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on SAI domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#gac5795f2008ff25e4f37e5368b7341bdd">More...</a><br /></td></tr>
<tr class="separator:gac5795f2008ff25e4f37e5368b7341bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552a4c5dcb2abb9148621babe90baf1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">LL_RCC_PLLSAI1_EnableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga552a4c5dcb2abb9148621babe90baf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on 48MHz domain clock @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_EnableDomain_48M.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga552a4c5dcb2abb9148621babe90baf1f">More...</a><br /></td></tr>
<tr class="separator:ga552a4c5dcb2abb9148621babe90baf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36986581167a8eb1b1a01710aa71ea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">LL_RCC_PLLSAI1_DisableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga36986581167a8eb1b1a01710aa71ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on 48MHz domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga36986581167a8eb1b1a01710aa71ea11">More...</a><br /></td></tr>
<tr class="separator:ga36986581167a8eb1b1a01710aa71ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad384ae184381483286e723adcee0f569"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">LL_RCC_PLLSAI1_EnableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:gad384ae184381483286e723adcee0f569"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI1 output mapped on ADC domain clock @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_EnableDomain_ADC.  <a href="group__RCC__LL__EF__PLLSAI1.html#gad384ae184381483286e723adcee0f569">More...</a><br /></td></tr>
<tr class="separator:gad384ae184381483286e723adcee0f569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">LL_RCC_PLLSAI1_DisableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI1 output mapped on ADC domain clock.  <a href="group__RCC__LL__EF__PLLSAI1.html#ga61510fde4bdbd947002c58c7f7dcb75d">More...</a><br /></td></tr>
<tr class="separator:ga61510fde4bdbd947002c58c7f7dcb75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga99817a8ea8ad8b2aa79853a61351fae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99817a8ea8ad8b2aa79853a61351fae6">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_ConfigDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLLSAI1 used for 48Mhz domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1M/PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for USB, RNG, SDMMC @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_ConfigDomain_48M </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1M_DIV_1 </li>
<li>LL_RCC_PLLSAI1M_DIV_2 </li>
<li>LL_RCC_PLLSAI1M_DIV_3 </li>
<li>LL_RCC_PLLSAI1M_DIV_4 </li>
<li>LL_RCC_PLLSAI1M_DIV_5 </li>
<li>LL_RCC_PLLSAI1M_DIV_6 </li>
<li>LL_RCC_PLLSAI1M_DIV_7 </li>
<li>LL_RCC_PLLSAI1M_DIV_8 </li>
<li>LL_RCC_PLLSAI1M_DIV_9 </li>
<li>LL_RCC_PLLSAI1M_DIV_10 </li>
<li>LL_RCC_PLLSAI1M_DIV_11 </li>
<li>LL_RCC_PLLSAI1M_DIV_12 </li>
<li>LL_RCC_PLLSAI1M_DIV_13 </li>
<li>LL_RCC_PLLSAI1M_DIV_14 </li>
<li>LL_RCC_PLLSAI1M_DIV_15 </li>
<li>LL_RCC_PLLSAI1M_DIV_16 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLQ</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1Q_DIV_2 </li>
<li>LL_RCC_PLLSAI1Q_DIV_4 </li>
<li>LL_RCC_PLLSAI1Q_DIV_6 </li>
<li>LL_RCC_PLLSAI1Q_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for USB, RNG, SDMMC @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_48M<br  />
 PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_ConfigDomain_48M </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLM_DIV_1 </li>
<li>LL_RCC_PLLM_DIV_2 </li>
<li>LL_RCC_PLLM_DIV_3 </li>
<li>LL_RCC_PLLM_DIV_4 </li>
<li>LL_RCC_PLLM_DIV_5 </li>
<li>LL_RCC_PLLM_DIV_6 </li>
<li>LL_RCC_PLLM_DIV_7 </li>
<li>LL_RCC_PLLM_DIV_8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLQ</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1Q_DIV_2 </li>
<li>LL_RCC_PLLSAI1Q_DIV_4 </li>
<li>LL_RCC_PLLSAI1Q_DIV_6 </li>
<li>LL_RCC_PLLSAI1Q_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04274">4274</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;{</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,</div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLQ);</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaeaaef6aab0cd95b008be009efa588cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaaef6aab0cd95b008be009efa588cf3">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_ConfigDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLLSAI1 used for ADC domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1M/PLLSAI1N/PLLSAI1R can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for ADC @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_ConfigDomain_ADC </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1M_DIV_1 </li>
<li>LL_RCC_PLLSAI1M_DIV_2 </li>
<li>LL_RCC_PLLSAI1M_DIV_3 </li>
<li>LL_RCC_PLLSAI1M_DIV_4 </li>
<li>LL_RCC_PLLSAI1M_DIV_5 </li>
<li>LL_RCC_PLLSAI1M_DIV_6 </li>
<li>LL_RCC_PLLSAI1M_DIV_7 </li>
<li>LL_RCC_PLLSAI1M_DIV_8 </li>
<li>LL_RCC_PLLSAI1M_DIV_9 </li>
<li>LL_RCC_PLLSAI1M_DIV_10 </li>
<li>LL_RCC_PLLSAI1M_DIV_11 </li>
<li>LL_RCC_PLLSAI1M_DIV_12 </li>
<li>LL_RCC_PLLSAI1M_DIV_13 </li>
<li>LL_RCC_PLLSAI1M_DIV_14 </li>
<li>LL_RCC_PLLSAI1M_DIV_15 </li>
<li>LL_RCC_PLLSAI1M_DIV_16 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLR</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1R_DIV_2 </li>
<li>LL_RCC_PLLSAI1R_DIV_4 </li>
<li>LL_RCC_PLLSAI1R_DIV_6 </li>
<li>LL_RCC_PLLSAI1R_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLN/PLLR can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for ADC @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_ADC<br  />
 PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_ConfigDomain_ADC </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLM_DIV_1 </li>
<li>LL_RCC_PLLM_DIV_2 </li>
<li>LL_RCC_PLLM_DIV_3 </li>
<li>LL_RCC_PLLM_DIV_4 </li>
<li>LL_RCC_PLLM_DIV_5 </li>
<li>LL_RCC_PLLM_DIV_6 </li>
<li>LL_RCC_PLLM_DIV_7 </li>
<li>LL_RCC_PLLM_DIV_8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLR</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1R_DIV_2 </li>
<li>LL_RCC_PLLSAI1R_DIV_4 </li>
<li>LL_RCC_PLLSAI1R_DIV_6 </li>
<li>LL_RCC_PLLSAI1R_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04535">4535</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;{</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLR);</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gabaee04a0b7dcc94e26fd3a6a830703b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaee04a0b7dcc94e26fd3a6a830703b8">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_ConfigDomain_SAI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PLLP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PLLSAI1 used for SAI domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1M/PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for SAI1 or SAI2 @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_ConfigDomain_SAI </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1M_DIV_1 </li>
<li>LL_RCC_PLLSAI1M_DIV_2 </li>
<li>LL_RCC_PLLSAI1M_DIV_3 </li>
<li>LL_RCC_PLLSAI1M_DIV_4 </li>
<li>LL_RCC_PLLSAI1M_DIV_5 </li>
<li>LL_RCC_PLLSAI1M_DIV_6 </li>
<li>LL_RCC_PLLSAI1M_DIV_7 </li>
<li>LL_RCC_PLLSAI1M_DIV_8 </li>
<li>LL_RCC_PLLSAI1M_DIV_9 </li>
<li>LL_RCC_PLLSAI1M_DIV_10 </li>
<li>LL_RCC_PLLSAI1M_DIV_11 </li>
<li>LL_RCC_PLLSAI1M_DIV_12 </li>
<li>LL_RCC_PLLSAI1M_DIV_13 </li>
<li>LL_RCC_PLLSAI1M_DIV_14 </li>
<li>LL_RCC_PLLSAI1M_DIV_15 </li>
<li>LL_RCC_PLLSAI1M_DIV_16 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLP</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1P_DIV_2 </li>
<li>LL_RCC_PLLSAI1P_DIV_3 </li>
<li>LL_RCC_PLLSAI1P_DIV_4 </li>
<li>LL_RCC_PLLSAI1P_DIV_5 </li>
<li>LL_RCC_PLLSAI1P_DIV_6 </li>
<li>LL_RCC_PLLSAI1P_DIV_7 </li>
<li>LL_RCC_PLLSAI1P_DIV_8 </li>
<li>LL_RCC_PLLSAI1P_DIV_9 </li>
<li>LL_RCC_PLLSAI1P_DIV_10 </li>
<li>LL_RCC_PLLSAI1P_DIV_11 </li>
<li>LL_RCC_PLLSAI1P_DIV_12 </li>
<li>LL_RCC_PLLSAI1P_DIV_13 </li>
<li>LL_RCC_PLLSAI1P_DIV_14 </li>
<li>LL_RCC_PLLSAI1P_DIV_15 </li>
<li>LL_RCC_PLLSAI1P_DIV_16 </li>
<li>LL_RCC_PLLSAI1P_DIV_17 </li>
<li>LL_RCC_PLLSAI1P_DIV_18 </li>
<li>LL_RCC_PLLSAI1P_DIV_19 </li>
<li>LL_RCC_PLLSAI1P_DIV_20 </li>
<li>LL_RCC_PLLSAI1P_DIV_21 </li>
<li>LL_RCC_PLLSAI1P_DIV_22 </li>
<li>LL_RCC_PLLSAI1P_DIV_23 </li>
<li>LL_RCC_PLLSAI1P_DIV_24 </li>
<li>LL_RCC_PLLSAI1P_DIV_25 </li>
<li>LL_RCC_PLLSAI1P_DIV_26 </li>
<li>LL_RCC_PLLSAI1P_DIV_27 </li>
<li>LL_RCC_PLLSAI1P_DIV_28 </li>
<li>LL_RCC_PLLSAI1P_DIV_29 </li>
<li>LL_RCC_PLLSAI1P_DIV_30 </li>
<li>LL_RCC_PLLSAI1P_DIV_31 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for SAI1 or SAI2 (*) @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_ConfigDomain_SAI </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLM_DIV_1 </li>
<li>LL_RCC_PLLM_DIV_2 </li>
<li>LL_RCC_PLLM_DIV_3 </li>
<li>LL_RCC_PLLM_DIV_4 </li>
<li>LL_RCC_PLLM_DIV_5 </li>
<li>LL_RCC_PLLM_DIV_6 </li>
<li>LL_RCC_PLLM_DIV_7 </li>
<li>LL_RCC_PLLM_DIV_8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLP</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1P_DIV_2 </li>
<li>LL_RCC_PLLSAI1P_DIV_3 </li>
<li>LL_RCC_PLLSAI1P_DIV_4 </li>
<li>LL_RCC_PLLSAI1P_DIV_5 </li>
<li>LL_RCC_PLLSAI1P_DIV_6 </li>
<li>LL_RCC_PLLSAI1P_DIV_7 </li>
<li>LL_RCC_PLLSAI1P_DIV_8 </li>
<li>LL_RCC_PLLSAI1P_DIV_9 </li>
<li>LL_RCC_PLLSAI1P_DIV_10 </li>
<li>LL_RCC_PLLSAI1P_DIV_11 </li>
<li>LL_RCC_PLLSAI1P_DIV_12 </li>
<li>LL_RCC_PLLSAI1P_DIV_13 </li>
<li>LL_RCC_PLLSAI1P_DIV_14 </li>
<li>LL_RCC_PLLSAI1P_DIV_15 </li>
<li>LL_RCC_PLLSAI1P_DIV_16 </li>
<li>LL_RCC_PLLSAI1P_DIV_17 </li>
<li>LL_RCC_PLLSAI1P_DIV_18 </li>
<li>LL_RCC_PLLSAI1P_DIV_19 </li>
<li>LL_RCC_PLLSAI1P_DIV_20 </li>
<li>LL_RCC_PLLSAI1P_DIV_21 </li>
<li>LL_RCC_PLLSAI1P_DIV_22 </li>
<li>LL_RCC_PLLSAI1P_DIV_23 </li>
<li>LL_RCC_PLLSAI1P_DIV_24 </li>
<li>LL_RCC_PLLSAI1P_DIV_25 </li>
<li>LL_RCC_PLLSAI1P_DIV_26 </li>
<li>LL_RCC_PLLSAI1P_DIV_27 </li>
<li>LL_RCC_PLLSAI1P_DIV_28 </li>
<li>LL_RCC_PLLSAI1P_DIV_29 </li>
<li>LL_RCC_PLLSAI1P_DIV_30 </li>
<li>LL_RCC_PLLSAI1P_DIV_31 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>PLL Source and PLLM Divider can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled. </dd>
<dd>
PLLSAI1N/PLLSAI1P can be written only when PLLSAI1 is disabled. </dd>
<dd>
This can be selected for SAI1 or SAI2 (*) @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_ConfigDomain_SAI<br  />
 PLLSAI1CFGR PLLSAI1P LL_RCC_PLLSAI1_ConfigDomain_SAI </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Source</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSOURCE_NONE </li>
<li>LL_RCC_PLLSOURCE_MSI </li>
<li>LL_RCC_PLLSOURCE_HSI </li>
<li>LL_RCC_PLLSOURCE_HSE </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLM</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLM_DIV_1 </li>
<li>LL_RCC_PLLM_DIV_2 </li>
<li>LL_RCC_PLLM_DIV_3 </li>
<li>LL_RCC_PLLM_DIV_4 </li>
<li>LL_RCC_PLLM_DIV_5 </li>
<li>LL_RCC_PLLM_DIV_6 </li>
<li>LL_RCC_PLLM_DIV_7 </li>
<li>LL_RCC_PLLM_DIV_8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">PLLN</td><td>Between 8 and 86 </td></tr>
    <tr><td class="paramname">PLLP</td><td>This parameter can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1P_DIV_7 </li>
<li>LL_RCC_PLLSAI1P_DIV_17 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04386">4386</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;{</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLP);</div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga338892528d151e123764541d9cbdc6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338892528d151e123764541d9cbdc6de">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_Disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04219">4219</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;{</div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;CR, RCC_CR_PLLSAI1ON);</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga36986581167a8eb1b1a01710aa71ea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36986581167a8eb1b1a01710aa71ea11">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_DisableDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLLSAI1 output mapped on 48MHz domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>In order to save power, when of the PLLSAI1 is not used, should be 0 @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_DisableDomain_48M </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04744">4744</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;{</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);</div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga61510fde4bdbd947002c58c7f7dcb75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61510fde4bdbd947002c58c7f7dcb75d">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_DisableDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLLSAI1 output mapped on ADC domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>In order to save power, when of the PLLSAI1 is not used, Main PLLSAI1 should be 0 @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_DisableDomain_ADC </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04766">4766</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;{</div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN);</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac5795f2008ff25e4f37e5368b7341bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5795f2008ff25e4f37e5368b7341bdd">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_DisableDomain_SAI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLLSAI1 output mapped on SAI domain clock. </p>
<dl class="section note"><dt>Note</dt><dd>In order to save power, when of the PLLSAI1 is not used, should be 0 @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_DisableDomain_SAI </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04722">4722</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;{</div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1f09d3fc26e5bf766efeaf79fb0adb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f09d3fc26e5bf766efeaf79fb0adb15">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLLSAI1 @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04209">4209</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;{</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLLSAI1ON);</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga552a4c5dcb2abb9148621babe90baf1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552a4c5dcb2abb9148621babe90baf1f">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_EnableDomain_48M()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLLSAI1 output mapped on 48MHz domain clock @rmtoll PLLSAI1CFGR PLLSAI1QEN LL_RCC_PLLSAI1_EnableDomain_48M. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04732">4732</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;{</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);</div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gad384ae184381483286e723adcee0f569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad384ae184381483286e723adcee0f569">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_EnableDomain_ADC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLLSAI1 output mapped on ADC domain clock @rmtoll PLLSAI1CFGR PLLSAI1REN LL_RCC_PLLSAI1_EnableDomain_ADC. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04754">4754</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;{</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1REN);</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa06b08b8bf703ccc436ef56d71396c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa06b08b8bf703ccc436ef56d71396c16">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_EnableDomain_SAI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLLSAI1 output mapped on SAI domain clock @rmtoll PLLSAI1CFGR PLLSAI1PEN LL_RCC_PLLSAI1_EnableDomain_SAI. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04710">4710</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;{</div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  SET_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gae868baa3f39b0aa7f4c4ba7ddf4792f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae868baa3f39b0aa7f4c4ba7ddf4792f7">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_GetDivider()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetDivider </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Division factor for the PLLSAI1 @rmtoll PLLSAI1CFGR PLLSAI1M LL_RCC_PLLSAI1_GetDivider. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1M_DIV_1 </li>
<li>LL_RCC_PLLSAI1M_DIV_2 </li>
<li>LL_RCC_PLLSAI1M_DIV_3 </li>
<li>LL_RCC_PLLSAI1M_DIV_4 </li>
<li>LL_RCC_PLLSAI1M_DIV_5 </li>
<li>LL_RCC_PLLSAI1M_DIV_6 </li>
<li>LL_RCC_PLLSAI1M_DIV_7 </li>
<li>LL_RCC_PLLSAI1M_DIV_8 </li>
<li>LL_RCC_PLLSAI1M_DIV_9 </li>
<li>LL_RCC_PLLSAI1M_DIV_10 </li>
<li>LL_RCC_PLLSAI1M_DIV_11 </li>
<li>LL_RCC_PLLSAI1M_DIV_12 </li>
<li>LL_RCC_PLLSAI1M_DIV_13 </li>
<li>LL_RCC_PLLSAI1M_DIV_14 </li>
<li>LL_RCC_PLLSAI1M_DIV_15 </li>
<li>LL_RCC_PLLSAI1M_DIV_16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04699">4699</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;{</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M));</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gae0f77d72f1567250c37575ccdb5a938d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f77d72f1567250c37575ccdb5a938d">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_GetN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SAI1PLL multiplication factor for VCO @rmtoll PLLSAI1CFGR PLLSAI1N LL_RCC_PLLSAI1_GetN. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Between</td><td>8 and 86 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04586">4586</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;{</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1N_Pos);</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga66d8df348ea086090a8cbd8171144e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d8df348ea086090a8cbd8171144e2d">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_GetP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SAI1PLL division factor for PLLSAI1P. </p>
<dl class="section note"><dt>Note</dt><dd>Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock). @rmtoll PLLSAI1CFGR PLLSAI1PDIV LL_RCC_PLLSAI1_GetP </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1P_DIV_2 </li>
<li>LL_RCC_PLLSAI1P_DIV_3 </li>
<li>LL_RCC_PLLSAI1P_DIV_4 </li>
<li>LL_RCC_PLLSAI1P_DIV_5 </li>
<li>LL_RCC_PLLSAI1P_DIV_6 </li>
<li>LL_RCC_PLLSAI1P_DIV_7 </li>
<li>LL_RCC_PLLSAI1P_DIV_8 </li>
<li>LL_RCC_PLLSAI1P_DIV_9 </li>
<li>LL_RCC_PLLSAI1P_DIV_10 </li>
<li>LL_RCC_PLLSAI1P_DIV_11 </li>
<li>LL_RCC_PLLSAI1P_DIV_12 </li>
<li>LL_RCC_PLLSAI1P_DIV_13 </li>
<li>LL_RCC_PLLSAI1P_DIV_14 </li>
<li>LL_RCC_PLLSAI1P_DIV_15 </li>
<li>LL_RCC_PLLSAI1P_DIV_16 </li>
<li>LL_RCC_PLLSAI1P_DIV_17 </li>
<li>LL_RCC_PLLSAI1P_DIV_18 </li>
<li>LL_RCC_PLLSAI1P_DIV_19 </li>
<li>LL_RCC_PLLSAI1P_DIV_20 </li>
<li>LL_RCC_PLLSAI1P_DIV_21 </li>
<li>LL_RCC_PLLSAI1P_DIV_22 </li>
<li>LL_RCC_PLLSAI1P_DIV_23 </li>
<li>LL_RCC_PLLSAI1P_DIV_24 </li>
<li>LL_RCC_PLLSAI1P_DIV_25 </li>
<li>LL_RCC_PLLSAI1P_DIV_26 </li>
<li>LL_RCC_PLLSAI1P_DIV_27 </li>
<li>LL_RCC_PLLSAI1P_DIV_28 </li>
<li>LL_RCC_PLLSAI1P_DIV_29 </li>
<li>LL_RCC_PLLSAI1P_DIV_30 </li>
<li>LL_RCC_PLLSAI1P_DIV_31</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock). @rmtoll PLLSAI1CFGR PLLSAI1P LL_RCC_PLLSAI1_GetP </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1P_DIV_7 </li>
<li>LL_RCC_PLLSAI1P_DIV_17 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04628">4628</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;{</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV));</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga55089aac83ae4914750745ac29c3dcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55089aac83ae4914750745ac29c3dcf0">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_GetQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SAI1PLL division factor for PLLSAI1Q. </p>
<dl class="section note"><dt>Note</dt><dd>Used PLL48M2CLK selected for USB, RNG, SDMMC (48 MHz clock) @rmtoll PLLSAI1CFGR PLLSAI1Q LL_RCC_PLLSAI1_GetQ </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1Q_DIV_2 </li>
<li>LL_RCC_PLLSAI1Q_DIV_4 </li>
<li>LL_RCC_PLLSAI1Q_DIV_6 </li>
<li>LL_RCC_PLLSAI1Q_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04657">4657</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;{</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q));</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6afeccc08a591fefe9329e51e0779cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6afeccc08a591fefe9329e51e0779cb9">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_GetR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PLLSAI1 division factor for PLLSAIR. </p>
<dl class="section note"><dt>Note</dt><dd>Used for PLLADC1CLK (ADC clock) @rmtoll PLLSAI1CFGR PLLSAI1R LL_RCC_PLLSAI1_GetR </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_RCC_PLLSAI1R_DIV_2 </li>
<li>LL_RCC_PLLSAI1R_DIV_4 </li>
<li>LL_RCC_PLLSAI1R_DIV_6 </li>
<li>LL_RCC_PLLSAI1R_DIV_8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04672">4672</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;{</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R));</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac667b1cd2e2f0a10c36476c30f4b722b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac667b1cd2e2f0a10c36476c30f4b722b">&#9670;&nbsp;</a></span>LL_RCC_PLLSAI1_IsReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if PLLSAI1 Ready @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__rcc_8h_source.html#l04229">4229</a> of file <a class="el" href="stm32l4xx__ll__rcc_8h_source.html">stm32l4xx_ll_rcc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;{</div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_gaf0bea6a9989d50f8ffa9b2afc911fc4b"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a></div><div class="ttdeci">MODIFY_REG(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUCKSEL,(uint32_t) WakeUpClock)</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
