Reading OpenROAD database at '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/41-openroad-repairantennas/1-diodeinsertion/reversible_wrapper.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4an8h2zgjvxb79xycic0fl63w2yk470s-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   reversible_wrapper
Die area:                 ( 0 0 ) ( 79885 90605 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     389
Number of terminals:      55
Number of snets:          2
Number of nets:           297

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 95.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8894.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1230.
[INFO DRT-0033] via shape region query size = 130.
[INFO DRT-0033] met2 shape region query size = 100.
[INFO DRT-0033] via2 shape region query size = 104.
[INFO DRT-0033] met3 shape region query size = 109.
[INFO DRT-0033] via3 shape region query size = 104.
[INFO DRT-0033] met4 shape region query size = 30.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 291 pins.
[INFO DRT-0081]   Complete 89 unique inst patterns.
[INFO DRT-0084]   Complete 161 groups.
#scanned instances     = 389
#unique  instances     = 95
#stdCellGenAp          = 2190
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1676
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 808
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:01, memory = 112.13 (MB), peak = 112.13 (MB)

[INFO DRT-0157] Number of guides:     1716

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 601.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 436.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 238.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 31.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 839 vertical wires in 1 frboxes and 467 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 60 vertical wires in 1 frboxes and 77 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 118.62 (MB), peak = 118.62 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.64 (MB), peak = 118.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 139.26 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 149.37 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 164.02 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:01, memory = 171.74 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing        5      3      6
Recheck              9      5      0
Short                9      2      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 200.18 (MB), peak = 440.85 (MB)
Total wire length = 3837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1851 um.
Total wire length on LAYER met2 = 1830 um.
Total wire length on LAYER met3 = 156 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1576.
Up-via summary (total 1576):

-----------------------
 FR_MASTERSLICE       0
            li1     808
           met1     737
           met2      31
           met3       0
           met4       0
-----------------------
                   1576


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 200.80 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 200.95 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 203.40 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 204.59 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 212.08 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:01, memory = 226.87 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        1
Short                6
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 253.82 (MB), peak = 496.82 (MB)
Total wire length = 3808 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1844 um.
Total wire length on LAYER met2 = 1797 um.
Total wire length on LAYER met3 = 166 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1568.
Up-via summary (total 1568):

-----------------------
 FR_MASTERSLICE       0
            li1     808
           met1     727
           met2      33
           met3       0
           met4       0
-----------------------
                   1568


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 253.82 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 253.82 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 253.82 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 253.82 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 253.82 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 259.14 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 259.14 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 259.14 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 279.35 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 278.99 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 299.64 (MB), peak = 538.05 (MB)
Total wire length = 3800 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1845 um.
Total wire length on LAYER met2 = 1790 um.
Total wire length on LAYER met3 = 164 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1565.
Up-via summary (total 1565):

-----------------------
 FR_MASTERSLICE       0
            li1     808
           met1     724
           met2      33
           met3       0
           met4       0
-----------------------
                   1565


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 299.64 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 300.09 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 308.60 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 308.60 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:00, memory = 339.60 (MB), peak = 575.28 (MB)
Total wire length = 3792 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1826 um.
Total wire length on LAYER met2 = 1790 um.
Total wire length on LAYER met3 = 175 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1569.
Up-via summary (total 1569):

-----------------------
 FR_MASTERSLICE       0
            li1     808
           met1     726
           met2      35
           met3       0
           met4       0
-----------------------
                   1569


[INFO DRT-0198] Complete detail routing.
Total wire length = 3792 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1826 um.
Total wire length on LAYER met2 = 1790 um.
Total wire length on LAYER met3 = 175 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1569.
Up-via summary (total 1569):

-----------------------
 FR_MASTERSLICE       0
            li1     808
           met1     726
           met2      35
           met3       0
           met4       0
-----------------------
                   1569


[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:05, memory = 339.61 (MB), peak = 575.28 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              7     146.39
  Timing Repair Buffer                     71     370.36
  Inverter                                  7      26.28
  Clock inverter                            1       5.00
  Sequential cell                          50    1000.96
  Multi-Input combinational cell          136    1064.77
  Total                                   389    2885.27
Writing OpenROAD database to '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/43-openroad-detailedrouting/reversible_wrapper.odb'…
Writing netlist to '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/43-openroad-detailedrouting/reversible_wrapper.nl.v'…
Writing powered netlist to '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/43-openroad-detailedrouting/reversible_wrapper.pnl.v'…
Writing layout to '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/43-openroad-detailedrouting/reversible_wrapper.def'…
Writing timing constraints to '/Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/43-openroad-detailedrouting/reversible_wrapper.sdc'…
