#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Oct 23 11:11:22 2015
# Process ID: 11492
# Current directory: /home/rupprich/Zynq/indoor-loc/indoor-loc.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/rupprich/Zynq/indoor-loc/indoor-loc.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/rupprich/Zynq/indoor-loc/indoor-loc.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v6_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v6_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/constrs_1/new/pwm.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_FCLK_CLK0'. [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/constrs_1/new/pwm.xdc:32]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/constrs_1/new/pwm.xdc:32]
Finished Parsing XDC File [/home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/constrs_1/new/pwm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1342.668 ; gain = 320.277 ; free physical = 3337 ; free virtual = 12782
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1386.688 ; gain = 35.016 ; free physical = 3333 ; free virtual = 12778
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rupprich/Zynq/indoor-loc/indoor-loc.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rupprich/Zynq/ip_repo/pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "5ce089753e836ae7".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1847.336 ; gain = 0.000 ; free physical = 2940 ; free virtual = 12393
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b3df21b2

Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 1847.336 ; gain = 40.156 ; free physical = 2940 ; free virtual = 12393
Implement Debug Cores | Checksum: 14d3e2a78
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d348c33e

Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1853.336 ; gain = 46.156 ; free physical = 2934 ; free virtual = 12387

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 100 cells.
Phase 3 Constant Propagation | Checksum: 13b02f5ff

Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 1853.336 ; gain = 46.156 ; free physical = 2931 ; free virtual = 12384

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 555 unconnected nets.
INFO: [Opt 31-11] Eliminated 254 unconnected cells.
Phase 4 Sweep | Checksum: 1e081c2c1

Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1853.336 ; gain = 46.156 ; free physical = 2931 ; free virtual = 12384

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1853.336 ; gain = 0.000 ; free physical = 2931 ; free virtual = 12384
Ending Logic Optimization Task | Checksum: 1e081c2c1

Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1853.336 ; gain = 46.156 ; free physical = 2931 ; free virtual = 12384

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 0 Total Ports: 56
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 17fd9c0a8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2809 ; free virtual = 12262
Ending Power Optimization Task | Checksum: 17fd9c0a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 224.031 ; free physical = 2809 ; free virtual = 12262
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.367 ; gain = 734.699 ; free physical = 2809 ; free virtual = 12262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2806 ; free virtual = 12262
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rupprich/Zynq/indoor-loc/indoor-loc.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2803 ; free virtual = 12258
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12258

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 94ce7d00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12258
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 94ce7d00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12257

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 94ce7d00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12257

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d425f93a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12257
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 198678dad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2802 ; free virtual = 12257

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24a74ed0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256
Phase 1.2.1 Place Init Design | Checksum: 1bef47db8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256
Phase 1.2 Build Placer Netlist Model | Checksum: 1bef47db8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1bef47db8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bef47db8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256
Phase 1 Placer Initialization | Checksum: 1bef47db8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2801 ; free virtual = 12256

Phase 2 Global Placement
SimPL: WL = 451476 (157537, 293939)
SimPL: WL = 448625 (156574, 292051)
SimPL: WL = 446466 (155410, 291056)
SimPL: WL = 446909 (155500, 291409)
SimPL: WL = 446404 (155438, 290966)
Phase 2 Global Placement | Checksum: 1a64c88c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a64c88c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 162094047

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd29d0e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1dd29d0e1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f9ea0d28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f9ea0d28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12250

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 190102e6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 190102e6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 190102e6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 190102e6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 3.7 Small Shape Detail Placement | Checksum: 190102e6d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 192420b84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 3 Detail Placement | Checksum: 192420b84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 17afca1e9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 17afca1e9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 17afca1e9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: b75b979d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: b75b979d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4.1.3.1 PCOPT Shape updates | Checksum: b75b979d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.516. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4.1.3 Post Placement Optimization | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4.1 Post Commit Optimization | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4.4 Placer Reporting | Checksum: 61c8ce67

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 4b9bb006

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 4b9bb006

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Ending Placer Task | Checksum: 3e1b0f3d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2794 ; free virtual = 12249
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2784 ; free virtual = 12250
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2791 ; free virtual = 12249
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2791 ; free virtual = 12249
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2791 ; free virtual = 12250
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1cf828a6 ConstDB: 0 ShapeSum: 2122e697 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1718a309a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2642 ; free virtual = 12127

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1718a309a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2642 ; free virtual = 12127

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1718a309a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2629 ; free virtual = 12113
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 139118e59

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2598 ; free virtual = 12082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.605  | TNS=0.000  | WHS=-0.202 | THS=-103.821|

Phase 2 Router Initialization | Checksum: 1ee6f5c48

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2598 ; free virtual = 12082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 145157bb5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2598 ; free virtual = 12082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 85a8cdc1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0f3da26

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a450b85a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2613c2bec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
Phase 4 Rip-up And Reroute | Checksum: 2613c2bec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c5d4254c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.170  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c5d4254c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5d4254c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
Phase 5 Delay and Skew Optimization | Checksum: 1c5d4254c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 264cdb67b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.170  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1a412650b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.848607 %
  Global Horizontal Routing Utilization  = 1.2063 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26d793d49

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26d793d49

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2540eed8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.170  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2540eed8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2596 ; free virtual = 12080
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.367 ; gain = 0.000 ; free physical = 2583 ; free virtual = 12080
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rupprich/Zynq/indoor-loc/indoor-loc.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 11:15:13 2015...
