Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov  2 16:19:35 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BCDctr_4_timing_summary_routed.rpt -pb BCDctr_4_timing_summary_routed.pb -rpx BCDctr_4_timing_summary_routed.rpx -warn_on_violation
| Design       : BCDctr_4
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  1           
TIMING-20  Warning           Non-clocked latch              7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/counterout_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line24/counterout_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.115        0.000                      0                   17        0.265        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.115        0.000                      0                   17        0.265        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.836ns (46.684%)  route 2.097ns (53.316%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.978 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    div/count_reg[8]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.301 r  div/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.301    div/count_reg[12]_i_1_n_6
    SLICE_X38Y64         FDCE                                         r  div/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[13]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.828ns (46.576%)  route 2.097ns (53.424%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.978 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    div/count_reg[8]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.293 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.293    div/count_reg[12]_i_1_n_4
    SLICE_X38Y64         FDCE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[15]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.752ns (45.521%)  route 2.097ns (54.479%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.978 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    div/count_reg[8]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.217 r  div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.217    div/count_reg[12]_i_1_n_5
    SLICE_X38Y64         FDCE                                         r  div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[14]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.732ns (45.236%)  route 2.097ns (54.764%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.978 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.978    div/count_reg[8]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.197 r  div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.197    div/count_reg[12]_i_1_n_7
    SLICE_X38Y64         FDCE                                         r  div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[12]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.719ns (45.050%)  route 2.097ns (54.950%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.184 r  div/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.184    div/count_reg[8]_i_1_n_6
    SLICE_X38Y63         FDCE                                         r  div/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[9]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.711ns (44.934%)  route 2.097ns (55.066%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.176 r  div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.176    div/count_reg[8]_i_1_n_4
    SLICE_X38Y63         FDCE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[11]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.635ns (43.813%)  route 2.097ns (56.187%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.100 r  div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.100    div/count_reg[8]_i_1_n_5
    SLICE_X38Y63         FDCE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[10]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.615ns (43.510%)  route 2.097ns (56.490%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.861 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    div/count_reg[4]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.080 r  div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.080    div/count_reg[8]_i_1_n_7
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    14.915    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.416    div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.602ns (43.311%)  route 2.097ns (56.689%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.067 r  div/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.067    div/count_reg[4]_i_1_n_6
    SLICE_X38Y62         FDCE                                         r  div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    14.916    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[5]/C
                         clock pessimism              0.453    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.109    15.442    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.594ns (43.189%)  route 2.097ns (56.811%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.368    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.886 f  div/count_reg[6]/Q
                         net (fo=2, routed)           0.808     6.694    div/count_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.289     8.107    div/clk_div_i_4_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I2_O)        0.124     8.231 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.231    div/count[0]_i_6_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.744 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    div/count_reg[0]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.059 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.059    div/count_reg[4]_i_1_n_4
    SLICE_X38Y62         FDCE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    14.916    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[7]/C
                         clock pessimism              0.453    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.109    15.442    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.750    div/count_reg[10]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.795 r  div/count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.795    div/count[8]_i_3_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.860 r  div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    div/count_reg[8]_i_1_n_5
    SLICE_X38Y63         FDCE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[10]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 div/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.772    div/count_reg[11]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  div/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.817    div/count[8]_i_2_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.881 r  div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    div/count_reg[8]_i_1_n_4
    SLICE_X38Y63         FDCE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[11]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.461    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  div/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.773    div/count_reg[7]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  div/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.818    div/count[4]_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    div/count_reg[4]_i_1_n_4
    SLICE_X38Y62         FDCE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.977    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[7]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.134     1.595    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 div/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    div/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  div/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.774    div/count_reg[3]
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  div/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    div/count[0]_i_3_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  div/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    div/count_reg[0]_i_1_n_4
    SLICE_X38Y61         FDCE                                         r  div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.979    div/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  div/count_reg[3]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.134     1.596    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 div/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.773    div/count_reg[15]
    SLICE_X38Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  div/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.818    div/count[12]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    div/count_reg[12]_i_1_n_4
    SLICE_X38Y64         FDCE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[15]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 div/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X39Y63         FDCE                                         r  div/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  div/clk_div_reg/Q
                         net (fo=22, routed)          0.205     1.806    div/CLK
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  div/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.851    div/clk_div_i_1_n_0
    SLICE_X39Y63         FDCE                                         r  div/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X39Y63         FDCE                                         r  div/clk_div_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X39Y63         FDCE (Hold_fdce_C_D)         0.091     1.551    div/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 div/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.798    div/count_reg[8]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  div/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.843    div/count[8]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    div/count_reg[8]_i_1_n_7
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 div/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.461    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  div/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.799    div/count_reg[4]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.844    div/count[4]_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  div/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    div/count_reg[4]_i_1_n_7
    SLICE_X38Y62         FDCE                                         r  div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.977    div/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  div/count_reg[4]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.134     1.595    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 div/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[12]/Q
                         net (fo=2, routed)           0.175     1.799    div/count_reg[12]
    SLICE_X38Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  div/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.844    div/count[12]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    div/count_reg[12]_i_1_n_7
    SLICE_X38Y64         FDCE                                         r  div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y64         FDCE                                         r  div/count_reg[12]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 div/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.317%)  route 0.174ns (35.683%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  div/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.798    div/count_reg[8]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  div/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.843    div/count[8]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.948 r  div/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.948    div/count_reg[8]_i_1_n_6
    SLICE_X38Y63         FDCE                                         r  div/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    div/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  div/count_reg[9]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     1.594    div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y63    div/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    div/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y63    div/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y63    div/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    div/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    div/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    div/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y64    div/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    div/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y63    div/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X39Y63    div/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y61    div/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y61    div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y63    div/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y63    div/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y63    div/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y63    div/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y64    div/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y64    div/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y63    div/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y63    div/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y61    div/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y61    div/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    div/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    div/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    div/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    div/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y64    div/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y64    div/count_reg[12]/C



