Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 24 10:10:03 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC_Ctrl/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: global_ctrl/FSM_onehot_current_state_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 23 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.017        0.000                      0                40270        0.027        0.000                      0                40270        3.020        0.000                       0                 16076  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.017        0.000                      0                40270        0.027        0.000                      0                40270        3.020        0.000                       0                 16076  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 BUF1_ch2/offset_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.711ns (21.710%)  route 6.170ns (78.290%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 13.330 - 8.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.653     5.751    BUF1_ch2/clk_i_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  BUF1_ch2/offset_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     6.207 r  BUF1_ch2/offset_reg[1]_rep__6/Q
                         net (fo=117, routed)         1.055     7.262    BUF1_ch2/offset_reg[1]_rep__6_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.124     7.386 r  BUF1_ch2/line_buffer4[4][8]_i_72/O
                         net (fo=132, routed)         1.192     8.578    BUF1_ch2/line_buffer4[4][8]_i_72_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.702 r  BUF1_ch2/line_buffer4[4][2]_i_85/O
                         net (fo=1, routed)           1.018     9.720    BUF1_ch2/line_buffer4[4][2]_i_85_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.844 r  BUF1_ch2/line_buffer4[4][2]_i_30/O
                         net (fo=1, routed)           0.000     9.844    BUF1_ch2/line_buffer4[4][2]_i_30_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    10.056 r  BUF1_ch2/line_buffer4_reg[4][2]_i_15/O
                         net (fo=1, routed)           0.725    10.781    BUF1_ch2/line_buffer4_reg[4][2]_i_15_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.299    11.080 r  BUF1_ch2/line_buffer4[4][2]_i_8/O
                         net (fo=1, routed)           1.229    12.309    BUF1_ch2/line_buffer4[4][2]_i_8_n_0
    SLICE_X83Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.433 r  BUF1_ch2/line_buffer4[4][2]_i_5/O
                         net (fo=1, routed)           0.310    12.743    global_ctrl/BUF1_out2[3][2]
    SLICE_X80Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  global_ctrl/line_buffer4[4][2]_i_2/O
                         net (fo=1, routed)           0.641    13.508    global_ctrl/p_1_in__2[2]
    SLICE_X81Y61         LUT3 (Prop_lut3_I2_O)        0.124    13.632 r  global_ctrl/line_buffer4[4][2]_i_1/O
                         net (fo=1, routed)           0.000    13.632    PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][2]_0
    SLICE_X81Y61         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.542    13.330    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X81Y61         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][2]/C
                         clock pessimism              0.323    13.654    
                         clock uncertainty           -0.035    13.618    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031    13.649    PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][2]
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 BUF1_ch3/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.773ns (22.495%)  route 6.109ns (77.505%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 13.331 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.700     5.798    BUF1_ch3/clk_i_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  BUF1_ch3/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     6.316 r  BUF1_ch3/offset_reg[3]/Q
                         net (fo=19, routed)          0.917     7.233    BUF1_ch3/offset_reg_n_0_[3]
    SLICE_X57Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.357 r  BUF1_ch3/line_buffer2[4][8]_i_108/O
                         net (fo=132, routed)         1.071     8.428    BUF1_ch3/line_buffer2[4][8]_i_108_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.552 r  BUF1_ch3/line_buffer2[4][2]_i_61/O
                         net (fo=1, routed)           0.780     9.332    BUF1_ch3/line_buffer2[4][2]_i_61_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.456 r  BUF1_ch3/line_buffer2[4][2]_i_24/O
                         net (fo=1, routed)           0.000     9.456    BUF1_ch3/line_buffer2[4][2]_i_24_n_0
    SLICE_X60Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     9.668 r  BUF1_ch3/line_buffer2_reg[4][2]_i_12/O
                         net (fo=1, routed)           1.375    11.043    BUF1_ch3/line_buffer2_reg[4][2]_i_12_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.299    11.342 r  BUF1_ch3/line_buffer2[4][2]_i_7/O
                         net (fo=1, routed)           0.930    12.272    BUF1_ch3/line_buffer2[4][2]_i_7_n_0
    SLICE_X80Y64         LUT2 (Prop_lut2_I0_O)        0.124    12.396 r  BUF1_ch3/line_buffer2[4][2]_i_4/O
                         net (fo=1, routed)           0.280    12.675    global_ctrl/BUF1_out3[2][2]
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.799 r  global_ctrl/line_buffer2[4][2]_i_2/O
                         net (fo=1, routed)           0.756    13.556    global_ctrl/p_1_in__1[2]
    SLICE_X80Y60         LUT3 (Prop_lut3_I2_O)        0.124    13.680 r  global_ctrl/line_buffer2[4][2]_i_1/O
                         net (fo=1, routed)           0.000    13.680    PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]_0
    SLICE_X80Y60         FDRE                                         r  PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.543    13.331    PE_Array/PE_ARRAY1[1].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X80Y60         FDRE                                         r  PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]/C
                         clock pessimism              0.424    13.755    
                         clock uncertainty           -0.035    13.719    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)        0.031    13.750    PE_Array/PE_ARRAY1[1].PE_Ch1/line_buffer2_reg[4][2]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.518ns (12.588%)  route 3.597ns (87.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.597     9.926    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg_0[11]
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.661    13.449    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.723    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    10.001    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.518ns (12.588%)  route 3.597ns (87.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.597     9.926    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg_0[11]
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.661    13.449    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.723    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722    10.001    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.518ns (12.589%)  route 3.597ns (87.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.597     9.925    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg_0[11]
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.661    13.449    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.723    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.722    10.001    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.518ns (12.589%)  route 3.597ns (87.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.597     9.925    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg_0[11]
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.661    13.449    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.723    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722    10.001    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.518ns (12.589%)  route 3.597ns (87.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.597     9.925    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg_0[11]
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.661    13.449    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.723    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722    10.001    PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.518ns (12.595%)  route 3.595ns (87.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 13.452 - 8.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.713     5.811    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     6.329 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer5_reg[4][11]/Q
                         net (fo=115, routed)         3.595     9.924    PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg_0[11]
    DSP48_X1Y14          DSP48E1                                      r  PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.664    13.452    PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/clk_i_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg/CLK
                         clock pessimism              0.309    13.762    
                         clock uncertainty           -0.035    13.726    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    10.004    PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.518ns (12.505%)  route 3.624ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.799ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.701     5.799    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518     6.317 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/Q
                         net (fo=115, routed)         3.624     9.941    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/in0[11]
    DSP48_X3Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.702    13.490    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X3Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.800    
                         clock uncertainty           -0.035    13.764    
    DSP48_X3Y12          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.722    10.042    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.518ns (12.505%)  route 3.624ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.799ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.701     5.799    PE_Array/PE_ARRAY1[0].PE_Ch1/clk_i_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518     6.317 r  PE_Array/PE_ARRAY1[0].PE_Ch1/line_buffer4_reg[4][11]/Q
                         net (fo=115, routed)         3.624     9.941    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/in0[11]
    DSP48_X3Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       1.702    13.490    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/clk_i_IBUF_BUFG
    DSP48_X3Y12          DSP48E1                                      r  PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg/CLK
                         clock pessimism              0.309    13.800    
                         clock uncertainty           -0.035    13.764    
    DSP48_X3Y12          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722    10.042    PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_SHIFT_reg[1][2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_SHIFT_reg[1][1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.586%)  route 0.215ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.591     1.701    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X87Y49         FDRE                                         r  Slide_Image/BUF_SHIFT_reg[1][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  Slide_Image/BUF_SHIFT_reg[1][2][5]/Q
                         net (fo=2, routed)           0.215     2.057    Slide_Image/BUF_SHIFT_reg[1][2]_135[5]
    SLICE_X87Y50         FDRE                                         r  Slide_Image/BUF_SHIFT_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.854     2.221    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X87Y50         FDRE                                         r  Slide_Image/BUF_SHIFT_reg[1][1][5]/C
                         clock pessimism             -0.256     1.964    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.066     2.030    Slide_Image/BUF_SHIFT_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.607     1.717    fc_Layer/matmul_inst/mac_inst[0].MAC_inst/clk_i
    SLICE_X90Y99         FDRE                                         r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/Q
                         net (fo=200, routed)         0.210     2.091    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/E[0]
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.963     2.330    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/clk_i
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[0]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.052    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.607     1.717    fc_Layer/matmul_inst/mac_inst[0].MAC_inst/clk_i
    SLICE_X90Y99         FDRE                                         r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/Q
                         net (fo=200, routed)         0.210     2.091    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/E[0]
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.963     2.330    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/clk_i
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[1]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.052    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.607     1.717    fc_Layer/matmul_inst/mac_inst[0].MAC_inst/clk_i
    SLICE_X90Y99         FDRE                                         r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/Q
                         net (fo=200, routed)         0.210     2.091    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/E[0]
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.963     2.330    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/clk_i
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[2]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.052    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.807%)  route 0.210ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.607     1.717    fc_Layer/matmul_inst/mac_inst[0].MAC_inst/clk_i
    SLICE_X90Y99         FDRE                                         r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164     1.881 r  fc_Layer/matmul_inst/mac_inst[0].MAC_inst/acc_en_reg/Q
                         net (fo=200, routed)         0.210     2.091    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/E[0]
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.963     2.330    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/clk_i
    SLICE_X90Y100        FDRE                                         r  fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[3]/C
                         clock pessimism             -0.261     2.068    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)       -0.016     2.052    fc_Layer/matmul_inst/mac_inst[1].MAC_inst/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_Slide_reg[4][6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_Slide_reg[2][6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.410%)  route 0.193ns (56.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.636     1.746    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  Slide_Image/BUF_Slide_reg[4][6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148     1.894 r  Slide_Image/BUF_Slide_reg[4][6][4]/Q
                         net (fo=2, routed)           0.193     2.087    Slide_Image/BUF_Slide_reg[4][6]_45[4]
    SLICE_X109Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.913     2.280    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][6][4]/C
                         clock pessimism             -0.256     2.023    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.018     2.041    Slide_Image/BUF_Slide_reg[2][6][4]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_Slide_reg[4][2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_Slide_reg[2][2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.093%)  route 0.188ns (55.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.636     1.746    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  Slide_Image/BUF_Slide_reg[4][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148     1.894 r  Slide_Image/BUF_Slide_reg[4][2][4]/Q
                         net (fo=2, routed)           0.188     2.082    Slide_Image/BUF_Slide_reg[4][2]_33[4]
    SLICE_X109Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.913     2.280    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][2][4]/C
                         clock pessimism             -0.256     2.023    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)        -0.007     2.016    Slide_Image/BUF_Slide_reg[2][2][4]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_Slide_reg[5][4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_Slide_reg[3][4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.704%)  route 0.243ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.590     1.700    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X84Y49         FDRE                                         r  Slide_Image/BUF_Slide_reg[5][4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  Slide_Image/BUF_Slide_reg[5][4][5]/Q
                         net (fo=2, routed)           0.243     2.084    Slide_Image/BUF_Slide_reg[5][4]_150[5]
    SLICE_X85Y50         FDRE                                         r  Slide_Image/BUF_Slide_reg[3][4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.853     2.220    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X85Y50         FDRE                                         r  Slide_Image/BUF_Slide_reg[3][4][5]/C
                         clock pessimism             -0.256     1.963    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.047     2.010    Slide_Image/BUF_Slide_reg[3][4][5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_Slide_reg[4][15][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_Slide_reg[2][15][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.589%)  route 0.217ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.636     1.746    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  Slide_Image/BUF_Slide_reg[4][15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148     1.894 r  Slide_Image/BUF_Slide_reg[4][15][4]/Q
                         net (fo=2, routed)           0.217     2.111    Slide_Image/BUF_Slide_reg[4][15]_72[4]
    SLICE_X108Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.913     2.280    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  Slide_Image/BUF_Slide_reg[2][15][4]/C
                         clock pessimism             -0.256     2.023    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.006     2.029    Slide_Image/BUF_Slide_reg[2][15][4]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Slide_Image/BUF_Slide_reg[5][14][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Slide_Image/BUF_Slide_reg[3][14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.348%)  route 0.253ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.615     1.725    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X104Y47        FDRE                                         r  Slide_Image/BUF_Slide_reg[5][14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164     1.889 r  Slide_Image/BUF_Slide_reg[5][14][0]/Q
                         net (fo=2, routed)           0.253     2.142    Slide_Image/BUF_Slide_reg[5][14]_180[0]
    SLICE_X103Y50        FDRE                                         r  Slide_Image/BUF_Slide_reg[3][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=16075, routed)       0.879     2.246    Slide_Image/clk_i_IBUF_BUFG
    SLICE_X103Y50        FDRE                                         r  Slide_Image/BUF_Slide_reg[3][14][0]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.070     2.059    Slide_Image/BUF_Slide_reg[3][14][0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y40   fc_Layer/matmul_inst/mac_inst[1].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y44   fc_Layer/matmul_inst/mac_inst[2].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y43   fc_Layer/matmul_inst/mac_inst[3].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y45   fc_Layer/matmul_inst/mac_inst[4].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y42   fc_Layer/matmul_inst/mac_inst[5].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y40   fc_Layer/matmul_inst/mac_inst[6].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y41   fc_Layer/matmul_inst/mac_inst[7].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y43   fc_Layer/matmul_inst/mac_inst[8].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y46   fc_Layer/matmul_inst/mac_inst[9].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y42   fc_Layer/matmul_inst/mac_inst[0].MAC_inst/mul0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y92  ShiftBuf_ch3/register_reg[1][10]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y92  ShiftBuf_ch3/register_reg[1][11]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y92  ShiftBuf_ch3/register_reg[1][8]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y92  ShiftBuf_ch3/register_reg[1][9]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y85  ShiftBuf_ch2/register_reg[1][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y87  ShiftBuf_ch2/register_reg[1][10]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y87  ShiftBuf_ch2/register_reg[1][11]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y85  ShiftBuf_ch2/register_reg[1][1]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y85  ShiftBuf_ch2/register_reg[1][2]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y85  ShiftBuf_ch2/register_reg[1][3]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y73  ShiftBuf_ch1/register_reg[1][10]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y73  ShiftBuf_ch1/register_reg[1][11]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][2]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][3]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][4]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][5]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][6]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X82Y71  ShiftBuf_ch1/register_reg[1][7]_srl15/CLK



