#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr  6 18:57:49 2021
# Process ID: 21312
# Current directory: C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5888 C:\Users\user\Documents\Classes\Spring 2021\Computer Organization\VHDL\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/SingleCycleCPU/vivado.log
# Journal file: C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/SingleCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/SingleCycleCPU/SingleCycleCPU.xpr}
update_compile_order -fileset sources_1
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
source ALU_TB.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
open_project {C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/Test/Test.xpr}
launch_simulation
source clock_tb.tcl
move_files [get_files  {{C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/Test/Test.srcs/sim_1/new/clock.vhd}}]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
report_drc -name drc_1 -ruledecks {default}
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
