// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Jan 24 03:58:15 2022
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_resize_accel_0_0_sim_netlist.v
// Design      : base_resize_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "base_resize_accel_0_0,resize_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "resize_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 1e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [63:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [63:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem2_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .m_axi_gmem2_ARADDR(NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem2_ARBURST(NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem2_ARLOCK(NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(1'b0),
        .m_axi_gmem2_ARREGION(NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(1'b0),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP({1'b0,1'b0}),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [63:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [63:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;

  wire \<const0> ;
  wire Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire [61:0]Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARADDR;
  wire [12:0]Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARLEN;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_128_128_1_U0_n_10;
  wire Array2xfMat_32_0_128_128_1_U0_n_100;
  wire Array2xfMat_32_0_128_128_1_U0_n_11;
  wire Array2xfMat_32_0_128_128_1_U0_n_12;
  wire Array2xfMat_32_0_128_128_1_U0_n_13;
  wire Array2xfMat_32_0_128_128_1_U0_n_14;
  wire Array2xfMat_32_0_128_128_1_U0_n_15;
  wire Array2xfMat_32_0_128_128_1_U0_n_16;
  wire Array2xfMat_32_0_128_128_1_U0_n_17;
  wire Array2xfMat_32_0_128_128_1_U0_n_5;
  wire Array2xfMat_32_0_128_128_1_U0_n_6;
  wire Array2xfMat_32_0_128_128_1_U0_n_7;
  wire Array2xfMat_32_0_128_128_1_U0_n_8;
  wire Array2xfMat_32_0_128_128_1_U0_n_9;
  wire Array2xfMat_32_0_128_128_1_U0_n_97;
  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [7:7]\SRL_SIG_reg[0]_2 ;
  wire [7:7]\SRL_SIG_reg[1]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_4;
  wire ap_CS_fsm_state1_6;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3;
  wire [76:64]\bus_read/data_p2 ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_write/buff_wdata/push ;
  wire [72:64]\bus_write/data_p2 ;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire [31:0]cols_in;
  wire [31:0]cols_out;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem1_m_axi_U_n_20;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_m_axi_U_n_22;
  wire gmem2_m_axi_U_n_7;
  wire [7:0]\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155 ;
  wire \grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ;
  wire [7:0]\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ;
  wire [7:0]\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ;
  wire [63:2]img_inp;
  wire [63:2]img_inp_c_dout;
  wire img_inp_c_empty_n;
  wire img_inp_c_full_n;
  wire [63:2]img_out;
  wire [63:2]img_out_c_dout;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire in_mat_cols_c10_U_n_4;
  wire [31:0]in_mat_cols_c10_dout;
  wire in_mat_cols_c10_empty_n;
  wire [31:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_3;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [31:0]in_mat_rows_c9_dout;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_U_n_37;
  wire in_mat_rows_c_U_n_38;
  wire in_mat_rows_c_U_n_4;
  wire [31:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_5;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire out_mat_cols_c12_U_n_37;
  wire [31:0]out_mat_cols_c12_dout;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_cols_c12_full_n;
  wire out_mat_cols_c_U_n_5;
  wire [31:0]out_mat_cols_c_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_data_U_n_10;
  wire out_mat_data_U_n_11;
  wire out_mat_data_U_n_12;
  wire out_mat_data_U_n_21;
  wire out_mat_data_U_n_22;
  wire out_mat_data_U_n_23;
  wire out_mat_data_U_n_24;
  wire out_mat_data_U_n_25;
  wire out_mat_data_U_n_26;
  wire out_mat_data_U_n_27;
  wire out_mat_data_U_n_28;
  wire out_mat_data_U_n_29;
  wire out_mat_data_U_n_3;
  wire out_mat_data_U_n_30;
  wire out_mat_data_U_n_31;
  wire out_mat_data_U_n_32;
  wire out_mat_data_U_n_33;
  wire out_mat_data_U_n_34;
  wire out_mat_data_U_n_6;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire [31:0]out_mat_rows_c11_dout;
  wire out_mat_rows_c11_empty_n;
  wire out_mat_rows_c11_full_n;
  wire [31:0]out_mat_rows_c_dout;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  wire resize_1_0_128_128_32_32_1_2_U0_n_11;
  wire resize_1_0_128_128_32_32_1_2_U0_n_12;
  wire resize_1_0_128_128_32_32_1_2_U0_n_13;
  wire resize_1_0_128_128_32_32_1_2_U0_n_14;
  wire resize_1_0_128_128_32_32_1_2_U0_n_15;
  wire resize_1_0_128_128_32_32_1_2_U0_n_16;
  wire resize_1_0_128_128_32_32_1_2_U0_n_4;
  wire resize_1_0_128_128_32_32_1_2_U0_n_8;
  wire [7:0]resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [31:0]rows_in;
  wire [31:0]rows_out;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_3;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_U_n_5;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire [61:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR;
  wire [8:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [31:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_10;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_100;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_11;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_12;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_13;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_14;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_15;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_16;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_17;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_18;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_23;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_6;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_7;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_9;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_97;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_99;
  wire [2:0]zext_ln1347_fu_262_p1;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Array2xfMat_32_0_128_128_1_s Array2xfMat_32_0_128_128_1_U0
       (.Array2xfMat_32_0_128_128_1_U0_ap_ready(Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D({Array2xfMat_32_0_128_128_1_U0_n_5,Array2xfMat_32_0_128_128_1_U0_n_6,Array2xfMat_32_0_128_128_1_U0_n_7,Array2xfMat_32_0_128_128_1_U0_n_8,Array2xfMat_32_0_128_128_1_U0_n_9,Array2xfMat_32_0_128_128_1_U0_n_10,Array2xfMat_32_0_128_128_1_U0_n_11,Array2xfMat_32_0_128_128_1_U0_n_12,Array2xfMat_32_0_128_128_1_U0_n_13,Array2xfMat_32_0_128_128_1_U0_n_14,Array2xfMat_32_0_128_128_1_U0_n_15,Array2xfMat_32_0_128_128_1_U0_n_16,Array2xfMat_32_0_128_128_1_U0_n_17}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][12] ({Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARLEN,Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARADDR}),
        .\SRL_SIG_reg[1][0] (gmem1_RVALID),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] (\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .\bLast_reg_803_pp0_iter3_reg_reg[0] (Array2xfMat_32_0_128_128_1_U0_n_100),
        .\data_p1_reg[76] (gmem1_m_axi_U_n_20),
        .\data_p1_reg[76]_0 (\bus_read/data_p2 ),
        .\dstMat_cols_read_reg_106_reg[31]_0 (in_mat_cols_c_dout),
        .\dstMat_rows_read_reg_101_reg[31]_0 (in_mat_rows_c_dout),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31] (gmem1_RDATA),
        .\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] (Array2xfMat_32_0_128_128_1_U0_n_97),
        .in_mat_data_full_n(in_mat_data_full_n),
        .int_ap_ready_reg(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .\srcPtr_read_reg_96_reg[63]_0 (img_inp_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Block_split1_proc22 Block_split1_proc22_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c_U_n_38));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_9),
        .Q(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_10),
        .Q(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_control_s_axi control_s_axi_U
       (.Array2xfMat_32_0_128_128_1_U0_ap_ready(Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_9),
        .ap_rst_n_1(control_s_axi_U_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg(control_s_axi_U_n_8),
        .cols_in(cols_in),
        .cols_out(cols_out),
        .img_inp(img_inp),
        .img_inp_c_full_n(img_inp_c_full_n),
        .img_out(img_out),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .int_ap_idle_reg_0(start_for_resize_1_0_128_128_32_32_1_2_U0_U_n_5),
        .int_ap_start_reg_0(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3),
        .int_ap_start_reg_1(in_mat_rows_c_U_n_37),
        .internal_full_n_reg(control_s_axi_U_n_3),
        .internal_full_n_reg_0(control_s_axi_U_n_5),
        .internal_full_n_reg_1(control_s_axi_U_n_6),
        .interrupt(interrupt),
        .rows_in(rows_in),
        .rows_out(rows_out),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_0),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi gmem1_m_axi_U
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .\FSM_sequential_state_reg[1] (gmem1_m_axi_U_n_20),
        .Q(gmem1_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p1_reg[31] (gmem1_RDATA),
        .\data_p1_reg[76] ({Array2xfMat_32_0_128_128_1_U0_n_5,Array2xfMat_32_0_128_128_1_U0_n_6,Array2xfMat_32_0_128_128_1_U0_n_7,Array2xfMat_32_0_128_128_1_U0_n_8,Array2xfMat_32_0_128_128_1_U0_n_9,Array2xfMat_32_0_128_128_1_U0_n_10,Array2xfMat_32_0_128_128_1_U0_n_11,Array2xfMat_32_0_128_128_1_U0_n_12,Array2xfMat_32_0_128_128_1_U0_n_13,Array2xfMat_32_0_128_128_1_U0_n_14,Array2xfMat_32_0_128_128_1_U0_n_15,Array2xfMat_32_0_128_128_1_U0_n_16,Array2xfMat_32_0_128_128_1_U0_n_17}),
        .\data_p2_reg[76] (\bus_read/data_p2 ),
        .\data_p2_reg[76]_0 ({Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARLEN,Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARADDR}),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi gmem2_m_axi_U
       (.D({xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .E(\bus_write/rs_wreq/load_p2 ),
        .\FSM_sequential_state_reg[1] (gmem2_m_axi_U_n_22),
        .Q(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .WEBWE(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem2_AWLEN ),
        .\data_p1_reg[72] ({xfMat2Array_32_0_32_32_1_1_U0_n_9,xfMat2Array_32_0_32_32_1_1_U0_n_10,xfMat2Array_32_0_32_32_1_1_U0_n_11,xfMat2Array_32_0_32_32_1_1_U0_n_12,xfMat2Array_32_0_32_32_1_1_U0_n_13,xfMat2Array_32_0_32_32_1_1_U0_n_14,xfMat2Array_32_0_32_32_1_1_U0_n_15,xfMat2Array_32_0_32_32_1_1_U0_n_16,xfMat2Array_32_0_32_32_1_1_U0_n_17}),
        .\data_p2_reg[72] (\bus_write/data_p2 ),
        .data_vld_reg(gmem2_m_axi_U_n_7),
        .data_vld_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_6),
        .empty_n_reg(xfMat2Array_32_0_32_32_1_1_U0_n_18),
        .full_n_reg(m_axi_gmem2_BREADY),
        .full_n_reg_0(m_axi_gmem2_RREADY),
        .full_n_reg_1(xfMat2Array_32_0_32_32_1_1_U0_n_7),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .m_axi_gmem2_AWADDR(\^m_axi_gmem2_AWADDR ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .push(\bus_write/buff_wdata/push ),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_x img_inp_c_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(img_inp),
        .\SRL_SIG_reg[1][63] (img_inp_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .img_inp_c_full_n(img_inp_c_full_n),
        .internal_empty_n_reg_0(control_s_axi_U_n_6),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x0 img_out_c_U
       (.Q(ap_CS_fsm_state1_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_c_empty_n(img_out_c_empty_n),
        .img_out_c_full_n(img_out_c_full_n),
        .in(img_out),
        .internal_full_n_reg_0(out_mat_cols_c12_U_n_37),
        .out(img_out_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .shiftReg_ce(shiftReg_ce_0),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1 in_mat_cols_c10_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .\SRL_SIG_reg[1][0] (in_mat_rows_c_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c_dout),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_full_n_reg_0(in_mat_cols_c10_U_n_4),
        .p_src_cols_dout(in_mat_cols_c10_dout),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_0 in_mat_cols_c_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(cols_in),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .internal_empty_n_reg_0(control_s_axi_U_n_5),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S in_mat_data_U
       (.D(in_mat_data_dout),
        .Q(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ),
        .\SRL_SIG_reg[0][0] (Array2xfMat_32_0_128_128_1_U0_n_100),
        .\SRL_SIG_reg[0][7] (\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter8(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_full_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (resize_1_0_128_128_32_32_1_2_U0_n_8),
        .\mOutPtr_reg[1]_0 (Array2xfMat_32_0_128_128_1_U0_n_97),
        .resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_1 in_mat_rows_c9_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(in_mat_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_empty_n_reg_0(in_mat_cols_c10_U_n_4),
        .p_src_rows_dout(in_mat_rows_c9_dout),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_2 in_mat_rows_c_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(in_mat_rows_c_dout),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][31] (rows_in),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .img_inp_c_full_n(img_inp_c_full_n),
        .img_out_c_full_n(img_out_c_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(in_mat_rows_c_U_n_4),
        .internal_empty_n_reg_1(control_s_axi_U_n_3),
        .internal_full_n_reg_0(in_mat_rows_c_U_n_37),
        .internal_full_n_reg_1(in_mat_rows_c_U_n_38),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_0),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_3 out_mat_cols_c12_U
       (.D(out_mat_cols_c12_dout),
        .Q(ap_CS_fsm_state1_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg_0(out_mat_cols_c12_U_n_37),
        .internal_empty_n_reg_1(resize_1_0_128_128_32_32_1_2_U0_n_13),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_cols_c12_full_n(out_mat_cols_c12_full_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S out_mat_cols_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols_out),
        .internal_empty_n_reg_0(out_mat_cols_c_U_n_5),
        .internal_full_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_15),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c12_full_n(out_mat_cols_c12_full_n),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_4 out_mat_data_U
       (.D(resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din),
        .E(shiftReg_ce_3),
        .Q(\SRL_SIG_reg[0]_2 ),
        .\SRL_SIG_reg[0][0] (out_mat_data_U_n_6),
        .\SRL_SIG_reg[0][0]_0 (out_mat_data_U_n_11),
        .\SRL_SIG_reg[0][0]_1 (out_mat_data_U_n_30),
        .\SRL_SIG_reg[0][1] (out_mat_data_U_n_10),
        .\SRL_SIG_reg[0][2] (out_mat_data_U_n_22),
        .\SRL_SIG_reg[0][2]_0 (out_mat_data_U_n_31),
        .\SRL_SIG_reg[0][3] (out_mat_data_U_n_12),
        .\SRL_SIG_reg[0][3]_0 (out_mat_data_U_n_34),
        .\SRL_SIG_reg[0][4] (out_mat_data_U_n_21),
        .\SRL_SIG_reg[0][4]_0 (out_mat_data_U_n_24),
        .\SRL_SIG_reg[0][4]_1 (out_mat_data_U_n_28),
        .\SRL_SIG_reg[0][5] (out_mat_data_U_n_26),
        .\SRL_SIG_reg[0][5]_0 (out_mat_data_U_n_33),
        .\SRL_SIG_reg[0][6] (out_mat_data_U_n_27),
        .\SRL_SIG_reg[0][7] (out_mat_data_U_n_32),
        .\SRL_SIG_reg[1][1] (out_mat_data_U_n_29),
        .\SRL_SIG_reg[1][5] (out_mat_data_U_n_23),
        .\SRL_SIG_reg[1][6] (out_mat_data_U_n_25),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\localbuffer_V_3_reg_437_reg[4] (xfMat2Array_32_0_32_32_1_1_U0_n_100),
        .\localbuffer_V_3_reg_437_reg[4]_0 (xfMat2Array_32_0_32_32_1_1_U0_n_23),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xfMat2Array_32_0_32_32_1_1_U0_n_97),
        .\mOutPtr_reg[1]_0 (xfMat2Array_32_0_32_32_1_1_U0_n_99),
        .out_mat_data_dout(out_mat_data_dout),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_addr(shiftReg_addr),
        .zext_ln1347_fu_262_p1(zext_ln1347_fu_262_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_5 out_mat_rows_c11_U
       (.D(out_mat_rows_c11_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_12),
        .out(out_mat_rows_c_dout),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_6 out_mat_rows_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_out),
        .out(out_mat_rows_c_dout),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resize_1_0_128_128_32_32_1_2_s resize_1_0_128_128_32_32_1_2_U0
       (.D(in_mat_data_dout),
        .E(shiftReg_ce_3),
        .Q(ap_CS_fsm_state1_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter17_reg(resize_1_0_128_128_32_32_1_2_U0_n_11),
        .ap_enable_reg_pp1_iter8(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ),
        .grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg_0(out_mat_cols_c_U_n_5),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .internal_empty_n_reg(resize_1_0_128_128_32_32_1_2_U0_n_8),
        .internal_empty_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_14),
        .internal_empty_n_reg_1(resize_1_0_128_128_32_32_1_2_U0_n_15),
        .internal_empty_n_reg_2(resize_1_0_128_128_32_32_1_2_U0_n_16),
        .internal_full_n_reg(resize_1_0_128_128_32_32_1_2_U0_n_12),
        .internal_full_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (Array2xfMat_32_0_128_128_1_U0_n_97),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_3),
        .out_mat_cols_c12_full_n(out_mat_cols_c12_full_n),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .\p_dst_cols_read_reg_101_reg[31]_0 (out_mat_cols_c_dout),
        .\p_dst_rows_read_reg_96_reg[31]_0 (out_mat_rows_c_dout),
        .\p_src_cols_read_reg_111_reg[31]_0 (in_mat_cols_c10_dout),
        .\p_src_rows_read_reg_106_reg[31]_0 (in_mat_rows_c9_dout),
        .r_stage_reg_r_1(resize_1_0_128_128_32_32_1_2_U0_n_4),
        .\read_pixel_fu_162_reg[7] (\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\trunc_ln831_2_reg_2142_reg[5] (resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_resize_1_0_128_128_32_32_1_2_U0 start_for_resize_1_0_128_128_32_32_1_2_U0_U
       (.Q(ap_CS_fsm_state1_4),
        .\ap_CS_fsm_reg[0] (start_for_resize_1_0_128_128_32_32_1_2_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .int_ap_idle_reg(ap_CS_fsm_state1),
        .int_ap_idle_reg_0(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_3),
        .int_ap_idle_reg_1(ap_CS_fsm_state1_6),
        .\mOutPtr_reg[0]_0 (resize_1_0_128_128_32_32_1_2_U0_n_14),
        .\mOutPtr_reg[0]_1 (control_s_axi_U_n_8),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0 start_for_xfMat2Array_32_0_32_32_1_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_8),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2Array_32_0_32_32_1_1_s xfMat2Array_32_0_32_32_1_1_U0
       (.D(out_mat_data_dout),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Q(ap_CS_fsm_state1_6),
        .\SRL_SIG_reg[0][8] ({xfMat2Array_32_0_32_32_1_1_U0_n_9,xfMat2Array_32_0_32_32_1_1_U0_n_10,xfMat2Array_32_0_32_32_1_1_U0_n_11,xfMat2Array_32_0_32_32_1_1_U0_n_12,xfMat2Array_32_0_32_32_1_1_U0_n_13,xfMat2Array_32_0_32_32_1_1_U0_n_14,xfMat2Array_32_0_32_32_1_1_U0_n_15,xfMat2Array_32_0_32_32_1_1_U0_n_16,xfMat2Array_32_0_32_32_1_1_U0_n_17}),
        .\SRL_SIG_reg[0][8]_0 ({xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .WEBWE(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .\ap_CS_fsm_reg[6] (resize_1_0_128_128_32_32_1_2_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[72] (gmem2_m_axi_U_n_22),
        .\data_p1_reg[72]_0 (\bus_write/data_p2 ),
        .data_vld_reg(xfMat2Array_32_0_32_32_1_1_U0_n_6),
        .data_vld_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_7),
        .data_vld_reg_1(xfMat2Array_32_0_32_32_1_1_U0_n_18),
        .\dstPtr_read_reg_74_reg[63]_0 (img_out_c_dout),
        .empty_n_reg(gmem2_m_axi_U_n_7),
        .\filled_V_1_reg_442_reg[1] (xfMat2Array_32_0_32_32_1_1_U0_n_100),
        .\filled_V_reg_137_reg[1] (xfMat2Array_32_0_32_32_1_1_U0_n_23),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(xfMat2Array_32_0_32_32_1_1_U0_n_97),
        .internal_empty_n_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_99),
        .\localbuffer_V_3_reg_437[20]_i_2 (out_mat_data_U_n_10),
        .\localbuffer_V_3_reg_437[25]_i_2 (out_mat_data_U_n_31),
        .\localbuffer_V_3_reg_437[27]_i_2 (out_mat_data_U_n_28),
        .\localbuffer_V_3_reg_437[6]_i_2 (out_mat_data_U_n_34),
        .\localbuffer_V_3_reg_437[6]_i_2_0 (out_mat_data_U_n_33),
        .\localbuffer_V_3_reg_437_reg[0] (out_mat_data_U_n_11),
        .\localbuffer_V_3_reg_437_reg[0]_0 (out_mat_data_U_n_22),
        .\localbuffer_V_3_reg_437_reg[17] (out_mat_data_U_n_29),
        .\localbuffer_V_3_reg_437_reg[18] (out_mat_data_U_n_6),
        .\localbuffer_V_3_reg_437_reg[1] (out_mat_data_U_n_21),
        .\localbuffer_V_3_reg_437_reg[1]_0 (out_mat_data_U_n_12),
        .\localbuffer_V_3_reg_437_reg[20] (out_mat_data_U_n_32),
        .\localbuffer_V_3_reg_437_reg[21] (out_mat_data_U_n_27),
        .\localbuffer_V_3_reg_437_reg[25] (out_mat_data_U_n_30),
        .\localbuffer_V_3_reg_437_reg[3] (out_mat_data_U_n_23),
        .\localbuffer_V_3_reg_437_reg[4] (out_mat_data_U_n_24),
        .\localbuffer_V_3_reg_437_reg[4]_0 (out_mat_data_U_n_26),
        .\localbuffer_V_3_reg_437_reg[5] (out_mat_data_U_n_25),
        .\localbuffer_V_3_reg_437_reg[6] (\SRL_SIG_reg[0]_2 ),
        .\localbuffer_V_3_reg_437_reg[6]_0 (\SRL_SIG_reg[1]_1 ),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[0] (resize_1_0_128_128_32_32_1_2_U0_n_11),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_3),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .push(\bus_write/buff_wdata/push ),
        .shiftReg_addr(shiftReg_addr),
        .\srcMat_cols_read_reg_84_reg[31]_0 (out_mat_cols_c12_dout),
        .\srcMat_rows_read_reg_79_reg[31]_0 (out_mat_rows_c11_dout),
        .\tmp_reg_182_reg[31] (xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .zext_ln1347_fu_262_p1(zext_ln1347_fu_262_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Array2xfMat_32_0_128_128_1_s
   (E,
    Q,
    D,
    Array2xfMat_32_0_128_128_1_U0_ap_ready,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \SRL_SIG_reg[0][12] ,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    shiftReg_ce,
    \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ,
    ap_sync_ready,
    ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    \bLast_reg_803_pp0_iter3_reg_reg[0] ,
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    gmem1_ARREADY,
    \data_p1_reg[76] ,
    \data_p1_reg[76]_0 ,
    ap_rst_n,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    shiftReg_ce_0,
    int_ap_ready_reg,
    \gmem1_addr_read_reg_180_reg[31] ,
    \srcPtr_read_reg_96_reg[63]_0 ,
    \dstMat_rows_read_reg_101_reg[31]_0 ,
    \dstMat_cols_read_reg_106_reg[31]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [12:0]D;
  output Array2xfMat_32_0_128_128_1_U0_ap_ready;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  output [74:0]\SRL_SIG_reg[0][12] ;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  output shiftReg_ce;
  output \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ;
  output ap_sync_ready;
  output ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  output \bLast_reg_803_pp0_iter3_reg_reg[0] ;
  output [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem1_ARREADY;
  input \data_p1_reg[76] ;
  input [12:0]\data_p1_reg[76]_0 ;
  input ap_rst_n;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input shiftReg_ce_0;
  input int_ap_ready_reg;
  input [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  input [61:0]\srcPtr_read_reg_96_reg[63]_0 ;
  input [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  input [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;

  wire Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [74:0]\SRL_SIG_reg[0][12] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_3;
  wire \bLast_reg_803_pp0_iter3_reg_reg[0] ;
  wire \data_p1_reg[76] ;
  wire [12:0]\data_p1_reg[76]_0 ;
  wire [31:0]dstMat_cols_read_reg_106;
  wire [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;
  wire [31:0]dstMat_rows_read_reg_101;
  wire [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  wire gmem1_ARREADY;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_n_103;
  wire grp_Axi2Mat_fu_82_n_104;
  wire grp_Axi2Mat_fu_82_n_97;
  wire \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ;
  wire in_mat_data_full_n;
  wire int_ap_ready_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [63:2]srcPtr_read_reg_96;
  wire [61:0]\srcPtr_read_reg_96_reg[63]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_103),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_104),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [0]),
        .Q(dstMat_cols_read_reg_106[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [10]),
        .Q(dstMat_cols_read_reg_106[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [11]),
        .Q(dstMat_cols_read_reg_106[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [12]),
        .Q(dstMat_cols_read_reg_106[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [13]),
        .Q(dstMat_cols_read_reg_106[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [14]),
        .Q(dstMat_cols_read_reg_106[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [15]),
        .Q(dstMat_cols_read_reg_106[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [16]),
        .Q(dstMat_cols_read_reg_106[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [17]),
        .Q(dstMat_cols_read_reg_106[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [18]),
        .Q(dstMat_cols_read_reg_106[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [19]),
        .Q(dstMat_cols_read_reg_106[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [1]),
        .Q(dstMat_cols_read_reg_106[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [20]),
        .Q(dstMat_cols_read_reg_106[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [21]),
        .Q(dstMat_cols_read_reg_106[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [22]),
        .Q(dstMat_cols_read_reg_106[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [23]),
        .Q(dstMat_cols_read_reg_106[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [24]),
        .Q(dstMat_cols_read_reg_106[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [25]),
        .Q(dstMat_cols_read_reg_106[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [26]),
        .Q(dstMat_cols_read_reg_106[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [27]),
        .Q(dstMat_cols_read_reg_106[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [28]),
        .Q(dstMat_cols_read_reg_106[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [29]),
        .Q(dstMat_cols_read_reg_106[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [2]),
        .Q(dstMat_cols_read_reg_106[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [30]),
        .Q(dstMat_cols_read_reg_106[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [31]),
        .Q(dstMat_cols_read_reg_106[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [3]),
        .Q(dstMat_cols_read_reg_106[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [4]),
        .Q(dstMat_cols_read_reg_106[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [5]),
        .Q(dstMat_cols_read_reg_106[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [6]),
        .Q(dstMat_cols_read_reg_106[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [7]),
        .Q(dstMat_cols_read_reg_106[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [8]),
        .Q(dstMat_cols_read_reg_106[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [9]),
        .Q(dstMat_cols_read_reg_106[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [0]),
        .Q(dstMat_rows_read_reg_101[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [10]),
        .Q(dstMat_rows_read_reg_101[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [11]),
        .Q(dstMat_rows_read_reg_101[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [12]),
        .Q(dstMat_rows_read_reg_101[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [13]),
        .Q(dstMat_rows_read_reg_101[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [14]),
        .Q(dstMat_rows_read_reg_101[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [15]),
        .Q(dstMat_rows_read_reg_101[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [16]),
        .Q(dstMat_rows_read_reg_101[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [17]),
        .Q(dstMat_rows_read_reg_101[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [18]),
        .Q(dstMat_rows_read_reg_101[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [19]),
        .Q(dstMat_rows_read_reg_101[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [1]),
        .Q(dstMat_rows_read_reg_101[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [20]),
        .Q(dstMat_rows_read_reg_101[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [21]),
        .Q(dstMat_rows_read_reg_101[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [22]),
        .Q(dstMat_rows_read_reg_101[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [23]),
        .Q(dstMat_rows_read_reg_101[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [24]),
        .Q(dstMat_rows_read_reg_101[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [25]),
        .Q(dstMat_rows_read_reg_101[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [26]),
        .Q(dstMat_rows_read_reg_101[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [27]),
        .Q(dstMat_rows_read_reg_101[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [28]),
        .Q(dstMat_rows_read_reg_101[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [29]),
        .Q(dstMat_rows_read_reg_101[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [2]),
        .Q(dstMat_rows_read_reg_101[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [30]),
        .Q(dstMat_rows_read_reg_101[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [31]),
        .Q(dstMat_rows_read_reg_101[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [3]),
        .Q(dstMat_rows_read_reg_101[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [4]),
        .Q(dstMat_rows_read_reg_101[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [5]),
        .Q(dstMat_rows_read_reg_101[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [6]),
        .Q(dstMat_rows_read_reg_101[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [7]),
        .Q(dstMat_rows_read_reg_101[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [8]),
        .Q(dstMat_rows_read_reg_101[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [9]),
        .Q(dstMat_rows_read_reg_101[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat grp_Axi2Mat_fu_82
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][12] (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][31] (dstMat_rows_read_reg_101),
        .\SRL_SIG_reg[0][31]_0 (dstMat_cols_read_reg_106),
        .\SRL_SIG_reg[0][63] (srcPtr_read_reg_96),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm),
        .\ap_CS_fsm_reg[1] (grp_Axi2Mat_fu_82_n_97),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] (\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg(grp_Axi2Mat_fu_82_n_103),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0(grp_Axi2Mat_fu_82_n_104),
        .\bLast_reg_803_pp0_iter3_reg_reg[0] (\bLast_reg_803_pp0_iter3_reg_reg[0] ),
        .\data_p1_reg[76] (\data_p1_reg[76] ),
        .\data_p1_reg[76]_0 (\data_p1_reg[76]_0 ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31] (\gmem1_addr_read_reg_180_reg[31] ),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_3),
        .\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] (\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ),
        .in_mat_data_full_n(in_mat_data_full_n),
        .int_ap_ready_reg(int_ap_ready_reg),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2Mat_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_97),
        .Q(grp_Axi2Mat_fu_82_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcPtr_read_reg_96_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [8]),
        .Q(srcPtr_read_reg_96[10]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [9]),
        .Q(srcPtr_read_reg_96[11]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [10]),
        .Q(srcPtr_read_reg_96[12]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [11]),
        .Q(srcPtr_read_reg_96[13]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [12]),
        .Q(srcPtr_read_reg_96[14]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [13]),
        .Q(srcPtr_read_reg_96[15]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [14]),
        .Q(srcPtr_read_reg_96[16]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [15]),
        .Q(srcPtr_read_reg_96[17]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [16]),
        .Q(srcPtr_read_reg_96[18]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [17]),
        .Q(srcPtr_read_reg_96[19]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [18]),
        .Q(srcPtr_read_reg_96[20]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [19]),
        .Q(srcPtr_read_reg_96[21]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [20]),
        .Q(srcPtr_read_reg_96[22]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [21]),
        .Q(srcPtr_read_reg_96[23]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [22]),
        .Q(srcPtr_read_reg_96[24]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [23]),
        .Q(srcPtr_read_reg_96[25]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [24]),
        .Q(srcPtr_read_reg_96[26]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [25]),
        .Q(srcPtr_read_reg_96[27]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [26]),
        .Q(srcPtr_read_reg_96[28]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [27]),
        .Q(srcPtr_read_reg_96[29]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [0]),
        .Q(srcPtr_read_reg_96[2]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [28]),
        .Q(srcPtr_read_reg_96[30]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [29]),
        .Q(srcPtr_read_reg_96[31]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [30]),
        .Q(srcPtr_read_reg_96[32]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [31]),
        .Q(srcPtr_read_reg_96[33]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [32]),
        .Q(srcPtr_read_reg_96[34]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [33]),
        .Q(srcPtr_read_reg_96[35]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [34]),
        .Q(srcPtr_read_reg_96[36]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [35]),
        .Q(srcPtr_read_reg_96[37]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [36]),
        .Q(srcPtr_read_reg_96[38]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [37]),
        .Q(srcPtr_read_reg_96[39]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [1]),
        .Q(srcPtr_read_reg_96[3]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [38]),
        .Q(srcPtr_read_reg_96[40]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [39]),
        .Q(srcPtr_read_reg_96[41]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [40]),
        .Q(srcPtr_read_reg_96[42]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [41]),
        .Q(srcPtr_read_reg_96[43]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [42]),
        .Q(srcPtr_read_reg_96[44]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [43]),
        .Q(srcPtr_read_reg_96[45]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [44]),
        .Q(srcPtr_read_reg_96[46]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [45]),
        .Q(srcPtr_read_reg_96[47]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [46]),
        .Q(srcPtr_read_reg_96[48]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [47]),
        .Q(srcPtr_read_reg_96[49]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [2]),
        .Q(srcPtr_read_reg_96[4]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [48]),
        .Q(srcPtr_read_reg_96[50]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [49]),
        .Q(srcPtr_read_reg_96[51]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [50]),
        .Q(srcPtr_read_reg_96[52]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [51]),
        .Q(srcPtr_read_reg_96[53]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [52]),
        .Q(srcPtr_read_reg_96[54]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [53]),
        .Q(srcPtr_read_reg_96[55]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [54]),
        .Q(srcPtr_read_reg_96[56]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [55]),
        .Q(srcPtr_read_reg_96[57]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [56]),
        .Q(srcPtr_read_reg_96[58]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [57]),
        .Q(srcPtr_read_reg_96[59]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [3]),
        .Q(srcPtr_read_reg_96[5]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [58]),
        .Q(srcPtr_read_reg_96[60]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [59]),
        .Q(srcPtr_read_reg_96[61]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [60]),
        .Q(srcPtr_read_reg_96[62]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [61]),
        .Q(srcPtr_read_reg_96[63]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [4]),
        .Q(srcPtr_read_reg_96[6]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [5]),
        .Q(srcPtr_read_reg_96[7]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [6]),
        .Q(srcPtr_read_reg_96[8]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [7]),
        .Q(srcPtr_read_reg_96[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2AxiStream
   (\i_V_reg_98_reg[12]_0 ,
    E,
    shiftReg_ce,
    \ap_CS_fsm_reg[0]_0 ,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    \ap_CS_fsm_reg[9]_2 ,
    \mOutPtr_reg[0] ,
    \gmem1_addr_reg_160_reg[61]_0 ,
    \gmem1_addr_read_reg_180_reg[31]_0 ,
    ap_clk,
    S,
    \i_V_reg_98_reg[0]_0 ,
    Q,
    gmem1_ARREADY,
    ap_rst_n,
    ldata_full_n,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[9]_3 ,
    icmp_ln1024_fu_145_p2_carry_0,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    grp_Axi2Mat_fu_82_ap_start_reg,
    din_c_empty_n,
    axibound_V_empty_n,
    grp_Axi2Mat_fu_82_ap_ready,
    p_Val2_s_fu_980,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    out,
    \gmem1_addr_read_reg_180_reg[31]_1 );
  output [3:0]\i_V_reg_98_reg[12]_0 ;
  output [0:0]E;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[0]_0 ;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  output [1:0]\ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  output \ap_CS_fsm_reg[9]_2 ;
  output \mOutPtr_reg[0] ;
  output [61:0]\gmem1_addr_reg_160_reg[61]_0 ;
  output [31:0]\gmem1_addr_read_reg_180_reg[31]_0 ;
  input ap_clk;
  input [0:0]S;
  input [0:0]\i_V_reg_98_reg[0]_0 ;
  input [1:0]Q;
  input gmem1_ARREADY;
  input ap_rst_n;
  input ldata_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \ap_CS_fsm_reg[9]_3 ;
  input [8:0]icmp_ln1024_fu_145_p2_carry_0;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input din_c_empty_n;
  input axibound_V_empty_n;
  input grp_Axi2Mat_fu_82_ap_ready;
  input p_Val2_s_fu_980;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [61:0]out;
  input [31:0]\gmem1_addr_read_reg_180_reg[31]_1 ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[9]_i_4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg[9]_3 ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire \ap_CS_fsm_reg_n_3_[4] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire gmem1_ARREADY;
  wire \gmem1_addr_read_reg_180[31]_i_2_n_3 ;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31]_0 ;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31]_1 ;
  wire gmem1_addr_reg_1600;
  wire [61:0]\gmem1_addr_reg_160_reg[61]_0 ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire i_V_reg_98;
  wire i_V_reg_980;
  wire \i_V_reg_98[0]_i_4_n_3 ;
  wire [11:0]i_V_reg_98_reg;
  wire [0:0]\i_V_reg_98_reg[0]_0 ;
  wire \i_V_reg_98_reg[0]_i_3_n_10 ;
  wire \i_V_reg_98_reg[0]_i_3_n_3 ;
  wire \i_V_reg_98_reg[0]_i_3_n_4 ;
  wire \i_V_reg_98_reg[0]_i_3_n_5 ;
  wire \i_V_reg_98_reg[0]_i_3_n_6 ;
  wire \i_V_reg_98_reg[0]_i_3_n_7 ;
  wire \i_V_reg_98_reg[0]_i_3_n_8 ;
  wire \i_V_reg_98_reg[0]_i_3_n_9 ;
  wire [3:0]\i_V_reg_98_reg[12]_0 ;
  wire \i_V_reg_98_reg[12]_i_1_n_10 ;
  wire \i_V_reg_98_reg[4]_i_1_n_10 ;
  wire \i_V_reg_98_reg[4]_i_1_n_3 ;
  wire \i_V_reg_98_reg[4]_i_1_n_4 ;
  wire \i_V_reg_98_reg[4]_i_1_n_5 ;
  wire \i_V_reg_98_reg[4]_i_1_n_6 ;
  wire \i_V_reg_98_reg[4]_i_1_n_7 ;
  wire \i_V_reg_98_reg[4]_i_1_n_8 ;
  wire \i_V_reg_98_reg[4]_i_1_n_9 ;
  wire \i_V_reg_98_reg[8]_i_1_n_10 ;
  wire \i_V_reg_98_reg[8]_i_1_n_3 ;
  wire \i_V_reg_98_reg[8]_i_1_n_4 ;
  wire \i_V_reg_98_reg[8]_i_1_n_5 ;
  wire \i_V_reg_98_reg[8]_i_1_n_6 ;
  wire \i_V_reg_98_reg[8]_i_1_n_7 ;
  wire \i_V_reg_98_reg[8]_i_1_n_8 ;
  wire \i_V_reg_98_reg[8]_i_1_n_9 ;
  wire [8:0]icmp_ln1024_fu_145_p2_carry_0;
  wire icmp_ln1024_fu_145_p2_carry_i_1_n_3;
  wire icmp_ln1024_fu_145_p2_carry_i_3_n_3;
  wire icmp_ln1024_fu_145_p2_carry_i_4_n_3;
  wire icmp_ln1024_fu_145_p2_carry_n_3;
  wire icmp_ln1024_fu_145_p2_carry_n_4;
  wire icmp_ln1024_fu_145_p2_carry_n_5;
  wire icmp_ln1024_fu_145_p2_carry_n_6;
  wire \icmp_ln1024_reg_176[0]_i_1_n_3 ;
  wire icmp_ln1024_reg_176_pp0_iter1_reg;
  wire \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln1024_reg_176_reg_n_3_[0] ;
  wire ldata_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [61:0]out;
  wire p_9_in;
  wire p_Val2_s_fu_980;
  wire shiftReg_ce;
  wire [3:0]\NLW_i_V_reg_98_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_V_reg_98_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1024_fu_145_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1024_fu_145_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000444000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ldata_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(icmp_ln1024_reg_176_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEAEEEEEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(\ap_CS_fsm_reg[9]_0 [0]),
        .I2(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg),
        .I4(din_c_empty_n),
        .I5(axibound_V_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h111111111111111F)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[1]_i_2_n_3 ),
        .I3(\ap_CS_fsm_reg_n_3_[4] ),
        .I4(\ap_CS_fsm_reg[9]_0 [0]),
        .I5(\ap_CS_fsm_reg_n_3_[3] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[6] ),
        .I1(\ap_CS_fsm_reg_n_3_[2] ),
        .I2(\ap_CS_fsm_reg[9]_0 [1]),
        .I3(\ap_CS_fsm_reg_n_3_[5] ),
        .I4(\ap_CS_fsm[1]_i_3_n_3 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem1_ARREADY),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_4_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[9]_i_4_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\ap_CS_fsm_reg[9]_0 [0]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(din_c_empty_n),
        .I4(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm[9]_i_4_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[9]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[3] ),
        .Q(\ap_CS_fsm_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[4] ),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[5] ),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[76]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem1_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \gmem1_addr_read_reg_180[31]_i_1 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gmem1_addr_read_reg_180[31]_i_2 
       (.I0(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(icmp_ln1024_reg_176_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(ldata_full_n),
        .O(\gmem1_addr_read_reg_180[31]_i_2_n_3 ));
  FDRE \gmem1_addr_read_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [0]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [10]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [11]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [12]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [13]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [14]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [15]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [16]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [17]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [18]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [19]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [1]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [20]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [21]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [22]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [23]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [24]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [25]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [26]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [27]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [28]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [29]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [2]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [30]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [31]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [3]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [4]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [5]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [6]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [7]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [8]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [9]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem1_addr_reg_160[61]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_0 [0]),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .O(gmem1_addr_reg_1600));
  FDRE \gmem1_addr_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[0]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[10]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[11]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[12]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[13]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[14]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[15]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[16]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[17]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[18]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[19]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[1]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[20]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[21]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[22]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[23]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[24]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[25]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[26]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[27]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[28]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[29]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[2]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[30]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[31]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[32] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[32]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[33] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[33]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[34] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[34]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[35] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[35]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[36] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[36]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[37] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[37]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[38] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[38]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[39] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[39]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[3]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[40] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[40]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[41] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[41]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[42] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[42]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[43] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[43]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[44] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[44]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[45] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[45]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[46] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[46]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[47] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[47]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[48] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[48]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[49] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[49]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[4]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[50] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[50]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[51] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[51]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[52] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[52]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[53] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[53]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[54] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[54]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[55] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[55]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[56] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[56]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[57] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[57]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[58] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[58]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[59] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[59]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[5]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[60] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[60]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[61] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[61]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[6]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[7]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[8]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[9]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i_V_reg_98[0]_i_1 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .I4(ap_CS_fsm_state8),
        .O(i_V_reg_98));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_98[0]_i_2 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .O(i_V_reg_980));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_98[0]_i_4 
       (.I0(i_V_reg_98_reg[0]),
        .O(\i_V_reg_98[0]_i_4_n_3 ));
  FDRE \i_V_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[0]_i_3_n_10 ),
        .Q(i_V_reg_98_reg[0]),
        .R(i_V_reg_98));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_V_reg_98_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_V_reg_98_reg[0]_i_3_n_3 ,\i_V_reg_98_reg[0]_i_3_n_4 ,\i_V_reg_98_reg[0]_i_3_n_5 ,\i_V_reg_98_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_V_reg_98_reg[0]_i_3_n_7 ,\i_V_reg_98_reg[0]_i_3_n_8 ,\i_V_reg_98_reg[0]_i_3_n_9 ,\i_V_reg_98_reg[0]_i_3_n_10 }),
        .S({i_V_reg_98_reg[3:1],\i_V_reg_98[0]_i_4_n_3 }));
  FDRE \i_V_reg_98_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[8]_i_1_n_8 ),
        .Q(i_V_reg_98_reg[10]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[8]_i_1_n_7 ),
        .Q(i_V_reg_98_reg[11]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[12]_i_1_n_10 ),
        .Q(\i_V_reg_98_reg[12]_0 [3]),
        .R(i_V_reg_98));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_V_reg_98_reg[12]_i_1 
       (.CI(\i_V_reg_98_reg[8]_i_1_n_3 ),
        .CO(\NLW_i_V_reg_98_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_98_reg[12]_i_1_O_UNCONNECTED [3:1],\i_V_reg_98_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\i_V_reg_98_reg[12]_0 [3]}));
  FDRE \i_V_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[0]_i_3_n_9 ),
        .Q(i_V_reg_98_reg[1]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[0]_i_3_n_8 ),
        .Q(i_V_reg_98_reg[2]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[0]_i_3_n_7 ),
        .Q(i_V_reg_98_reg[3]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[4]_i_1_n_10 ),
        .Q(i_V_reg_98_reg[4]),
        .R(i_V_reg_98));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_V_reg_98_reg[4]_i_1 
       (.CI(\i_V_reg_98_reg[0]_i_3_n_3 ),
        .CO({\i_V_reg_98_reg[4]_i_1_n_3 ,\i_V_reg_98_reg[4]_i_1_n_4 ,\i_V_reg_98_reg[4]_i_1_n_5 ,\i_V_reg_98_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_reg_98_reg[4]_i_1_n_7 ,\i_V_reg_98_reg[4]_i_1_n_8 ,\i_V_reg_98_reg[4]_i_1_n_9 ,\i_V_reg_98_reg[4]_i_1_n_10 }),
        .S({\i_V_reg_98_reg[12]_0 [1:0],i_V_reg_98_reg[5:4]}));
  FDRE \i_V_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[4]_i_1_n_9 ),
        .Q(i_V_reg_98_reg[5]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[4]_i_1_n_8 ),
        .Q(\i_V_reg_98_reg[12]_0 [0]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[4]_i_1_n_7 ),
        .Q(\i_V_reg_98_reg[12]_0 [1]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[8]_i_1_n_10 ),
        .Q(\i_V_reg_98_reg[12]_0 [2]),
        .R(i_V_reg_98));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_V_reg_98_reg[8]_i_1 
       (.CI(\i_V_reg_98_reg[4]_i_1_n_3 ),
        .CO({\i_V_reg_98_reg[8]_i_1_n_3 ,\i_V_reg_98_reg[8]_i_1_n_4 ,\i_V_reg_98_reg[8]_i_1_n_5 ,\i_V_reg_98_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_reg_98_reg[8]_i_1_n_7 ,\i_V_reg_98_reg[8]_i_1_n_8 ,\i_V_reg_98_reg[8]_i_1_n_9 ,\i_V_reg_98_reg[8]_i_1_n_10 }),
        .S({i_V_reg_98_reg[11:9],\i_V_reg_98_reg[12]_0 [2]}));
  FDRE \i_V_reg_98_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98_reg[8]_i_1_n_9 ),
        .Q(i_V_reg_98_reg[9]),
        .R(i_V_reg_98));
  CARRY4 icmp_ln1024_fu_145_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1024_fu_145_p2_carry_n_3,icmp_ln1024_fu_145_p2_carry_n_4,icmp_ln1024_fu_145_p2_carry_n_5,icmp_ln1024_fu_145_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1024_fu_145_p2_carry_i_1_n_3,S,icmp_ln1024_fu_145_p2_carry_i_3_n_3,icmp_ln1024_fu_145_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1024_fu_145_p2_carry__0
       (.CI(icmp_ln1024_fu_145_p2_carry_n_3),
        .CO({NLW_icmp_ln1024_fu_145_p2_carry__0_CO_UNCONNECTED[3:1],ap_condition_pp0_exit_iter0_state9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1024_fu_145_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\i_V_reg_98_reg[0]_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_1
       (.I0(i_V_reg_98_reg[11]),
        .I1(icmp_ln1024_fu_145_p2_carry_0[8]),
        .I2(i_V_reg_98_reg[9]),
        .I3(icmp_ln1024_fu_145_p2_carry_0[6]),
        .I4(icmp_ln1024_fu_145_p2_carry_0[7]),
        .I5(i_V_reg_98_reg[10]),
        .O(icmp_ln1024_fu_145_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_3
       (.I0(i_V_reg_98_reg[5]),
        .I1(icmp_ln1024_fu_145_p2_carry_0[5]),
        .I2(i_V_reg_98_reg[3]),
        .I3(icmp_ln1024_fu_145_p2_carry_0[3]),
        .I4(icmp_ln1024_fu_145_p2_carry_0[4]),
        .I5(i_V_reg_98_reg[4]),
        .O(icmp_ln1024_fu_145_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_4
       (.I0(i_V_reg_98_reg[2]),
        .I1(icmp_ln1024_fu_145_p2_carry_0[2]),
        .I2(i_V_reg_98_reg[0]),
        .I3(icmp_ln1024_fu_145_p2_carry_0[0]),
        .I4(icmp_ln1024_fu_145_p2_carry_0[1]),
        .I5(i_V_reg_98_reg[1]),
        .O(icmp_ln1024_fu_145_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_176[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I3(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .O(\icmp_ln1024_reg_176[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_3 ),
        .I3(icmp_ln1024_reg_176_pp0_iter1_reg),
        .O(\icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln1024_reg_176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln1024_reg_176_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1024_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_176[0]_i_1_n_3 ),
        .Q(\icmp_ln1024_reg_176_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(p_Val2_s_fu_980),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat
   (E,
    D,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    \ap_CS_fsm_reg[0] ,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \SRL_SIG_reg[0][12] ,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    \ap_CS_fsm_reg[1] ,
    shiftReg_ce,
    \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ,
    ap_sync_ready,
    ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    \bLast_reg_803_pp0_iter3_reg_reg[0] ,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem1_ARREADY,
    \data_p1_reg[76] ,
    \data_p1_reg[76]_0 ,
    ap_rst_n,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    grp_Axi2Mat_fu_82_ap_start_reg_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    shiftReg_ce_0,
    int_ap_ready_reg,
    \gmem1_addr_read_reg_180_reg[31] ,
    \SRL_SIG_reg[0][63] ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 );
  output [0:0]E;
  output [12:0]D;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  output [74:0]\SRL_SIG_reg[0][12] ;
  output Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  output \ap_CS_fsm_reg[1] ;
  output shiftReg_ce;
  output \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ;
  output ap_sync_ready;
  output ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  output \bLast_reg_803_pp0_iter3_reg_reg[0] ;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  output [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input gmem1_ARREADY;
  input \data_p1_reg[76] ;
  input [12:0]\data_p1_reg[76]_0 ;
  input ap_rst_n;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input shiftReg_ce_0;
  input int_ap_ready_reg;
  input [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  input [61:0]\SRL_SIG_reg[0][63] ;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire Axi2AxiStream_U0_ap_ready;
  wire [31:0]Axi2AxiStream_U0_ldata1_din;
  wire Axi2AxiStream_U0_n_12;
  wire Axi2AxiStream_U0_n_13;
  wire Axi2AxiStream_U0_n_15;
  wire Axi2AxiStream_U0_n_16;
  wire Axi2AxiStream_U0_n_9;
  wire [12:0]Axi2Mat_Block_split37_proc_U0_ap_return;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire Axi2Mat_entry8_U0_ap_start;
  wire Axi2Mat_entry8_U0_n_3;
  wire Axi2Mat_entry8_U0_n_4;
  wire Axi2Mat_entry8_U0_n_6;
  wire AxiStream2MatStream_U0_ap_ready;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [74:0]\SRL_SIG_reg[0][12] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [61:0]\SRL_SIG_reg[0][63] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire addrbound_1_U0_ap_continue;
  wire addrbound_1_U0_ap_ready;
  wire addrbound_1_U0_n_4;
  wire addrbound_1_U0_n_7;
  wire [12:0]addrbound_1_U0_return_r;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_5;
  wire [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ;
  wire [12:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  wire ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3;
  wire axibound_V_U_n_17;
  wire axibound_V_U_n_18;
  wire axibound_V_U_n_32;
  wire axibound_V_U_n_33;
  wire axibound_V_empty_n;
  wire \bLast_reg_803_pp0_iter3_reg_reg[0] ;
  wire [31:0]cols_c16_dout;
  wire cols_c16_empty_n;
  wire cols_c16_full_n;
  wire cols_c3_U_n_37;
  wire cols_c3_U_n_38;
  wire cols_c3_U_n_4;
  wire [31:0]cols_c3_dout;
  wire cols_c3_full_n;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire \data_p1_reg[76] ;
  wire [12:0]\data_p1_reg[76]_0 ;
  wire [63:2]din_c1_dout;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:2]din_c_dout;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire gmem1_ARREADY;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg;
  wire [12:6]i_V_reg_98_reg;
  wire \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ;
  wire in_mat_data_full_n;
  wire int_ap_ready_reg;
  wire internal_empty_n4_out;
  wire last_blk_pxl_width_U0_n_3;
  wire last_blk_pxl_width_U0_n_4;
  wire [3:3]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire ldata_U_n_38;
  wire ldata_U_n_5;
  wire [31:0]ldata_dout;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire p_Val2_s_fu_980;
  wire p_channel_U_n_19;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_24;
  wire p_channel_U_n_25;
  wire p_channel_U_n_26;
  wire p_channel_U_n_27;
  wire p_channel_U_n_28;
  wire p_channel_U_n_29;
  wire p_channel_U_n_30;
  wire p_channel_U_n_31;
  wire p_channel_U_n_5;
  wire [31:0]rows_c15_dout;
  wire rows_c15_empty_n;
  wire rows_c15_full_n;
  wire [31:0]rows_c2_dout;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire start_for_Axi2Mat_entry8_U0_U_n_10;
  wire start_for_Axi2Mat_entry8_U0_U_n_11;
  wire start_for_Axi2Mat_entry8_U0_U_n_6;
  wire start_for_Axi2Mat_entry8_U0_U_n_7;
  wire start_for_Axi2Mat_entry8_U0_U_n_8;
  wire start_for_AxiStream2MatStream_U0_U_n_5;
  wire start_for_AxiStream2MatStream_U0_U_n_7;
  wire start_for_AxiStream2MatStream_U0_U_n_8;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_for_addrbound_1_U0_U_n_4;
  wire start_for_addrbound_1_U0_U_n_5;
  wire start_for_addrbound_1_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2AxiStream Axi2AxiStream_U0
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .E(E),
        .Q(Q),
        .S(axibound_V_U_n_18),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (Axi2AxiStream_U0_n_9),
        .\ap_CS_fsm_reg[9]_0 ({Axi2AxiStream_U0_ap_ready,Axi2AxiStream_U0_n_12}),
        .\ap_CS_fsm_reg[9]_1 (Axi2AxiStream_U0_n_13),
        .\ap_CS_fsm_reg[9]_2 (Axi2AxiStream_U0_n_15),
        .\ap_CS_fsm_reg[9]_3 (axibound_V_U_n_32),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31]_0 (Axi2AxiStream_U0_ldata1_din),
        .\gmem1_addr_read_reg_180_reg[31]_1 (\gmem1_addr_read_reg_180_reg[31] ),
        .\gmem1_addr_reg_160_reg[61]_0 (\SRL_SIG_reg[0][12] [61:0]),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .\i_V_reg_98_reg[0]_0 (axibound_V_U_n_33),
        .\i_V_reg_98_reg[12]_0 ({i_V_reg_98_reg[12],i_V_reg_98_reg[8:6]}),
        .icmp_ln1024_fu_145_p2_carry_0({\SRL_SIG_reg[0][12] [73:71],\SRL_SIG_reg[0][12] [67:62]}),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0] (Axi2AxiStream_U0_n_16),
        .\mOutPtr_reg[0]_0 (ldata_U_n_5),
        .out(din_c_dout),
        .p_Val2_s_fu_980(p_Val2_s_fu_980),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_Block_split37_proc Axi2Mat_Block_split37_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(axibound_V_U_n_17),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[10]_0 (p_channel_U_n_29),
        .\ap_return_preg_reg[11]_0 (p_channel_U_n_30),
        .\ap_return_preg_reg[12]_0 (p_channel_U_n_5),
        .\ap_return_preg_reg[12]_1 (p_channel_U_n_31),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_20),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_21),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_22),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_23),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_24),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_25),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_26),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_27),
        .\ap_return_preg_reg[9]_0 (p_channel_U_n_28),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_entry3 Axi2Mat_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(cols_c3_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_entry8 Axi2Mat_entry8_U0
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(Axi2Mat_entry8_U0_n_6),
        .\SRL_SIG_reg[1][0] (cols_c3_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n_i_2(Axi2AxiStream_U0_n_12),
        .internal_empty_n_reg(Axi2Mat_entry8_U0_n_4),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_4),
        .start_for_addrbound_1_U0_full_n(start_for_addrbound_1_U0_full_n),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_3),
        .start_once_reg_reg_1(cols_c3_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_AxiStream2MatStream AxiStream2MatStream_U0
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(ldata_dout),
        .Q(AxiStream2MatStream_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 (\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0(grp_Axi2Mat_fu_82_ap_start_reg_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .\bLast_reg_803_pp0_iter3_reg_reg[0]_0 (\bLast_reg_803_pp0_iter3_reg_reg[0] ),
        .cols_c16_empty_n(cols_c16_empty_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 (\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] ),
        .in_mat_data_full_n(in_mat_data_full_n),
        .int_ap_ready_reg(int_ap_ready_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .ldata_empty_n(ldata_empty_n),
        .out(cols_c16_dout),
        .p_Val2_s_fu_980(p_Val2_s_fu_980),
        .p_reg(rows_c15_dout),
        .rows_c15_empty_n(rows_c15_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .\shl_ln414_reg_912_reg[7]_0 (ldata_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_addrbound_1 addrbound_1_U0
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(addrbound_1_U0_return_r),
        .E(addrbound_1_U0_n_4),
        .Q({addrbound_1_U0_ap_ready,addrbound_1_U0_n_7}),
        .addrbound_1_U0_ap_continue(addrbound_1_U0_ap_continue),
        .\ap_CS_fsm_reg[0]_0 (start_for_addrbound_1_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols_c_dout[14:0]),
        .p_reg_reg(start_for_addrbound_1_U0_U_n_4),
        .p_reg_reg_0(rows_c_dout[14:0]),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Axi2AxiStream_U0_n_15),
        .Q(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Axi2Mat_entry8_U0_U_n_10),
        .Q(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_AxiStream2MatStream_U0_U_n_8),
        .Q(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S axibound_V_U
       (.Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(D),
        .S(axibound_V_U_n_18),
        .\SRL_SIG_reg[0][12] (\SRL_SIG_reg[0][12] [74:62]),
        .\SRL_SIG_reg[0][12]_0 (axibound_V_U_n_32),
        .\SRL_SIG_reg[0][12]_1 (Axi2Mat_Block_split37_proc_U0_ap_return),
        .\SRL_SIG_reg[1][12] (axibound_V_U_n_33),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axibound_V_empty_n(axibound_V_empty_n),
        .\data_p1_reg[76] (\data_p1_reg[76] ),
        .\data_p1_reg[76]_0 (\data_p1_reg[76]_0 ),
        .icmp_ln1024_fu_145_p2_carry__0({i_V_reg_98_reg[12],i_V_reg_98_reg[8:6]}),
        .internal_full_n_reg_0(axibound_V_U_n_17),
        .internal_full_n_reg_1(Axi2AxiStream_U0_n_13),
        .\mOutPtr_reg[1]_0 (Axi2AxiStream_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S cols_c16_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound_1_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c16_empty_n(cols_c16_empty_n),
        .cols_c16_full_n(cols_c16_full_n),
        .in(cols_c_dout),
        .out(cols_c16_dout),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S cols_c3_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .D(cols_c3_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_6),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c3_full_n(cols_c3_full_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg_0(cols_c3_U_n_4),
        .internal_empty_n_reg_1(cols_c3_U_n_38),
        .internal_full_n_reg_0(cols_c3_U_n_37),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_7),
        .shiftReg_ce_0(shiftReg_ce_2),
        .start_for_addrbound_1_U0_full_n(start_for_addrbound_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Axi2Mat_entry8_U0_U_n_7),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_28 cols_c_U
       (.D(cols_c3_dout),
        .E(Axi2Mat_entry8_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .in(cols_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S din_c1_U
       (.E(start_for_Axi2Mat_entry8_U0_U_n_6),
        .\SRL_SIG_reg[0][63] (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .in(din_c1_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S din_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c_empty_n(din_c_empty_n),
        .din_c_full_n(din_c_full_n),
        .in(din_c1_dout),
        .internal_empty_n_reg_0(Axi2Mat_entry8_U0_n_4),
        .\mOutPtr_reg[2]_0 (Axi2AxiStream_U0_n_9),
        .out(din_c_dout),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_last_blk_pxl_width last_blk_pxl_width_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg(last_blk_pxl_width_U0_n_4),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_full_n_reg(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg_0(last_blk_pxl_width_U0_n_3),
        .start_once_reg_reg_1(start_for_AxiStream2MatStream_U0_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d6_S last_blk_width_c_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n4_out(internal_empty_n4_out),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .\last_blk_width_read_reg_767_reg[3] (ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3),
        .\last_blk_width_read_reg_767_reg[3]_0 (last_blk_pxl_width_U0_n_3),
        .shiftReg_ce(shiftReg_ce_6),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_29 ldata_U
       (.D(ldata_dout),
        .\SRL_SIG_reg[0][0] (ldata_U_n_38),
        .\SRL_SIG_reg[0][31] (Axi2AxiStream_U0_ldata1_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0]_0 (ldata_U_n_5),
        .\mOutPtr_reg[0]_1 (Axi2AxiStream_U0_n_16),
        .p_Val2_s_fu_980(p_Val2_s_fu_980),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_30 p_channel_U
       (.Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(addrbound_1_U0_return_r),
        .Q(addrbound_1_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][10] (p_channel_U_n_29),
        .\SRL_SIG_reg[0][11] (p_channel_U_n_30),
        .\SRL_SIG_reg[0][12] (Axi2Mat_Block_split37_proc_U0_ap_return),
        .\SRL_SIG_reg[0][12]_0 (p_channel_U_n_31),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_21),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_22),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_23),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_24),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_25),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_26),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_27),
        .\SRL_SIG_reg[0][9] (p_channel_U_n_28),
        .addrbound_1_U0_ap_continue(addrbound_1_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_5),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_5),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_31 rows_c15_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound_1_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .out(rows_c15_dout),
        .rows_c15_empty_n(rows_c15_empty_n),
        .rows_c15_full_n(rows_c15_full_n),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_32 rows_c2_U
       (.D(rows_c2_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_6),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_7),
        .shiftReg_ce_0(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_33 rows_c_U
       (.D(rows_c2_dout),
        .E(Axi2Mat_entry8_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_Axi2Mat_entry8_U0 start_for_Axi2Mat_entry8_U0_U
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(start_for_Axi2Mat_entry8_U0_U_n_6),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg(start_for_Axi2Mat_entry8_U0_U_n_10),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0(Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .cols_c3_full_n(cols_c3_full_n),
        .din_c1_full_n(din_c1_full_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg(start_for_Axi2Mat_entry8_U0_U_n_11),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg_0(grp_Axi2Mat_fu_82_ap_start_reg_reg),
        .internal_empty_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_8),
        .internal_full_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_7),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_3),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_7),
        .shiftReg_ce_0(shiftReg_ce_6),
        .shiftReg_ce_1(shiftReg_ce_2),
        .start_for_addrbound_1_U0_full_n(start_for_addrbound_1_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_AxiStream2MatStream_U0 start_for_AxiStream2MatStream_U0_U
       (.AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_5),
        .Q(AxiStream2MatStream_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg(start_for_Axi2Mat_entry8_U0_U_n_11),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(start_for_AxiStream2MatStream_U0_U_n_7),
        .internal_full_n_reg_1(start_for_AxiStream2MatStream_U0_U_n_8),
        .internal_full_n_reg_2(last_blk_pxl_width_U0_n_4),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg(last_blk_pxl_width_U0_n_3),
        .start_once_reg_reg_0(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_addrbound_1_U0 start_for_addrbound_1_U0_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .Q({addrbound_1_U0_ap_ready,addrbound_1_U0_n_7}),
        .\ap_CS_fsm_reg[0] (start_for_addrbound_1_U0_U_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c16_full_n(cols_c16_full_n),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg_0(start_for_addrbound_1_U0_U_n_5),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_3),
        .\mOutPtr_reg[1]_1 (start_for_Axi2Mat_entry8_U0_U_n_8),
        .rows_c15_full_n(rows_c15_full_n),
        .rows_c_empty_n(rows_c_empty_n),
        .start_for_addrbound_1_U0_full_n(start_for_addrbound_1_U0_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_Block_split37_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[12]_0 ,
    \ap_return_preg_reg[12]_1 ,
    \ap_return_preg_reg[11]_0 ,
    \ap_return_preg_reg[10]_0 ,
    \ap_return_preg_reg[9]_0 ,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [12:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[12]_0 ;
  input \ap_return_preg_reg[12]_1 ;
  input \ap_return_preg_reg[11]_0 ;
  input \ap_return_preg_reg[10]_0 ;
  input \ap_return_preg_reg[9]_0 ;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [12:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[10]_0 ;
  wire \ap_return_preg_reg[11]_0 ;
  wire \ap_return_preg_reg[12]_0 ;
  wire \ap_return_preg_reg[12]_1 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[9]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[10]_0 ),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[11]_0 ),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[12]_1 ),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[8]_0 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[12]_0 ),
        .D(\ap_return_preg_reg[9]_0 ),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_entry3
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Axi2Mat_entry8
   (start_once_reg_reg_0,
    internal_empty_n_reg,
    shiftReg_ce,
    E,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    axibound_V_empty_n,
    din_c_empty_n,
    grp_Axi2Mat_fu_82_ap_start_reg,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    internal_empty_n_i_2,
    shiftReg_ce_0,
    start_for_addrbound_1_U0_full_n,
    Axi2Mat_entry8_U0_ap_start,
    \SRL_SIG_reg[1][0] );
  output start_once_reg_reg_0;
  output internal_empty_n_reg;
  output shiftReg_ce;
  output [0:0]E;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input axibound_V_empty_n;
  input din_c_empty_n;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input [0:0]internal_empty_n_i_2;
  input shiftReg_ce_0;
  input start_for_addrbound_1_U0_full_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \SRL_SIG_reg[1][0] ;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [0:0]internal_empty_n_i_2;
  wire internal_empty_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound_1_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_addrbound_1_U0_full_n),
        .I2(Axi2Mat_entry8_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    internal_empty_n_i_3
       (.I0(shiftReg_ce),
        .I1(axibound_V_empty_n),
        .I2(din_c_empty_n),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg),
        .I4(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I5(internal_empty_n_i_2),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_AxiStream2Axi
   (ap_done_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln878_reg_163_reg[0]_0 ,
    E,
    push,
    data_vld_reg,
    Q,
    data_vld_reg_0,
    pop0,
    data_vld_reg_1,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    internal_empty_n_reg,
    \i_V_reg_105_reg[2]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    ap_enable_reg_pp0_iter1_reg_1,
    p_11_in,
    internal_empty_n_reg_0,
    grp_Mat2Axi_fu_60_ap_done,
    \gmem2_addr_reg_167_reg[61]_0 ,
    \tmp_reg_182_reg[31]_0 ,
    S,
    ap_clk,
    \ap_CS_fsm_reg[6]_0 ,
    ap_rst_n_inv,
    mem_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    out_mat_cols_c12_empty_n,
    shiftReg_ce,
    ap_done_reg_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    icmp_ln878_fu_116_p2,
    icmp_ln1402_fu_152_p2_carry_0,
    ldata_empty_n,
    AxiStream2Axi_U0_ap_start,
    dout_c_empty_n,
    out,
    \tmp_reg_182_reg[31]_1 );
  output ap_done_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln878_reg_163_reg[0]_0 ;
  output [0:0]E;
  output push;
  output data_vld_reg;
  output [1:0]Q;
  output data_vld_reg_0;
  output pop0;
  output data_vld_reg_1;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[7]_0 ;
  output internal_empty_n_reg;
  output [2:0]\i_V_reg_105_reg[2]_0 ;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter1_reg_1;
  output p_11_in;
  output internal_empty_n_reg_0;
  output grp_Mat2Axi_fu_60_ap_done;
  output [61:0]\gmem2_addr_reg_167_reg[61]_0 ;
  output [31:0]\tmp_reg_182_reg[31]_0 ;
  input [0:0]S;
  input ap_clk;
  input \ap_CS_fsm_reg[6]_0 ;
  input ap_rst_n_inv;
  input [1:0]mem_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input out_mat_cols_c12_empty_n;
  input shiftReg_ce;
  input ap_done_reg_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input icmp_ln878_fu_116_p2;
  input [5:0]icmp_ln1402_fu_152_p2_carry_0;
  input ldata_empty_n;
  input AxiStream2Axi_U0_ap_start;
  input dout_c_empty_n;
  input [61:0]out;
  input [31:0]\tmp_reg_182_reg[31]_1 ;

  wire AxiStream2Axi_U0_ap_start;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0_n_3 ;
  wire \ap_CS_fsm_reg[5]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_1_n_3 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_reg_gate_n_3;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire ap_CS_fsm_state2;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_3;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire dout_c_empty_n;
  wire empty_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_addr_reg_1670;
  wire [61:0]\gmem2_addr_reg_167_reg[61]_0 ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire [8:0]i_V_1_fu_146_p2;
  wire i_V_reg_105;
  wire i_V_reg_1050;
  wire \i_V_reg_105[2]_i_1_n_3 ;
  wire \i_V_reg_105[3]_i_1_n_3 ;
  wire \i_V_reg_105[5]_i_1_n_3 ;
  wire \i_V_reg_105[6]_i_1_n_3 ;
  wire \i_V_reg_105[8]_i_4_n_3 ;
  wire [8:3]i_V_reg_105_reg;
  wire [2:0]\i_V_reg_105_reg[2]_0 ;
  wire [5:0]icmp_ln1402_fu_152_p2_carry_0;
  wire icmp_ln1402_fu_152_p2_carry_i_1_n_3;
  wire icmp_ln1402_fu_152_p2_carry_i_2_n_3;
  wire icmp_ln1402_fu_152_p2_carry_n_5;
  wire icmp_ln1402_fu_152_p2_carry_n_6;
  wire \icmp_ln1402_reg_178[0]_i_1_n_3 ;
  wire icmp_ln1402_reg_178_pp0_iter1_reg;
  wire \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln1402_reg_178_reg_n_3_[0] ;
  wire icmp_ln878_fu_116_p2;
  wire \icmp_ln878_reg_163[0]_i_1_n_3 ;
  wire \icmp_ln878_reg_163_reg[0]_0 ;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_empty_n;
  wire [1:0]mem_reg;
  wire mem_reg_i_12_n_3;
  wire [61:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire p_11_in;
  wire pop0;
  wire push;
  wire shiftReg_ce;
  wire [31:0]\tmp_reg_182_reg[31]_0 ;
  wire [31:0]\tmp_reg_182_reg[31]_1 ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [3:3]NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(mem_reg[1]),
        .I3(mem_reg[0]),
        .O(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  LUT6 #(
    .INIT(64'h7FFF7FFFFFFF0000)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(out_mat_cols_c12_empty_n),
        .I1(out_mat_rows_c11_empty_n),
        .I2(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I3(img_out_c_empty_n),
        .I4(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I5(mem_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(\icmp_ln878_reg_163_reg[0]_0 ),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(internal_empty_n_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hB111111111111111)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(mem_reg[0]),
        .I1(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I4(out_mat_rows_c11_empty_n),
        .I5(out_mat_cols_c12_empty_n),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(icmp_ln878_fu_116_p2),
        .I1(internal_empty_n_reg),
        .I2(gmem2_AWREADY),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(mem_reg_i_12_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888888F8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln878_fu_116_p2),
        .I2(Q[1]),
        .I3(gmem2_BVALID),
        .I4(\icmp_ln878_reg_163_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg_n_3_[6] ),
        .O(ap_NS_fsm[7]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_i_12_n_3),
        .O(ap_NS_fsm[3]));
  FDRE \ap_CS_fsm_reg[5]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[4]_srl2___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_0_n_3 ),
        .Q(\ap_CS_fsm_reg[5]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_1_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[5]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_1_n_3 ),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_CS_fsm_reg_gate_n_3));
  LUT6 #(
    .INIT(64'h00000000FFA80000)) 
    ap_done_reg_i_1__2
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .O(ap_done_reg_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_3),
        .I2(ap_CS_fsm_state2),
        .I3(gmem2_AWREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(mem_reg_i_12_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(mem_reg_i_12_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(gmem2_AWREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(mem_reg_i_12_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(\icmp_ln878_reg_163_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(grp_Mat2Axi_fu_60_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[72]_i_1 
       (.I0(mem_reg[0]),
        .I1(mem_reg[1]),
        .I2(gmem2_AWREADY),
        .I3(ap_CS_fsm_state2),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(empty_n_reg),
        .I1(\icmp_ln878_reg_163_reg[0]_0 ),
        .I2(mem_reg[1]),
        .I3(mem_reg[0]),
        .I4(Q[1]),
        .I5(gmem2_BVALID),
        .O(data_vld_reg_1));
  LUT6 #(
    .INIT(64'h22222222A2A2A222)) 
    full_n_i_2__2
       (.I0(empty_n_reg),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(mem_reg[0]),
        .I4(mem_reg[1]),
        .I5(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(data_vld_reg));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    full_n_i_5
       (.I0(empty_n_reg),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(mem_reg[0]),
        .I4(mem_reg[1]),
        .I5(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(data_vld_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem2_addr_reg_167[61]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln878_fu_116_p2),
        .O(gmem2_addr_reg_1670));
  FDRE \gmem2_addr_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[0]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[10]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[11]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[12]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[13]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[14]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[15]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[16]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[17]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[18]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[19]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[1]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[20]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[21]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[22]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[23]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[24]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[25]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[26]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[27]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[28]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[29]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[2]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[30]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[31] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[31]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[32] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[32]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[33] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[33]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[34] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[34]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[35] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[35]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[36] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[36]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[37] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[37]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[38] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[38]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[39] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[39]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[3]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[40] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[40]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[41] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[41]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[42] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[42]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[43] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[43]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[44] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[44]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[45] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[45]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[46] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[46]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[47] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[47]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[48] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[48]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[49] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[49]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[4]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[50] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[50]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[51] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[51]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[52] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[52]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[53] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[53]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[54] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[54]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[55] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[55]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[56] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[56]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[57] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[57]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[58] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[58]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[59] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[59]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[5]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[60] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[60]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[61] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[61]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[6]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[7]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[8]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[9]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_105[0]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [0]),
        .O(i_V_1_fu_146_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_105[1]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [0]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .O(i_V_1_fu_146_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_105[2]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [2]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .O(\i_V_reg_105[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_105[3]_i_1 
       (.I0(i_V_reg_105_reg[3]),
        .I1(\i_V_reg_105_reg[2]_0 [2]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [1]),
        .O(\i_V_reg_105[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_105[4]_i_1 
       (.I0(i_V_reg_105_reg[4]),
        .I1(\i_V_reg_105_reg[2]_0 [2]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [1]),
        .I4(i_V_reg_105_reg[3]),
        .O(i_V_1_fu_146_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_105[5]_i_1 
       (.I0(i_V_reg_105_reg[5]),
        .I1(i_V_reg_105_reg[4]),
        .I2(\i_V_reg_105_reg[2]_0 [2]),
        .I3(\i_V_reg_105_reg[2]_0 [0]),
        .I4(\i_V_reg_105_reg[2]_0 [1]),
        .I5(i_V_reg_105_reg[3]),
        .O(\i_V_reg_105[5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_105[6]_i_1 
       (.I0(i_V_reg_105_reg[6]),
        .I1(i_V_reg_105_reg[5]),
        .I2(\i_V_reg_105[8]_i_4_n_3 ),
        .O(\i_V_reg_105[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_V_reg_105[7]_i_1 
       (.I0(i_V_reg_105_reg[5]),
        .I1(\i_V_reg_105[8]_i_4_n_3 ),
        .I2(i_V_reg_105_reg[6]),
        .I3(i_V_reg_105_reg[7]),
        .O(i_V_1_fu_146_p2[7]));
  LUT6 #(
    .INIT(64'hFFBF000000000000)) 
    \i_V_reg_105[8]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_12_n_3),
        .I4(ap_CS_fsm_state2),
        .I5(gmem2_AWREADY),
        .O(i_V_reg_105));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_105[8]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_12_n_3),
        .O(i_V_reg_1050));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_105[8]_i_3 
       (.I0(i_V_reg_105_reg[8]),
        .I1(i_V_reg_105_reg[5]),
        .I2(\i_V_reg_105[8]_i_4_n_3 ),
        .I3(i_V_reg_105_reg[6]),
        .I4(i_V_reg_105_reg[7]),
        .O(i_V_1_fu_146_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_105[8]_i_4 
       (.I0(i_V_reg_105_reg[3]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [2]),
        .I4(i_V_reg_105_reg[4]),
        .O(\i_V_reg_105[8]_i_4_n_3 ));
  FDRE \i_V_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_1_fu_146_p2[0]),
        .Q(\i_V_reg_105_reg[2]_0 [0]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_1_fu_146_p2[1]),
        .Q(\i_V_reg_105_reg[2]_0 [1]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[2]_i_1_n_3 ),
        .Q(\i_V_reg_105_reg[2]_0 [2]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[3]_i_1_n_3 ),
        .Q(i_V_reg_105_reg[3]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_1_fu_146_p2[4]),
        .Q(i_V_reg_105_reg[4]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[5]_i_1_n_3 ),
        .Q(i_V_reg_105_reg[5]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[6]_i_1_n_3 ),
        .Q(i_V_reg_105_reg[6]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_1_fu_146_p2[7]),
        .Q(i_V_reg_105_reg[7]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_1_fu_146_p2[8]),
        .Q(i_V_reg_105_reg[8]),
        .R(i_V_reg_105));
  CARRY4 icmp_ln1402_fu_152_p2_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,icmp_ln1402_fu_152_p2_carry_n_5,icmp_ln1402_fu_152_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1402_fu_152_p2_carry_i_1_n_3,icmp_ln1402_fu_152_p2_carry_i_2_n_3,S}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_1
       (.I0(i_V_reg_105_reg[8]),
        .I1(icmp_ln1402_fu_152_p2_carry_0[5]),
        .I2(i_V_reg_105_reg[6]),
        .I3(icmp_ln1402_fu_152_p2_carry_0[3]),
        .I4(icmp_ln1402_fu_152_p2_carry_0[4]),
        .I5(i_V_reg_105_reg[7]),
        .O(icmp_ln1402_fu_152_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_2
       (.I0(i_V_reg_105_reg[5]),
        .I1(icmp_ln1402_fu_152_p2_carry_0[2]),
        .I2(i_V_reg_105_reg[3]),
        .I3(icmp_ln1402_fu_152_p2_carry_0[0]),
        .I4(icmp_ln1402_fu_152_p2_carry_0[1]),
        .I5(i_V_reg_105_reg[4]),
        .O(icmp_ln1402_fu_152_p2_carry_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_178[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_3),
        .I3(\icmp_ln1402_reg_178_reg_n_3_[0] ),
        .O(\icmp_ln1402_reg_178[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1402_reg_178_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_3),
        .I3(icmp_ln1402_reg_178_pp0_iter1_reg),
        .O(\icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln1402_reg_178_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln1402_reg_178_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1402_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_178[0]_i_1_n_3 ),
        .Q(\icmp_ln1402_reg_178_reg_n_3_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln878_reg_163[0]_i_1 
       (.I0(icmp_ln878_fu_116_p2),
        .I1(Q[0]),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(\icmp_ln878_reg_163[0]_i_1_n_3 ));
  FDRE \icmp_ln878_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_163[0]_i_1_n_3 ),
        .Q(\icmp_ln878_reg_163_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \int_isr[0]_i_3 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(ap_done_reg),
        .I5(mem_reg[1]),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__5
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_11_in),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    internal_full_n_i_2__6
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\icmp_ln878_reg_163_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    mem_reg_i_12
       (.I0(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(gmem2_WREADY),
        .I3(ldata_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\icmp_ln1402_reg_178_reg_n_3_[0] ),
        .O(mem_reg_i_12_n_3));
  LUT5 #(
    .INIT(32'h00000E00)) 
    mem_reg_i_9__0
       (.I0(mem_reg[0]),
        .I1(mem_reg[1]),
        .I2(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(mem_reg_i_12_n_3),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'h5400FFFF)) 
    \pout[2]_i_3 
       (.I0(\icmp_ln878_reg_163_reg[0]_0 ),
        .I1(mem_reg[1]),
        .I2(mem_reg[0]),
        .I3(Q[1]),
        .I4(gmem2_BVALID),
        .O(pop0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_182[31]_i_1 
       (.I0(\icmp_ln1402_reg_178_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_3),
        .O(p_11_in));
  FDRE \tmp_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [0]),
        .Q(\tmp_reg_182_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [10]),
        .Q(\tmp_reg_182_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [11]),
        .Q(\tmp_reg_182_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [12]),
        .Q(\tmp_reg_182_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [13]),
        .Q(\tmp_reg_182_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [14]),
        .Q(\tmp_reg_182_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [15]),
        .Q(\tmp_reg_182_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[16] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [16]),
        .Q(\tmp_reg_182_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[17] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [17]),
        .Q(\tmp_reg_182_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[18] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [18]),
        .Q(\tmp_reg_182_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[19] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [19]),
        .Q(\tmp_reg_182_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [1]),
        .Q(\tmp_reg_182_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[20] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [20]),
        .Q(\tmp_reg_182_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[21] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [21]),
        .Q(\tmp_reg_182_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[22] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [22]),
        .Q(\tmp_reg_182_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[23] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [23]),
        .Q(\tmp_reg_182_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[24] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [24]),
        .Q(\tmp_reg_182_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[25] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [25]),
        .Q(\tmp_reg_182_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[26] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [26]),
        .Q(\tmp_reg_182_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[27] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [27]),
        .Q(\tmp_reg_182_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[28] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [28]),
        .Q(\tmp_reg_182_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[29] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [29]),
        .Q(\tmp_reg_182_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [2]),
        .Q(\tmp_reg_182_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[30] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [30]),
        .Q(\tmp_reg_182_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[31] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [31]),
        .Q(\tmp_reg_182_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [3]),
        .Q(\tmp_reg_182_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [4]),
        .Q(\tmp_reg_182_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [5]),
        .Q(\tmp_reg_182_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [6]),
        .Q(\tmp_reg_182_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [7]),
        .Q(\tmp_reg_182_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [8]),
        .Q(\tmp_reg_182_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [9]),
        .Q(\tmp_reg_182_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404040000000000)) 
    \waddr[7]_i_1__0 
       (.I0(mem_reg_i_12_n_3),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I3(mem_reg[1]),
        .I4(mem_reg[0]),
        .I5(gmem2_WREADY),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_AxiStream2MatStream
   (Q,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    \ap_CS_fsm_reg[0]_0 ,
    AxiStream2MatStream_U0_last_blk_width_read,
    p_Val2_s_fu_980,
    shiftReg_ce,
    \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_ready,
    ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    \bLast_reg_803_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg,
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 ,
    ap_clk,
    out,
    p_reg,
    last_blk_width_c_dout,
    ap_rst_n_inv,
    ap_rst_n,
    \SRL_SIG_reg[0][0] ,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    grp_Axi2Mat_fu_82_ap_ready,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    cols_c16_empty_n,
    AxiStream2MatStream_U0_ap_start,
    rows_c15_empty_n,
    last_blk_width_c_empty_n,
    in_mat_data_full_n,
    ldata_empty_n,
    D,
    \shl_ln414_reg_912_reg[7]_0 ,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    shiftReg_ce_0,
    int_ap_ready_reg);
  output [0:0]Q;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output AxiStream2MatStream_U0_last_blk_width_read;
  output p_Val2_s_fu_980;
  output shiftReg_ce;
  output \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_ready;
  output ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  output \bLast_reg_803_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  output [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 ;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;
  input [0:0]last_blk_width_c_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]\SRL_SIG_reg[0][0] ;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input grp_Axi2Mat_fu_82_ap_ready;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input cols_c16_empty_n;
  input AxiStream2MatStream_U0_ap_start;
  input rows_c15_empty_n;
  input last_blk_width_c_empty_n;
  input in_mat_data_full_n;
  input ldata_empty_n;
  input [31:0]D;
  input \shl_ln414_reg_912_reg[7]_0 ;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input shiftReg_ce_0;
  input int_ap_ready_reg;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire [1:0]\SRL_SIG_reg[0][0] ;
  wire [5:5]add_ln674_1_fu_402_p2;
  wire [5:5]add_ln674_1_reg_865;
  wire add_ln674_1_reg_8650;
  wire \add_ln674_1_reg_865[5]_i_2_n_3 ;
  wire \add_ln674_1_reg_865[5]_i_3_n_3 ;
  wire \add_ln674_1_reg_865[5]_i_4_n_3 ;
  wire \add_ln674_1_reg_865_reg[5]_i_1_n_5 ;
  wire \add_ln674_1_reg_865_reg[5]_i_1_n_6 ;
  wire [7:7]and_ln414_reg_918;
  wire \and_ln414_reg_918[7]_i_1_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_reg_n_3;
  wire ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_6_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire bLast_fu_223_p2_carry__0_i_1_n_3;
  wire bLast_fu_223_p2_carry__0_i_2_n_3;
  wire bLast_fu_223_p2_carry__0_i_3_n_3;
  wire bLast_fu_223_p2_carry__0_i_4_n_3;
  wire bLast_fu_223_p2_carry__0_n_3;
  wire bLast_fu_223_p2_carry__0_n_4;
  wire bLast_fu_223_p2_carry__0_n_5;
  wire bLast_fu_223_p2_carry__0_n_6;
  wire bLast_fu_223_p2_carry__1_i_1_n_3;
  wire bLast_fu_223_p2_carry__1_i_2_n_3;
  wire bLast_fu_223_p2_carry__1_i_3_n_3;
  wire bLast_fu_223_p2_carry__1_n_4;
  wire bLast_fu_223_p2_carry__1_n_5;
  wire bLast_fu_223_p2_carry__1_n_6;
  wire bLast_fu_223_p2_carry_i_1_n_3;
  wire bLast_fu_223_p2_carry_i_2_n_3;
  wire bLast_fu_223_p2_carry_i_3_n_3;
  wire bLast_fu_223_p2_carry_i_4_n_3;
  wire bLast_fu_223_p2_carry_n_3;
  wire bLast_fu_223_p2_carry_n_4;
  wire bLast_fu_223_p2_carry_n_5;
  wire bLast_fu_223_p2_carry_n_6;
  wire bLast_reg_803;
  wire \bLast_reg_803[0]_i_1_n_3 ;
  wire bLast_reg_803_pp0_iter1_reg;
  wire bLast_reg_803_pp0_iter2_reg;
  wire bLast_reg_803_pp0_iter3_reg;
  wire \bLast_reg_803_pp0_iter3_reg_reg[0]_0 ;
  wire [31:0]bound_reg_774;
  wire [31:0]cols_bound_per_npc_read_reg_760;
  wire cols_c16_empty_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire i__carry__0_i_1__0_n_3;
  wire i__carry__0_i_2__0_n_3;
  wire i__carry__0_i_3__0_n_3;
  wire i__carry__0_i_4__0_n_3;
  wire i__carry__1_i_1__0_n_3;
  wire i__carry__1_i_2__0_n_3;
  wire i__carry__1_i_3_n_3;
  wire i__carry__1_i_4_n_3;
  wire i__carry__2_i_1_n_3;
  wire i__carry__2_i_2_n_3;
  wire i__carry__2_i_3_n_3;
  wire i__carry__2_i_4_n_3;
  wire i__carry__3_i_1_n_3;
  wire i__carry__3_i_2_n_3;
  wire i__carry__3_i_3_n_3;
  wire i__carry__3_i_4_n_3;
  wire i__carry__4_i_1_n_3;
  wire i__carry__4_i_2_n_3;
  wire i__carry__4_i_3_n_3;
  wire i__carry__4_i_4_n_3;
  wire i__carry__5_i_1_n_3;
  wire i__carry__5_i_2_n_3;
  wire i__carry__5_i_3_n_3;
  wire i__carry__5_i_4_n_3;
  wire i__carry__6_i_1_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_4_n_3;
  wire i__carry_i_5_n_3;
  wire i__carry_i_6_n_3;
  wire i_reg_144;
  wire i_reg_1440;
  wire \i_reg_144[0]_i_4_n_3 ;
  wire [30:0]i_reg_144_reg;
  wire \i_reg_144_reg[0]_i_3_n_10 ;
  wire \i_reg_144_reg[0]_i_3_n_3 ;
  wire \i_reg_144_reg[0]_i_3_n_4 ;
  wire \i_reg_144_reg[0]_i_3_n_5 ;
  wire \i_reg_144_reg[0]_i_3_n_6 ;
  wire \i_reg_144_reg[0]_i_3_n_7 ;
  wire \i_reg_144_reg[0]_i_3_n_8 ;
  wire \i_reg_144_reg[0]_i_3_n_9 ;
  wire \i_reg_144_reg[12]_i_1_n_10 ;
  wire \i_reg_144_reg[12]_i_1_n_3 ;
  wire \i_reg_144_reg[12]_i_1_n_4 ;
  wire \i_reg_144_reg[12]_i_1_n_5 ;
  wire \i_reg_144_reg[12]_i_1_n_6 ;
  wire \i_reg_144_reg[12]_i_1_n_7 ;
  wire \i_reg_144_reg[12]_i_1_n_8 ;
  wire \i_reg_144_reg[12]_i_1_n_9 ;
  wire \i_reg_144_reg[16]_i_1_n_10 ;
  wire \i_reg_144_reg[16]_i_1_n_3 ;
  wire \i_reg_144_reg[16]_i_1_n_4 ;
  wire \i_reg_144_reg[16]_i_1_n_5 ;
  wire \i_reg_144_reg[16]_i_1_n_6 ;
  wire \i_reg_144_reg[16]_i_1_n_7 ;
  wire \i_reg_144_reg[16]_i_1_n_8 ;
  wire \i_reg_144_reg[16]_i_1_n_9 ;
  wire \i_reg_144_reg[20]_i_1_n_10 ;
  wire \i_reg_144_reg[20]_i_1_n_3 ;
  wire \i_reg_144_reg[20]_i_1_n_4 ;
  wire \i_reg_144_reg[20]_i_1_n_5 ;
  wire \i_reg_144_reg[20]_i_1_n_6 ;
  wire \i_reg_144_reg[20]_i_1_n_7 ;
  wire \i_reg_144_reg[20]_i_1_n_8 ;
  wire \i_reg_144_reg[20]_i_1_n_9 ;
  wire \i_reg_144_reg[24]_i_1_n_10 ;
  wire \i_reg_144_reg[24]_i_1_n_3 ;
  wire \i_reg_144_reg[24]_i_1_n_4 ;
  wire \i_reg_144_reg[24]_i_1_n_5 ;
  wire \i_reg_144_reg[24]_i_1_n_6 ;
  wire \i_reg_144_reg[24]_i_1_n_7 ;
  wire \i_reg_144_reg[24]_i_1_n_8 ;
  wire \i_reg_144_reg[24]_i_1_n_9 ;
  wire \i_reg_144_reg[28]_i_1_n_10 ;
  wire \i_reg_144_reg[28]_i_1_n_5 ;
  wire \i_reg_144_reg[28]_i_1_n_6 ;
  wire \i_reg_144_reg[28]_i_1_n_8 ;
  wire \i_reg_144_reg[28]_i_1_n_9 ;
  wire \i_reg_144_reg[4]_i_1_n_10 ;
  wire \i_reg_144_reg[4]_i_1_n_3 ;
  wire \i_reg_144_reg[4]_i_1_n_4 ;
  wire \i_reg_144_reg[4]_i_1_n_5 ;
  wire \i_reg_144_reg[4]_i_1_n_6 ;
  wire \i_reg_144_reg[4]_i_1_n_7 ;
  wire \i_reg_144_reg[4]_i_1_n_8 ;
  wire \i_reg_144_reg[4]_i_1_n_9 ;
  wire \i_reg_144_reg[8]_i_1_n_10 ;
  wire \i_reg_144_reg[8]_i_1_n_3 ;
  wire \i_reg_144_reg[8]_i_1_n_4 ;
  wire \i_reg_144_reg[8]_i_1_n_5 ;
  wire \i_reg_144_reg[8]_i_1_n_6 ;
  wire \i_reg_144_reg[8]_i_1_n_7 ;
  wire \i_reg_144_reg[8]_i_1_n_8 ;
  wire \i_reg_144_reg[8]_i_1_n_9 ;
  wire icmp_ln1073_fu_218_p2;
  wire icmp_ln1073_fu_218_p2_carry__0_i_1_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_2_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_3_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_4_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_5_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_6_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_7_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_i_8_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_n_3;
  wire icmp_ln1073_fu_218_p2_carry__0_n_4;
  wire icmp_ln1073_fu_218_p2_carry__0_n_5;
  wire icmp_ln1073_fu_218_p2_carry__0_n_6;
  wire icmp_ln1073_fu_218_p2_carry__1_i_1_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_2_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_3_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_4_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_5_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_6_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_7_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_i_8_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_n_3;
  wire icmp_ln1073_fu_218_p2_carry__1_n_4;
  wire icmp_ln1073_fu_218_p2_carry__1_n_5;
  wire icmp_ln1073_fu_218_p2_carry__1_n_6;
  wire icmp_ln1073_fu_218_p2_carry__2_i_1_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_2_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_3_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_4_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_5_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_6_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_7_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_i_8_n_3;
  wire icmp_ln1073_fu_218_p2_carry__2_n_4;
  wire icmp_ln1073_fu_218_p2_carry__2_n_5;
  wire icmp_ln1073_fu_218_p2_carry__2_n_6;
  wire icmp_ln1073_fu_218_p2_carry_i_1_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_2_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_3_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_4_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_5_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_6_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_7_n_3;
  wire icmp_ln1073_fu_218_p2_carry_i_8_n_3;
  wire icmp_ln1073_fu_218_p2_carry_n_3;
  wire icmp_ln1073_fu_218_p2_carry_n_4;
  wire icmp_ln1073_fu_218_p2_carry_n_5;
  wire icmp_ln1073_fu_218_p2_carry_n_6;
  wire icmp_ln1073_reg_799;
  wire \icmp_ln1073_reg_799[0]_i_2_n_3 ;
  wire \icmp_ln1073_reg_799[0]_i_3_n_3 ;
  wire icmp_ln1073_reg_799_pp0_iter1_reg;
  wire icmp_ln1073_reg_799_pp0_iter2_reg;
  wire icmp_ln1084_fu_275_p2;
  wire icmp_ln1084_fu_275_p2__0_carry__0_i_1_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__0_i_2_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__0_i_3_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__0_i_4_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__0_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__0_n_4;
  wire icmp_ln1084_fu_275_p2__0_carry__0_n_5;
  wire icmp_ln1084_fu_275_p2__0_carry__0_n_6;
  wire icmp_ln1084_fu_275_p2__0_carry__1_i_1_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__1_i_2_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__1_i_3_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__1_i_4_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__1_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__1_n_4;
  wire icmp_ln1084_fu_275_p2__0_carry__1_n_5;
  wire icmp_ln1084_fu_275_p2__0_carry__1_n_6;
  wire icmp_ln1084_fu_275_p2__0_carry__2_i_1_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__2_i_2_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__2_i_3_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry__2_n_5;
  wire icmp_ln1084_fu_275_p2__0_carry__2_n_6;
  wire icmp_ln1084_fu_275_p2__0_carry_i_1_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_i_2_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_i_3_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_i_4_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_i_5_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_n_3;
  wire icmp_ln1084_fu_275_p2__0_carry_n_4;
  wire icmp_ln1084_fu_275_p2__0_carry_n_5;
  wire icmp_ln1084_fu_275_p2__0_carry_n_6;
  wire icmp_ln1084_reg_820;
  wire \icmp_ln1084_reg_820[0]_i_1_n_3 ;
  wire icmp_ln1084_reg_820_pp0_iter2_reg;
  wire \icmp_ln1085_reg_841[0]_i_10_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_1_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_2_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_3_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_4_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_5_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_6_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_7_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_8_n_3 ;
  wire \icmp_ln1085_reg_841[0]_i_9_n_3 ;
  wire icmp_ln1085_reg_841_pp0_iter2_reg;
  wire \icmp_ln1085_reg_841_reg_n_3_[0] ;
  wire icmp_ln1104_fu_228_p2;
  wire icmp_ln1104_fu_228_p2_carry__0_i_1_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_2_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_3_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_4_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_5_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_6_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_7_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_i_8_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_n_3;
  wire icmp_ln1104_fu_228_p2_carry__0_n_4;
  wire icmp_ln1104_fu_228_p2_carry__0_n_5;
  wire icmp_ln1104_fu_228_p2_carry__0_n_6;
  wire icmp_ln1104_fu_228_p2_carry__1_i_1_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_2_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_3_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_4_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_5_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_6_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_7_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_i_8_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_n_3;
  wire icmp_ln1104_fu_228_p2_carry__1_n_4;
  wire icmp_ln1104_fu_228_p2_carry__1_n_5;
  wire icmp_ln1104_fu_228_p2_carry__1_n_6;
  wire icmp_ln1104_fu_228_p2_carry__2_i_1_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_2_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_3_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_4_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_5_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_6_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_7_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_i_8_n_3;
  wire icmp_ln1104_fu_228_p2_carry__2_n_4;
  wire icmp_ln1104_fu_228_p2_carry__2_n_5;
  wire icmp_ln1104_fu_228_p2_carry__2_n_6;
  wire icmp_ln1104_fu_228_p2_carry_i_1_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_2_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_3_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_4_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_5_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_6_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_7_n_3;
  wire icmp_ln1104_fu_228_p2_carry_i_8_n_3;
  wire icmp_ln1104_fu_228_p2_carry_n_3;
  wire icmp_ln1104_fu_228_p2_carry_n_4;
  wire icmp_ln1104_fu_228_p2_carry_n_5;
  wire icmp_ln1104_fu_228_p2_carry_n_6;
  wire icmp_ln1104_reg_811;
  wire \icmp_ln1104_reg_811[0]_i_1_n_3 ;
  wire icmp_ln1104_reg_811_pp0_iter1_reg;
  wire icmp_ln1104_reg_811_pp0_iter2_reg;
  wire icmp_ln1104_reg_811_pp0_iter3_reg;
  wire \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 ;
  wire icmp_ln414_fu_408_p2;
  wire icmp_ln414_fu_408_p2_carry__0_i_1_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_2_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_3_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_4_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_5_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_6_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_7_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_i_8_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_n_3;
  wire icmp_ln414_fu_408_p2_carry__0_n_4;
  wire icmp_ln414_fu_408_p2_carry__0_n_5;
  wire icmp_ln414_fu_408_p2_carry__0_n_6;
  wire icmp_ln414_fu_408_p2_carry__1_i_1_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_2_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_3_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_4_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_5_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_6_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_7_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_i_8_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_n_3;
  wire icmp_ln414_fu_408_p2_carry__1_n_4;
  wire icmp_ln414_fu_408_p2_carry__1_n_5;
  wire icmp_ln414_fu_408_p2_carry__1_n_6;
  wire icmp_ln414_fu_408_p2_carry__2_i_1_n_3;
  wire icmp_ln414_fu_408_p2_carry__2_i_2_n_3;
  wire icmp_ln414_fu_408_p2_carry__2_i_3_n_3;
  wire icmp_ln414_fu_408_p2_carry__2_i_4_n_3;
  wire icmp_ln414_fu_408_p2_carry__2_n_6;
  wire icmp_ln414_fu_408_p2_carry_i_1_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_2_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_3_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_4_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_5_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_6_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_7_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_8_n_3;
  wire icmp_ln414_fu_408_p2_carry_i_9_n_3;
  wire icmp_ln414_fu_408_p2_carry_n_3;
  wire icmp_ln414_fu_408_p2_carry_n_4;
  wire icmp_ln414_fu_408_p2_carry_n_5;
  wire icmp_ln414_fu_408_p2_carry_n_6;
  wire icmp_ln414_reg_870;
  wire icmp_ln414_reg_870_pp0_iter2_reg;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_10_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_11_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_12_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_13_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_1_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_2_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_3_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_4_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_5_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_6_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_7_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_8_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_10;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_4;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_6;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_7;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_8;
  wire icmp_ln674_1_fu_297_p2_carry__0_i_9_n_9;
  wire icmp_ln674_1_fu_297_p2_carry__0_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__0_n_4;
  wire icmp_ln674_1_fu_297_p2_carry__0_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__0_n_6;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_10;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_4;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_6;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_7;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_8;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_10_n_9;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_11_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_12_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_13_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_14_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_15_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_16_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_17_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_18_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_1_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_2_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_3_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_4_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_5_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_6_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_7_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_8_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_10;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_4;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_6;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_7;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_8;
  wire icmp_ln674_1_fu_297_p2_carry__1_i_9_n_9;
  wire icmp_ln674_1_fu_297_p2_carry__1_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__1_n_4;
  wire icmp_ln674_1_fu_297_p2_carry__1_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__1_n_6;
  wire icmp_ln674_1_fu_297_p2_carry__2_i_1_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__2_i_2_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__2_i_3_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__2_i_4_n_3;
  wire icmp_ln674_1_fu_297_p2_carry__2_n_5;
  wire icmp_ln674_1_fu_297_p2_carry__2_n_6;
  wire icmp_ln674_1_fu_297_p2_carry_i_1_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_2_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_3_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_4_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_5_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_6_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_7_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_8_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_i_9_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_n_3;
  wire icmp_ln674_1_fu_297_p2_carry_n_4;
  wire icmp_ln674_1_fu_297_p2_carry_n_5;
  wire icmp_ln674_1_fu_297_p2_carry_n_6;
  wire icmp_ln674_1_reg_824;
  wire icmp_ln674_1_reg_8240;
  wire icmp_ln674_fu_368_p2;
  wire icmp_ln674_reg_851;
  wire \icmp_ln674_reg_851[0]_i_10_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_11_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_12_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_13_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_14_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_15_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_16_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_17_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_18_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_19_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_20_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_21_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_22_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_2_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_6_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_7_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_8_n_3 ;
  wire \icmp_ln674_reg_851[0]_i_9_n_3 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_10 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_3 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_4 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_5 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_6 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_7 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_8 ;
  wire \icmp_ln674_reg_851_reg[0]_i_3_n_9 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_10 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_4 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_5 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_6 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_7 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_8 ;
  wire \icmp_ln674_reg_851_reg[0]_i_4_n_9 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_10 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_3 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_4 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_5 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_6 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_7 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_8 ;
  wire \icmp_ln674_reg_851_reg[0]_i_5_n_9 ;
  wire in_mat_data_full_n;
  wire int_ap_ready_reg;
  wire int_ap_start_i_4_n_3;
  wire \j_reg_133[0]_i_1_n_3 ;
  wire \j_reg_133[0]_i_3_n_3 ;
  wire [31:0]j_reg_133_reg;
  wire \j_reg_133_reg[0]_i_2_n_10 ;
  wire \j_reg_133_reg[0]_i_2_n_3 ;
  wire \j_reg_133_reg[0]_i_2_n_4 ;
  wire \j_reg_133_reg[0]_i_2_n_5 ;
  wire \j_reg_133_reg[0]_i_2_n_6 ;
  wire \j_reg_133_reg[0]_i_2_n_7 ;
  wire \j_reg_133_reg[0]_i_2_n_8 ;
  wire \j_reg_133_reg[0]_i_2_n_9 ;
  wire \j_reg_133_reg[12]_i_1_n_10 ;
  wire \j_reg_133_reg[12]_i_1_n_3 ;
  wire \j_reg_133_reg[12]_i_1_n_4 ;
  wire \j_reg_133_reg[12]_i_1_n_5 ;
  wire \j_reg_133_reg[12]_i_1_n_6 ;
  wire \j_reg_133_reg[12]_i_1_n_7 ;
  wire \j_reg_133_reg[12]_i_1_n_8 ;
  wire \j_reg_133_reg[12]_i_1_n_9 ;
  wire \j_reg_133_reg[16]_i_1_n_10 ;
  wire \j_reg_133_reg[16]_i_1_n_3 ;
  wire \j_reg_133_reg[16]_i_1_n_4 ;
  wire \j_reg_133_reg[16]_i_1_n_5 ;
  wire \j_reg_133_reg[16]_i_1_n_6 ;
  wire \j_reg_133_reg[16]_i_1_n_7 ;
  wire \j_reg_133_reg[16]_i_1_n_8 ;
  wire \j_reg_133_reg[16]_i_1_n_9 ;
  wire \j_reg_133_reg[20]_i_1_n_10 ;
  wire \j_reg_133_reg[20]_i_1_n_3 ;
  wire \j_reg_133_reg[20]_i_1_n_4 ;
  wire \j_reg_133_reg[20]_i_1_n_5 ;
  wire \j_reg_133_reg[20]_i_1_n_6 ;
  wire \j_reg_133_reg[20]_i_1_n_7 ;
  wire \j_reg_133_reg[20]_i_1_n_8 ;
  wire \j_reg_133_reg[20]_i_1_n_9 ;
  wire \j_reg_133_reg[24]_i_1_n_10 ;
  wire \j_reg_133_reg[24]_i_1_n_3 ;
  wire \j_reg_133_reg[24]_i_1_n_4 ;
  wire \j_reg_133_reg[24]_i_1_n_5 ;
  wire \j_reg_133_reg[24]_i_1_n_6 ;
  wire \j_reg_133_reg[24]_i_1_n_7 ;
  wire \j_reg_133_reg[24]_i_1_n_8 ;
  wire \j_reg_133_reg[24]_i_1_n_9 ;
  wire \j_reg_133_reg[28]_i_1_n_10 ;
  wire \j_reg_133_reg[28]_i_1_n_4 ;
  wire \j_reg_133_reg[28]_i_1_n_5 ;
  wire \j_reg_133_reg[28]_i_1_n_6 ;
  wire \j_reg_133_reg[28]_i_1_n_7 ;
  wire \j_reg_133_reg[28]_i_1_n_8 ;
  wire \j_reg_133_reg[28]_i_1_n_9 ;
  wire \j_reg_133_reg[4]_i_1_n_10 ;
  wire \j_reg_133_reg[4]_i_1_n_3 ;
  wire \j_reg_133_reg[4]_i_1_n_4 ;
  wire \j_reg_133_reg[4]_i_1_n_5 ;
  wire \j_reg_133_reg[4]_i_1_n_6 ;
  wire \j_reg_133_reg[4]_i_1_n_7 ;
  wire \j_reg_133_reg[4]_i_1_n_8 ;
  wire \j_reg_133_reg[4]_i_1_n_9 ;
  wire \j_reg_133_reg[8]_i_1_n_10 ;
  wire \j_reg_133_reg[8]_i_1_n_3 ;
  wire \j_reg_133_reg[8]_i_1_n_4 ;
  wire \j_reg_133_reg[8]_i_1_n_5 ;
  wire \j_reg_133_reg[8]_i_1_n_6 ;
  wire \j_reg_133_reg[8]_i_1_n_7 ;
  wire \j_reg_133_reg[8]_i_1_n_8 ;
  wire \j_reg_133_reg[8]_i_1_n_9 ;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire [3:3]last_blk_width_read_reg_767;
  wire ldata_empty_n;
  wire [7:0]lshr_ln674_3_reg_892;
  wire lshr_ln674_3_reg_8920;
  wire \lshr_ln674_3_reg_892[0]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[0]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[1]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[1]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[1]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[1]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[2]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[2]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[2]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[2]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[3]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[3]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[3]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[3]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[4]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[4]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[4]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[4]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[4]_i_5_n_3 ;
  wire \lshr_ln674_3_reg_892[5]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[5]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[5]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[6]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[6]_i_2_n_3 ;
  wire \lshr_ln674_3_reg_892[6]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[6]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_3_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_4_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_5_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_7_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_8_n_3 ;
  wire \lshr_ln674_3_reg_892[7]_i_9_n_3 ;
  wire \lshr_ln674_3_reg_892_reg[5]_i_1_n_3 ;
  wire \lshr_ln674_3_reg_892_reg[7]_i_6_n_3 ;
  wire [7:0]lshr_ln674_reg_902;
  wire lshr_ln674_reg_9020;
  wire \lshr_ln674_reg_902[0]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[0]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[0]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[1]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[1]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[1]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[1]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[2]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[2]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[2]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[2]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[3]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[3]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[3]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[3]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[4]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[4]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[4]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[5]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[5]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[5]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[5]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[6]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[6]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[6]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[6]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_1_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_2_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_3_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_4_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_6_n_3 ;
  wire \lshr_ln674_reg_902[7]_i_7_n_3 ;
  wire \lshr_ln674_reg_902_reg[7]_i_5_n_3 ;
  wire mul_32s_32s_32_2_1_U38_n_19;
  wire mul_32s_32s_32_2_1_U38_n_20;
  wire mul_32s_32s_32_2_1_U38_n_21;
  wire mul_32s_32s_32_2_1_U38_n_22;
  wire mul_32s_32s_32_2_1_U38_n_23;
  wire mul_32s_32s_32_2_1_U38_n_24;
  wire mul_32s_32s_32_2_1_U38_n_25;
  wire mul_32s_32s_32_2_1_U38_n_26;
  wire mul_32s_32s_32_2_1_U38_n_27;
  wire mul_32s_32s_32_2_1_U38_n_28;
  wire mul_32s_32s_32_2_1_U38_n_29;
  wire mul_32s_32s_32_2_1_U38_n_30;
  wire mul_32s_32s_32_2_1_U38_n_31;
  wire mul_32s_32s_32_2_1_U38_n_32;
  wire mul_32s_32s_32_2_1_U38_n_33;
  wire mul_32s_32s_32_2_1_U38_n_34;
  wire [31:0]out;
  wire p_0_in0;
  wire p_12_in;
  wire p_13_in;
  wire p_Val2_s_fu_980;
  wire [31:0]p_reg;
  wire [31:3]rem_fu_94;
  wire \rem_fu_940_inferred__0/i__carry__0_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__0_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__0_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__0_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry__1_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__1_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__1_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__1_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry__2_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__2_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__2_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__2_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry__3_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__3_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__3_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__3_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry__4_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__4_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__4_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__4_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry__5_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry__5_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry__5_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry__5_n_6 ;
  wire \rem_fu_940_inferred__0/i__carry_n_3 ;
  wire \rem_fu_940_inferred__0/i__carry_n_4 ;
  wire \rem_fu_940_inferred__0/i__carry_n_5 ;
  wire \rem_fu_940_inferred__0/i__carry_n_6 ;
  wire rem_fu_94110_out;
  wire \rem_fu_94[31]_i_2_n_3 ;
  wire \rem_fu_94_reg_n_3_[10] ;
  wire \rem_fu_94_reg_n_3_[11] ;
  wire \rem_fu_94_reg_n_3_[12] ;
  wire \rem_fu_94_reg_n_3_[13] ;
  wire \rem_fu_94_reg_n_3_[14] ;
  wire \rem_fu_94_reg_n_3_[15] ;
  wire \rem_fu_94_reg_n_3_[16] ;
  wire \rem_fu_94_reg_n_3_[17] ;
  wire \rem_fu_94_reg_n_3_[18] ;
  wire \rem_fu_94_reg_n_3_[19] ;
  wire \rem_fu_94_reg_n_3_[20] ;
  wire \rem_fu_94_reg_n_3_[21] ;
  wire \rem_fu_94_reg_n_3_[22] ;
  wire \rem_fu_94_reg_n_3_[23] ;
  wire \rem_fu_94_reg_n_3_[24] ;
  wire \rem_fu_94_reg_n_3_[25] ;
  wire \rem_fu_94_reg_n_3_[26] ;
  wire \rem_fu_94_reg_n_3_[27] ;
  wire \rem_fu_94_reg_n_3_[28] ;
  wire \rem_fu_94_reg_n_3_[29] ;
  wire \rem_fu_94_reg_n_3_[30] ;
  wire \rem_fu_94_reg_n_3_[31] ;
  wire \rem_fu_94_reg_n_3_[3] ;
  wire \rem_fu_94_reg_n_3_[4] ;
  wire \rem_fu_94_reg_n_3_[5] ;
  wire \rem_fu_94_reg_n_3_[6] ;
  wire \rem_fu_94_reg_n_3_[7] ;
  wire \rem_fu_94_reg_n_3_[8] ;
  wire \rem_fu_94_reg_n_3_[9] ;
  wire [31:16]\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ;
  wire rows_c15_empty_n;
  wire [5:5]select_ln674_fu_489_p3;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [7:7]shl_ln414_fu_588_p2;
  wire [7:0]shl_ln414_reg_912;
  wire \shl_ln414_reg_912[6]_i_1_n_3 ;
  wire \shl_ln414_reg_912[7]_i_1_n_3 ;
  wire \shl_ln414_reg_912_reg[7]_0 ;
  wire [5:4]sub4_i_reg_784;
  wire \sub4_i_reg_784[5]_i_1_n_3 ;
  wire [31:0]sub_i_fu_191_p2;
  wire sub_i_fu_191_p2_carry__0_i_1_n_3;
  wire sub_i_fu_191_p2_carry__0_i_2_n_3;
  wire sub_i_fu_191_p2_carry__0_i_3_n_3;
  wire sub_i_fu_191_p2_carry__0_i_4_n_3;
  wire sub_i_fu_191_p2_carry__0_n_3;
  wire sub_i_fu_191_p2_carry__0_n_4;
  wire sub_i_fu_191_p2_carry__0_n_5;
  wire sub_i_fu_191_p2_carry__0_n_6;
  wire sub_i_fu_191_p2_carry__1_i_1_n_3;
  wire sub_i_fu_191_p2_carry__1_i_2_n_3;
  wire sub_i_fu_191_p2_carry__1_i_3_n_3;
  wire sub_i_fu_191_p2_carry__1_i_4_n_3;
  wire sub_i_fu_191_p2_carry__1_n_3;
  wire sub_i_fu_191_p2_carry__1_n_4;
  wire sub_i_fu_191_p2_carry__1_n_5;
  wire sub_i_fu_191_p2_carry__1_n_6;
  wire sub_i_fu_191_p2_carry__2_i_1_n_3;
  wire sub_i_fu_191_p2_carry__2_i_2_n_3;
  wire sub_i_fu_191_p2_carry__2_i_3_n_3;
  wire sub_i_fu_191_p2_carry__2_i_4_n_3;
  wire sub_i_fu_191_p2_carry__2_n_3;
  wire sub_i_fu_191_p2_carry__2_n_4;
  wire sub_i_fu_191_p2_carry__2_n_5;
  wire sub_i_fu_191_p2_carry__2_n_6;
  wire sub_i_fu_191_p2_carry__3_i_1_n_3;
  wire sub_i_fu_191_p2_carry__3_i_2_n_3;
  wire sub_i_fu_191_p2_carry__3_i_3_n_3;
  wire sub_i_fu_191_p2_carry__3_i_4_n_3;
  wire sub_i_fu_191_p2_carry__3_n_3;
  wire sub_i_fu_191_p2_carry__3_n_4;
  wire sub_i_fu_191_p2_carry__3_n_5;
  wire sub_i_fu_191_p2_carry__3_n_6;
  wire sub_i_fu_191_p2_carry__4_i_1_n_3;
  wire sub_i_fu_191_p2_carry__4_i_2_n_3;
  wire sub_i_fu_191_p2_carry__4_i_3_n_3;
  wire sub_i_fu_191_p2_carry__4_i_4_n_3;
  wire sub_i_fu_191_p2_carry__4_n_3;
  wire sub_i_fu_191_p2_carry__4_n_4;
  wire sub_i_fu_191_p2_carry__4_n_5;
  wire sub_i_fu_191_p2_carry__4_n_6;
  wire sub_i_fu_191_p2_carry__5_i_1_n_3;
  wire sub_i_fu_191_p2_carry__5_i_2_n_3;
  wire sub_i_fu_191_p2_carry__5_i_3_n_3;
  wire sub_i_fu_191_p2_carry__5_i_4_n_3;
  wire sub_i_fu_191_p2_carry__5_n_3;
  wire sub_i_fu_191_p2_carry__5_n_4;
  wire sub_i_fu_191_p2_carry__5_n_5;
  wire sub_i_fu_191_p2_carry__5_n_6;
  wire sub_i_fu_191_p2_carry__6_i_1_n_3;
  wire sub_i_fu_191_p2_carry__6_i_2_n_3;
  wire sub_i_fu_191_p2_carry__6_i_3_n_3;
  wire sub_i_fu_191_p2_carry__6_n_5;
  wire sub_i_fu_191_p2_carry__6_n_6;
  wire sub_i_fu_191_p2_carry_i_1_n_3;
  wire sub_i_fu_191_p2_carry_i_2_n_3;
  wire sub_i_fu_191_p2_carry_i_3_n_3;
  wire sub_i_fu_191_p2_carry_i_4_n_3;
  wire sub_i_fu_191_p2_carry_n_3;
  wire sub_i_fu_191_p2_carry_n_4;
  wire sub_i_fu_191_p2_carry_n_5;
  wire sub_i_fu_191_p2_carry_n_6;
  wire [31:0]sub_i_reg_779;
  wire sub_ln1093_fu_291_p2_carry__0_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__0_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__0_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__0_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__0_n_10;
  wire sub_ln1093_fu_291_p2_carry__0_n_3;
  wire sub_ln1093_fu_291_p2_carry__0_n_4;
  wire sub_ln1093_fu_291_p2_carry__0_n_5;
  wire sub_ln1093_fu_291_p2_carry__0_n_6;
  wire sub_ln1093_fu_291_p2_carry__0_n_7;
  wire sub_ln1093_fu_291_p2_carry__0_n_8;
  wire sub_ln1093_fu_291_p2_carry__0_n_9;
  wire sub_ln1093_fu_291_p2_carry__1_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__1_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__1_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__1_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__1_n_10;
  wire sub_ln1093_fu_291_p2_carry__1_n_3;
  wire sub_ln1093_fu_291_p2_carry__1_n_4;
  wire sub_ln1093_fu_291_p2_carry__1_n_5;
  wire sub_ln1093_fu_291_p2_carry__1_n_6;
  wire sub_ln1093_fu_291_p2_carry__1_n_7;
  wire sub_ln1093_fu_291_p2_carry__1_n_8;
  wire sub_ln1093_fu_291_p2_carry__1_n_9;
  wire sub_ln1093_fu_291_p2_carry__2_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__2_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__2_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__2_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__2_n_10;
  wire sub_ln1093_fu_291_p2_carry__2_n_3;
  wire sub_ln1093_fu_291_p2_carry__2_n_4;
  wire sub_ln1093_fu_291_p2_carry__2_n_5;
  wire sub_ln1093_fu_291_p2_carry__2_n_6;
  wire sub_ln1093_fu_291_p2_carry__2_n_7;
  wire sub_ln1093_fu_291_p2_carry__2_n_8;
  wire sub_ln1093_fu_291_p2_carry__2_n_9;
  wire sub_ln1093_fu_291_p2_carry__3_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__3_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__3_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__3_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__3_n_10;
  wire sub_ln1093_fu_291_p2_carry__3_n_3;
  wire sub_ln1093_fu_291_p2_carry__3_n_4;
  wire sub_ln1093_fu_291_p2_carry__3_n_5;
  wire sub_ln1093_fu_291_p2_carry__3_n_6;
  wire sub_ln1093_fu_291_p2_carry__3_n_7;
  wire sub_ln1093_fu_291_p2_carry__3_n_8;
  wire sub_ln1093_fu_291_p2_carry__3_n_9;
  wire sub_ln1093_fu_291_p2_carry__4_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__4_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__4_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__4_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__4_n_10;
  wire sub_ln1093_fu_291_p2_carry__4_n_3;
  wire sub_ln1093_fu_291_p2_carry__4_n_4;
  wire sub_ln1093_fu_291_p2_carry__4_n_5;
  wire sub_ln1093_fu_291_p2_carry__4_n_6;
  wire sub_ln1093_fu_291_p2_carry__4_n_7;
  wire sub_ln1093_fu_291_p2_carry__4_n_8;
  wire sub_ln1093_fu_291_p2_carry__4_n_9;
  wire sub_ln1093_fu_291_p2_carry__5_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__5_i_2_n_3;
  wire sub_ln1093_fu_291_p2_carry__5_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry__5_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry__5_n_10;
  wire sub_ln1093_fu_291_p2_carry__5_n_3;
  wire sub_ln1093_fu_291_p2_carry__5_n_4;
  wire sub_ln1093_fu_291_p2_carry__5_n_5;
  wire sub_ln1093_fu_291_p2_carry__5_n_6;
  wire sub_ln1093_fu_291_p2_carry__5_n_7;
  wire sub_ln1093_fu_291_p2_carry__5_n_8;
  wire sub_ln1093_fu_291_p2_carry__5_n_9;
  wire sub_ln1093_fu_291_p2_carry__6_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry__6_n_10;
  wire sub_ln1093_fu_291_p2_carry_i_1_n_3;
  wire sub_ln1093_fu_291_p2_carry_i_3_n_3;
  wire sub_ln1093_fu_291_p2_carry_i_4_n_3;
  wire sub_ln1093_fu_291_p2_carry_i_5_n_3;
  wire sub_ln1093_fu_291_p2_carry_i_6_n_3;
  wire sub_ln1093_fu_291_p2_carry_i_7_n_3;
  wire sub_ln1093_fu_291_p2_carry_n_3;
  wire sub_ln1093_fu_291_p2_carry_n_4;
  wire sub_ln1093_fu_291_p2_carry_n_5;
  wire sub_ln1093_fu_291_p2_carry_n_6;
  wire sub_ln1093_fu_291_p2_carry_n_7;
  wire sub_ln1093_fu_291_p2_carry_n_8;
  wire sub_ln1093_fu_291_p2_carry_n_9;
  wire [3:3]sub_ln414_reg_907;
  wire \sub_ln414_reg_907[3]_i_1_n_3 ;
  wire [5:1]sub_ln674_2_reg_897;
  wire \sub_ln674_2_reg_897[3]_i_1_n_3 ;
  wire \sub_ln674_2_reg_897[4]_i_1_n_3 ;
  wire [5:3]sub_ln674_7_fu_331_p2;
  wire [5:3]sub_ln674_7_reg_836;
  wire \sub_ln674_7_reg_836[5]_i_2_n_3 ;
  wire \sub_ln674_7_reg_836[5]_i_3_n_3 ;
  wire \sub_ln674_7_reg_836[5]_i_4_n_3 ;
  wire \sub_ln674_7_reg_836[5]_i_5_n_3 ;
  wire \sub_ln674_7_reg_836[5]_i_6_n_3 ;
  wire [5:1]sub_ln674_7_reg_836_pp0_iter2_reg;
  wire \sub_ln674_7_reg_836_reg[5]_i_1_n_4 ;
  wire \sub_ln674_7_reg_836_reg[5]_i_1_n_5 ;
  wire \sub_ln674_7_reg_836_reg[5]_i_1_n_6 ;
  wire [3:3]sub_ln674_8_reg_934;
  wire \sub_ln674_8_reg_934[3]_i_1_n_3 ;
  wire [31:0]tmp_13_fu_436_p4;
  wire [3:3]trunc_ln414_1_reg_886;
  wire \trunc_ln414_1_reg_886[3]_i_1_n_3 ;
  wire [3:3]trunc_ln414_reg_878;
  wire [5:3]trunc_ln674_1_reg_830;
  wire [5:4]trunc_ln674_reg_858;
  wire \trunc_ln674_reg_858[5]_i_2_n_3 ;
  wire \trunc_ln674_reg_858[5]_i_3_n_3 ;
  wire \trunc_ln674_reg_858[5]_i_4_n_3 ;
  wire \trunc_ln674_reg_858[5]_i_5_n_3 ;
  wire \trunc_ln674_reg_858[5]_i_6_n_3 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_10 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_3 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_4 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_5 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_6 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_7 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_8 ;
  wire \trunc_ln674_reg_858_reg[5]_i_1_n_9 ;
  wire [4:4]zext_ln1093_fu_287_p1;
  wire [3:2]\NLW_add_ln674_1_reg_865_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln674_1_reg_865_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_bLast_fu_223_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_223_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_223_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_223_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1073_fu_218_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_218_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_218_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_218_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_275_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_275_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_275_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1084_fu_275_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_275_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_228_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_228_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_228_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_228_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_408_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_408_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_408_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln414_fu_408_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_408_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_297_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_297_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_297_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_297_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_297_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_icmp_ln674_reg_851_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rem_fu_940_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_rem_fu_940_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_191_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_191_p2_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_sub_ln1093_fu_291_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln1093_fu_291_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln1093_fu_291_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_sub_ln674_7_reg_836_reg[5]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln674_7_reg_836_reg[5]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(bLast_reg_803_pp0_iter3_reg),
        .I1(sub_ln674_8_reg_934),
        .I2(\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 ),
        .O(\bLast_reg_803_pp0_iter3_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(in_mat_data_full_n),
        .I1(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I2(\SRL_SIG_reg[0][0] [1]),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(icmp_ln1104_reg_811_pp0_iter3_reg),
        .O(shiftReg_ce));
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln674_1_reg_865[5]_i_2 
       (.I0(\rem_fu_94_reg_n_3_[5] ),
        .I1(last_blk_width_read_reg_767),
        .I2(bLast_reg_803),
        .O(\add_ln674_1_reg_865[5]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \add_ln674_1_reg_865[5]_i_3 
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[4] ),
        .O(\add_ln674_1_reg_865[5]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \add_ln674_1_reg_865[5]_i_4 
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[3] ),
        .O(\add_ln674_1_reg_865[5]_i_4_n_3 ));
  FDRE \add_ln674_1_reg_865_reg[5] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(add_ln674_1_fu_402_p2),
        .Q(add_ln674_1_reg_865),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \add_ln674_1_reg_865_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_ln674_1_reg_865_reg[5]_i_1_CO_UNCONNECTED [3:2],\add_ln674_1_reg_865_reg[5]_i_1_n_5 ,\add_ln674_1_reg_865_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rem_fu_94_reg_n_3_[4] ,\rem_fu_94_reg_n_3_[3] }),
        .O({\NLW_add_ln674_1_reg_865_reg[5]_i_1_O_UNCONNECTED [3],add_ln674_1_fu_402_p2,\NLW_add_ln674_1_reg_865_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,\add_ln674_1_reg_865[5]_i_2_n_3 ,\add_ln674_1_reg_865[5]_i_3_n_3 ,\add_ln674_1_reg_865[5]_i_4_n_3 }));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \and_ln414_reg_918[7]_i_1 
       (.I0(trunc_ln414_1_reg_886),
        .I1(trunc_ln414_reg_878),
        .I2(icmp_ln414_reg_870),
        .I3(p_12_in),
        .I4(and_ln414_reg_918),
        .O(\and_ln414_reg_918[7]_i_1_n_3 ));
  FDRE \and_ln414_reg_918_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln414_reg_918[7]_i_1_n_3 ),
        .Q(and_ln414_reg_918),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0] [0]),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I2(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I2(\SRL_SIG_reg[0][0] [0]),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(AxiStream2MatStream_U0_last_blk_width_read),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_3_[1] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln1073_fu_218_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_3),
        .I5(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1073_fu_218_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I4(icmp_ln1073_fu_218_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter4_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0F004400)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_1 
       (.I0(sub_ln674_7_reg_836_pp0_iter2_reg[5]),
        .I1(lshr_ln674_3_reg_892[0]),
        .I2(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_2_n_3 ),
        .I3(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I4(icmp_ln1084_reg_820_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_2 
       (.I0(shl_ln414_reg_912[7]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[0]),
        .I3(and_ln414_reg_918),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_3 
       (.I0(sub_ln674_2_reg_897[5]),
        .I1(sub_ln414_reg_907),
        .I2(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I3(lshr_ln674_reg_902[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF0F000044440000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_1 
       (.I0(sub_ln674_7_reg_836_pp0_iter2_reg[5]),
        .I1(lshr_ln674_3_reg_892[1]),
        .I2(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_3_n_3 ),
        .I4(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I5(icmp_ln1084_reg_820_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_2 
       (.I0(and_ln414_reg_918),
        .I1(shl_ln414_reg_912[1]),
        .I2(icmp_ln414_reg_870_pp0_iter2_reg),
        .I3(shl_ln414_reg_912[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_3 
       (.I0(sub_ln674_2_reg_897[5]),
        .I1(sub_ln414_reg_907),
        .I2(lshr_ln674_reg_902[1]),
        .I3(and_ln414_reg_918),
        .I4(icmp_ln1085_reg_841_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_2_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_2 
       (.I0(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I1(and_ln414_reg_918),
        .I2(lshr_ln674_reg_902[2]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_3 
       (.I0(shl_ln414_reg_912[2]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[5]),
        .I3(and_ln414_reg_918),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_2_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_2 
       (.I0(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I1(and_ln414_reg_918),
        .I2(lshr_ln674_reg_902[3]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_3 
       (.I0(shl_ln414_reg_912[3]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[4]),
        .I3(and_ln414_reg_918),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_2_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[4]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_2 
       (.I0(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I1(and_ln414_reg_918),
        .I2(lshr_ln674_reg_902[4]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_3 
       (.I0(shl_ln414_reg_912[4]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[3]),
        .I3(and_ln414_reg_918),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_2_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[5]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_2 
       (.I0(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I1(and_ln414_reg_918),
        .I2(lshr_ln674_reg_902[5]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_3 
       (.I0(shl_ln414_reg_912[5]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[2]),
        .I3(and_ln414_reg_918),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_2_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_2 
       (.I0(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I1(and_ln414_reg_918),
        .I2(lshr_ln674_reg_902[6]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_3 
       (.I0(shl_ln414_reg_912[6]),
        .I1(icmp_ln414_reg_870_pp0_iter2_reg),
        .I2(shl_ln414_reg_912[1]),
        .I3(and_ln414_reg_918),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_3_n_3 ),
        .I1(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I2(icmp_ln1084_reg_820_pp0_iter2_reg),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ),
        .I4(lshr_ln674_3_reg_892[7]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ),
        .I1(lshr_ln674_reg_902[7]),
        .I2(icmp_ln1085_reg_841_pp0_iter2_reg),
        .I3(and_ln414_reg_918),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF80FFFF)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4 
       (.I0(sub_ln674_7_reg_836_pp0_iter2_reg[4]),
        .I1(sub_ln674_7_reg_836_pp0_iter2_reg[1]),
        .I2(sub_ln674_7_reg_836_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_836_pp0_iter2_reg[5]),
        .I4(icmp_ln1073_reg_799_pp0_iter2_reg),
        .I5(icmp_ln1084_reg_820_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5 
       (.I0(sub_ln674_2_reg_897[3]),
        .I1(sub_ln674_2_reg_897[4]),
        .I2(sub_ln674_2_reg_897[1]),
        .I3(sub_ln674_2_reg_897[5]),
        .I4(sub_ln414_reg_907),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_6 
       (.I0(and_ln414_reg_918),
        .I1(shl_ln414_reg_912[7]),
        .I2(icmp_ln414_reg_870_pp0_iter2_reg),
        .I3(shl_ln414_reg_912[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_6_n_3 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[1]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[2]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[3]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[4]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[5]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[6]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155[7]_i_2_n_3 ),
        .Q(\ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_155_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg));
  CARRY4 bLast_fu_223_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_223_p2_carry_n_3,bLast_fu_223_p2_carry_n_4,bLast_fu_223_p2_carry_n_5,bLast_fu_223_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_223_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_223_p2_carry_i_1_n_3,bLast_fu_223_p2_carry_i_2_n_3,bLast_fu_223_p2_carry_i_3_n_3,bLast_fu_223_p2_carry_i_4_n_3}));
  CARRY4 bLast_fu_223_p2_carry__0
       (.CI(bLast_fu_223_p2_carry_n_3),
        .CO({bLast_fu_223_p2_carry__0_n_3,bLast_fu_223_p2_carry__0_n_4,bLast_fu_223_p2_carry__0_n_5,bLast_fu_223_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_223_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_223_p2_carry__0_i_1_n_3,bLast_fu_223_p2_carry__0_i_2_n_3,bLast_fu_223_p2_carry__0_i_3_n_3,bLast_fu_223_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__0_i_1
       (.I0(j_reg_133_reg[21]),
        .I1(sub_i_reg_779[21]),
        .I2(j_reg_133_reg[22]),
        .I3(sub_i_reg_779[22]),
        .I4(sub_i_reg_779[23]),
        .I5(j_reg_133_reg[23]),
        .O(bLast_fu_223_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__0_i_2
       (.I0(j_reg_133_reg[18]),
        .I1(sub_i_reg_779[18]),
        .I2(j_reg_133_reg[19]),
        .I3(sub_i_reg_779[19]),
        .I4(sub_i_reg_779[20]),
        .I5(j_reg_133_reg[20]),
        .O(bLast_fu_223_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__0_i_3
       (.I0(j_reg_133_reg[16]),
        .I1(sub_i_reg_779[16]),
        .I2(j_reg_133_reg[15]),
        .I3(sub_i_reg_779[15]),
        .I4(sub_i_reg_779[17]),
        .I5(j_reg_133_reg[17]),
        .O(bLast_fu_223_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__0_i_4
       (.I0(j_reg_133_reg[13]),
        .I1(sub_i_reg_779[13]),
        .I2(j_reg_133_reg[12]),
        .I3(sub_i_reg_779[12]),
        .I4(sub_i_reg_779[14]),
        .I5(j_reg_133_reg[14]),
        .O(bLast_fu_223_p2_carry__0_i_4_n_3));
  CARRY4 bLast_fu_223_p2_carry__1
       (.CI(bLast_fu_223_p2_carry__0_n_3),
        .CO({NLW_bLast_fu_223_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_223_p2_carry__1_n_4,bLast_fu_223_p2_carry__1_n_5,bLast_fu_223_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_223_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_223_p2_carry__1_i_1_n_3,bLast_fu_223_p2_carry__1_i_2_n_3,bLast_fu_223_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    bLast_fu_223_p2_carry__1_i_1
       (.I0(sub_i_reg_779[31]),
        .I1(j_reg_133_reg[31]),
        .I2(sub_i_reg_779[30]),
        .I3(j_reg_133_reg[30]),
        .O(bLast_fu_223_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__1_i_2
       (.I0(j_reg_133_reg[27]),
        .I1(sub_i_reg_779[27]),
        .I2(j_reg_133_reg[28]),
        .I3(sub_i_reg_779[28]),
        .I4(sub_i_reg_779[29]),
        .I5(j_reg_133_reg[29]),
        .O(bLast_fu_223_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry__1_i_3
       (.I0(j_reg_133_reg[24]),
        .I1(sub_i_reg_779[24]),
        .I2(j_reg_133_reg[25]),
        .I3(sub_i_reg_779[25]),
        .I4(sub_i_reg_779[26]),
        .I5(j_reg_133_reg[26]),
        .O(bLast_fu_223_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry_i_1
       (.I0(j_reg_133_reg[9]),
        .I1(sub_i_reg_779[9]),
        .I2(j_reg_133_reg[10]),
        .I3(sub_i_reg_779[10]),
        .I4(sub_i_reg_779[11]),
        .I5(j_reg_133_reg[11]),
        .O(bLast_fu_223_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry_i_2
       (.I0(j_reg_133_reg[6]),
        .I1(sub_i_reg_779[6]),
        .I2(j_reg_133_reg[7]),
        .I3(sub_i_reg_779[7]),
        .I4(sub_i_reg_779[8]),
        .I5(j_reg_133_reg[8]),
        .O(bLast_fu_223_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry_i_3
       (.I0(j_reg_133_reg[3]),
        .I1(sub_i_reg_779[3]),
        .I2(j_reg_133_reg[4]),
        .I3(sub_i_reg_779[4]),
        .I4(sub_i_reg_779[5]),
        .I5(j_reg_133_reg[5]),
        .O(bLast_fu_223_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_223_p2_carry_i_4
       (.I0(j_reg_133_reg[0]),
        .I1(sub_i_reg_779[0]),
        .I2(j_reg_133_reg[1]),
        .I3(sub_i_reg_779[1]),
        .I4(sub_i_reg_779[2]),
        .I5(j_reg_133_reg[2]),
        .O(bLast_fu_223_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \bLast_reg_803[0]_i_1 
       (.I0(bLast_fu_223_p2_carry__1_n_4),
        .I1(icmp_ln1073_fu_218_p2),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_reg_803),
        .O(\bLast_reg_803[0]_i_1_n_3 ));
  FDRE \bLast_reg_803_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(bLast_reg_803),
        .Q(bLast_reg_803_pp0_iter1_reg),
        .R(1'b0));
  FDRE \bLast_reg_803_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_803_pp0_iter1_reg),
        .Q(bLast_reg_803_pp0_iter2_reg),
        .R(1'b0));
  FDRE \bLast_reg_803_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_803_pp0_iter2_reg),
        .Q(bLast_reg_803_pp0_iter3_reg),
        .R(1'b0));
  FDRE \bLast_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_803[0]_i_1_n_3 ),
        .Q(bLast_reg_803),
        .R(1'b0));
  FDRE \bound_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_34),
        .Q(bound_reg_774[0]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_24),
        .Q(bound_reg_774[10]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_23),
        .Q(bound_reg_774[11]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_22),
        .Q(bound_reg_774[12]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_21),
        .Q(bound_reg_774[13]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_20),
        .Q(bound_reg_774[14]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_19),
        .Q(bound_reg_774[15]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(bound_reg_774[16]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(bound_reg_774[17]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(bound_reg_774[18]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(bound_reg_774[19]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_33),
        .Q(bound_reg_774[1]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(bound_reg_774[20]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(bound_reg_774[21]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(bound_reg_774[22]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(bound_reg_774[23]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(bound_reg_774[24]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(bound_reg_774[25]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(bound_reg_774[26]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(bound_reg_774[27]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(bound_reg_774[28]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(bound_reg_774[29]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_32),
        .Q(bound_reg_774[2]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [30]),
        .Q(bound_reg_774[30]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [31]),
        .Q(bound_reg_774[31]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_31),
        .Q(bound_reg_774[3]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_30),
        .Q(bound_reg_774[4]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_29),
        .Q(bound_reg_774[5]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_28),
        .Q(bound_reg_774[6]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_27),
        .Q(bound_reg_774[7]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_26),
        .Q(bound_reg_774[8]),
        .R(1'b0));
  FDRE \bound_reg_774_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_25),
        .Q(bound_reg_774[9]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[0]),
        .Q(cols_bound_per_npc_read_reg_760[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[10]),
        .Q(cols_bound_per_npc_read_reg_760[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[11]),
        .Q(cols_bound_per_npc_read_reg_760[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[12]),
        .Q(cols_bound_per_npc_read_reg_760[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[13]),
        .Q(cols_bound_per_npc_read_reg_760[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[14]),
        .Q(cols_bound_per_npc_read_reg_760[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[15]),
        .Q(cols_bound_per_npc_read_reg_760[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[16]),
        .Q(cols_bound_per_npc_read_reg_760[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[17]),
        .Q(cols_bound_per_npc_read_reg_760[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[18]),
        .Q(cols_bound_per_npc_read_reg_760[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[19]),
        .Q(cols_bound_per_npc_read_reg_760[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[1]),
        .Q(cols_bound_per_npc_read_reg_760[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[20]),
        .Q(cols_bound_per_npc_read_reg_760[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[21]),
        .Q(cols_bound_per_npc_read_reg_760[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[22]),
        .Q(cols_bound_per_npc_read_reg_760[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[23]),
        .Q(cols_bound_per_npc_read_reg_760[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[24]),
        .Q(cols_bound_per_npc_read_reg_760[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[25]),
        .Q(cols_bound_per_npc_read_reg_760[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[26]),
        .Q(cols_bound_per_npc_read_reg_760[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[27]),
        .Q(cols_bound_per_npc_read_reg_760[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[28]),
        .Q(cols_bound_per_npc_read_reg_760[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[29]),
        .Q(cols_bound_per_npc_read_reg_760[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[2]),
        .Q(cols_bound_per_npc_read_reg_760[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[30]),
        .Q(cols_bound_per_npc_read_reg_760[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[31]),
        .Q(cols_bound_per_npc_read_reg_760[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[3]),
        .Q(cols_bound_per_npc_read_reg_760[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[4]),
        .Q(cols_bound_per_npc_read_reg_760[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[5]),
        .Q(cols_bound_per_npc_read_reg_760[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[6]),
        .Q(cols_bound_per_npc_read_reg_760[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[7]),
        .Q(cols_bound_per_npc_read_reg_760[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[8]),
        .Q(cols_bound_per_npc_read_reg_760[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_760_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[9]),
        .Q(cols_bound_per_npc_read_reg_760[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(\rem_fu_94_reg_n_3_[9] ),
        .I1(\rem_fu_94_reg_n_3_[10] ),
        .O(i__carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__0
       (.I0(\rem_fu_94_reg_n_3_[8] ),
        .I1(\rem_fu_94_reg_n_3_[9] ),
        .O(i__carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(\rem_fu_94_reg_n_3_[7] ),
        .I1(\rem_fu_94_reg_n_3_[8] ),
        .O(i__carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .I1(\rem_fu_94_reg_n_3_[7] ),
        .O(i__carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__0
       (.I0(\rem_fu_94_reg_n_3_[13] ),
        .I1(\rem_fu_94_reg_n_3_[14] ),
        .O(i__carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(\rem_fu_94_reg_n_3_[12] ),
        .I1(\rem_fu_94_reg_n_3_[13] ),
        .O(i__carry__1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3
       (.I0(\rem_fu_94_reg_n_3_[11] ),
        .I1(\rem_fu_94_reg_n_3_[12] ),
        .O(i__carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4
       (.I0(\rem_fu_94_reg_n_3_[10] ),
        .I1(\rem_fu_94_reg_n_3_[11] ),
        .O(i__carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1
       (.I0(\rem_fu_94_reg_n_3_[17] ),
        .I1(\rem_fu_94_reg_n_3_[18] ),
        .O(i__carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(\rem_fu_94_reg_n_3_[16] ),
        .I1(\rem_fu_94_reg_n_3_[17] ),
        .O(i__carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3
       (.I0(\rem_fu_94_reg_n_3_[15] ),
        .I1(\rem_fu_94_reg_n_3_[16] ),
        .O(i__carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4
       (.I0(\rem_fu_94_reg_n_3_[14] ),
        .I1(\rem_fu_94_reg_n_3_[15] ),
        .O(i__carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1
       (.I0(\rem_fu_94_reg_n_3_[21] ),
        .I1(\rem_fu_94_reg_n_3_[22] ),
        .O(i__carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2
       (.I0(\rem_fu_94_reg_n_3_[20] ),
        .I1(\rem_fu_94_reg_n_3_[21] ),
        .O(i__carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_3
       (.I0(\rem_fu_94_reg_n_3_[19] ),
        .I1(\rem_fu_94_reg_n_3_[20] ),
        .O(i__carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_4
       (.I0(\rem_fu_94_reg_n_3_[18] ),
        .I1(\rem_fu_94_reg_n_3_[19] ),
        .O(i__carry__3_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_1
       (.I0(\rem_fu_94_reg_n_3_[25] ),
        .I1(\rem_fu_94_reg_n_3_[26] ),
        .O(i__carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_2
       (.I0(\rem_fu_94_reg_n_3_[24] ),
        .I1(\rem_fu_94_reg_n_3_[25] ),
        .O(i__carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_3
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .I1(\rem_fu_94_reg_n_3_[24] ),
        .O(i__carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_4
       (.I0(\rem_fu_94_reg_n_3_[22] ),
        .I1(\rem_fu_94_reg_n_3_[23] ),
        .O(i__carry__4_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_1
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .I1(\rem_fu_94_reg_n_3_[30] ),
        .O(i__carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_2
       (.I0(\rem_fu_94_reg_n_3_[28] ),
        .I1(\rem_fu_94_reg_n_3_[29] ),
        .O(i__carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_3
       (.I0(\rem_fu_94_reg_n_3_[27] ),
        .I1(\rem_fu_94_reg_n_3_[28] ),
        .O(i__carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_4
       (.I0(\rem_fu_94_reg_n_3_[26] ),
        .I1(\rem_fu_94_reg_n_3_[27] ),
        .O(i__carry__5_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_1
       (.I0(\rem_fu_94_reg_n_3_[30] ),
        .I1(\rem_fu_94_reg_n_3_[31] ),
        .O(i__carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__0
       (.I0(add_ln674_1_reg_8650),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(p_0_in0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(add_ln674_1_reg_8650),
        .O(rem_fu_94110_out));
  LUT3 #(
    .INIT(8'h95)) 
    i__carry_i_3__0
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .I1(add_ln674_1_reg_8650),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(i__carry_i_3__0_n_3));
  LUT5 #(
    .INIT(32'h0888F777)) 
    i__carry_i_4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(add_ln674_1_reg_8650),
        .I2(bLast_reg_803),
        .I3(sub4_i_reg_784[5]),
        .I4(\rem_fu_94_reg_n_3_[5] ),
        .O(i__carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h0800F7FF)) 
    i__carry_i_5
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(add_ln674_1_reg_8650),
        .I2(sub4_i_reg_784[4]),
        .I3(bLast_reg_803),
        .I4(\rem_fu_94_reg_n_3_[4] ),
        .O(i__carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h0BBBCBBBF4443444)) 
    i__carry_i_6
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(add_ln674_1_reg_8650),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(sub4_i_reg_784[4]),
        .I5(\rem_fu_94_reg_n_3_[3] ),
        .O(i__carry_i_6_n_3));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_reg_144[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_218_p2),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(i_reg_144));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_reg_144[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_218_p2),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_reg_1440));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_144[0]_i_4 
       (.I0(i_reg_144_reg[0]),
        .O(\i_reg_144[0]_i_4_n_3 ));
  FDRE \i_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_10 ),
        .Q(i_reg_144_reg[0]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_144_reg[0]_i_3_n_3 ,\i_reg_144_reg[0]_i_3_n_4 ,\i_reg_144_reg[0]_i_3_n_5 ,\i_reg_144_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_144_reg[0]_i_3_n_7 ,\i_reg_144_reg[0]_i_3_n_8 ,\i_reg_144_reg[0]_i_3_n_9 ,\i_reg_144_reg[0]_i_3_n_10 }),
        .S({i_reg_144_reg[3:1],\i_reg_144[0]_i_4_n_3 }));
  FDRE \i_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_8 ),
        .Q(i_reg_144_reg[10]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_7 ),
        .Q(i_reg_144_reg[11]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_10 ),
        .Q(i_reg_144_reg[12]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[12]_i_1 
       (.CI(\i_reg_144_reg[8]_i_1_n_3 ),
        .CO({\i_reg_144_reg[12]_i_1_n_3 ,\i_reg_144_reg[12]_i_1_n_4 ,\i_reg_144_reg[12]_i_1_n_5 ,\i_reg_144_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[12]_i_1_n_7 ,\i_reg_144_reg[12]_i_1_n_8 ,\i_reg_144_reg[12]_i_1_n_9 ,\i_reg_144_reg[12]_i_1_n_10 }),
        .S(i_reg_144_reg[15:12]));
  FDRE \i_reg_144_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_9 ),
        .Q(i_reg_144_reg[13]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_8 ),
        .Q(i_reg_144_reg[14]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_7 ),
        .Q(i_reg_144_reg[15]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_10 ),
        .Q(i_reg_144_reg[16]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[16]_i_1 
       (.CI(\i_reg_144_reg[12]_i_1_n_3 ),
        .CO({\i_reg_144_reg[16]_i_1_n_3 ,\i_reg_144_reg[16]_i_1_n_4 ,\i_reg_144_reg[16]_i_1_n_5 ,\i_reg_144_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[16]_i_1_n_7 ,\i_reg_144_reg[16]_i_1_n_8 ,\i_reg_144_reg[16]_i_1_n_9 ,\i_reg_144_reg[16]_i_1_n_10 }),
        .S(i_reg_144_reg[19:16]));
  FDRE \i_reg_144_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_9 ),
        .Q(i_reg_144_reg[17]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_8 ),
        .Q(i_reg_144_reg[18]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_7 ),
        .Q(i_reg_144_reg[19]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_9 ),
        .Q(i_reg_144_reg[1]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_10 ),
        .Q(i_reg_144_reg[20]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[20]_i_1 
       (.CI(\i_reg_144_reg[16]_i_1_n_3 ),
        .CO({\i_reg_144_reg[20]_i_1_n_3 ,\i_reg_144_reg[20]_i_1_n_4 ,\i_reg_144_reg[20]_i_1_n_5 ,\i_reg_144_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[20]_i_1_n_7 ,\i_reg_144_reg[20]_i_1_n_8 ,\i_reg_144_reg[20]_i_1_n_9 ,\i_reg_144_reg[20]_i_1_n_10 }),
        .S(i_reg_144_reg[23:20]));
  FDRE \i_reg_144_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_9 ),
        .Q(i_reg_144_reg[21]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_8 ),
        .Q(i_reg_144_reg[22]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_7 ),
        .Q(i_reg_144_reg[23]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_10 ),
        .Q(i_reg_144_reg[24]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[24]_i_1 
       (.CI(\i_reg_144_reg[20]_i_1_n_3 ),
        .CO({\i_reg_144_reg[24]_i_1_n_3 ,\i_reg_144_reg[24]_i_1_n_4 ,\i_reg_144_reg[24]_i_1_n_5 ,\i_reg_144_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[24]_i_1_n_7 ,\i_reg_144_reg[24]_i_1_n_8 ,\i_reg_144_reg[24]_i_1_n_9 ,\i_reg_144_reg[24]_i_1_n_10 }),
        .S(i_reg_144_reg[27:24]));
  FDRE \i_reg_144_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_9 ),
        .Q(i_reg_144_reg[25]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_8 ),
        .Q(i_reg_144_reg[26]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_7 ),
        .Q(i_reg_144_reg[27]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_10 ),
        .Q(i_reg_144_reg[28]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[28]_i_1 
       (.CI(\i_reg_144_reg[24]_i_1_n_3 ),
        .CO({\NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_144_reg[28]_i_1_n_5 ,\i_reg_144_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_144_reg[28]_i_1_n_8 ,\i_reg_144_reg[28]_i_1_n_9 ,\i_reg_144_reg[28]_i_1_n_10 }),
        .S({1'b0,i_reg_144_reg[30:28]}));
  FDRE \i_reg_144_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_9 ),
        .Q(i_reg_144_reg[29]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_8 ),
        .Q(i_reg_144_reg[2]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_8 ),
        .Q(i_reg_144_reg[30]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_7 ),
        .Q(i_reg_144_reg[3]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_10 ),
        .Q(i_reg_144_reg[4]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[4]_i_1 
       (.CI(\i_reg_144_reg[0]_i_3_n_3 ),
        .CO({\i_reg_144_reg[4]_i_1_n_3 ,\i_reg_144_reg[4]_i_1_n_4 ,\i_reg_144_reg[4]_i_1_n_5 ,\i_reg_144_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[4]_i_1_n_7 ,\i_reg_144_reg[4]_i_1_n_8 ,\i_reg_144_reg[4]_i_1_n_9 ,\i_reg_144_reg[4]_i_1_n_10 }),
        .S(i_reg_144_reg[7:4]));
  FDRE \i_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_9 ),
        .Q(i_reg_144_reg[5]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_8 ),
        .Q(i_reg_144_reg[6]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_7 ),
        .Q(i_reg_144_reg[7]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_10 ),
        .Q(i_reg_144_reg[8]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[8]_i_1 
       (.CI(\i_reg_144_reg[4]_i_1_n_3 ),
        .CO({\i_reg_144_reg[8]_i_1_n_3 ,\i_reg_144_reg[8]_i_1_n_4 ,\i_reg_144_reg[8]_i_1_n_5 ,\i_reg_144_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[8]_i_1_n_7 ,\i_reg_144_reg[8]_i_1_n_8 ,\i_reg_144_reg[8]_i_1_n_9 ,\i_reg_144_reg[8]_i_1_n_10 }),
        .S(i_reg_144_reg[11:8]));
  FDRE \i_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_9 ),
        .Q(i_reg_144_reg[9]),
        .R(i_reg_144));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_218_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_218_p2_carry_n_3,icmp_ln1073_fu_218_p2_carry_n_4,icmp_ln1073_fu_218_p2_carry_n_5,icmp_ln1073_fu_218_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_218_p2_carry_i_1_n_3,icmp_ln1073_fu_218_p2_carry_i_2_n_3,icmp_ln1073_fu_218_p2_carry_i_3_n_3,icmp_ln1073_fu_218_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1073_fu_218_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_218_p2_carry_i_5_n_3,icmp_ln1073_fu_218_p2_carry_i_6_n_3,icmp_ln1073_fu_218_p2_carry_i_7_n_3,icmp_ln1073_fu_218_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_218_p2_carry__0
       (.CI(icmp_ln1073_fu_218_p2_carry_n_3),
        .CO({icmp_ln1073_fu_218_p2_carry__0_n_3,icmp_ln1073_fu_218_p2_carry__0_n_4,icmp_ln1073_fu_218_p2_carry__0_n_5,icmp_ln1073_fu_218_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_218_p2_carry__0_i_1_n_3,icmp_ln1073_fu_218_p2_carry__0_i_2_n_3,icmp_ln1073_fu_218_p2_carry__0_i_3_n_3,icmp_ln1073_fu_218_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1073_fu_218_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_218_p2_carry__0_i_5_n_3,icmp_ln1073_fu_218_p2_carry__0_i_6_n_3,icmp_ln1073_fu_218_p2_carry__0_i_7_n_3,icmp_ln1073_fu_218_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__0_i_1
       (.I0(bound_reg_774[15]),
        .I1(i_reg_144_reg[15]),
        .I2(bound_reg_774[14]),
        .I3(i_reg_144_reg[14]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__0_i_2
       (.I0(bound_reg_774[13]),
        .I1(i_reg_144_reg[13]),
        .I2(bound_reg_774[12]),
        .I3(i_reg_144_reg[12]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__0_i_3
       (.I0(bound_reg_774[11]),
        .I1(i_reg_144_reg[11]),
        .I2(bound_reg_774[10]),
        .I3(i_reg_144_reg[10]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__0_i_4
       (.I0(bound_reg_774[9]),
        .I1(i_reg_144_reg[9]),
        .I2(bound_reg_774[8]),
        .I3(i_reg_144_reg[8]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__0_i_5
       (.I0(i_reg_144_reg[15]),
        .I1(bound_reg_774[15]),
        .I2(i_reg_144_reg[14]),
        .I3(bound_reg_774[14]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__0_i_6
       (.I0(i_reg_144_reg[13]),
        .I1(bound_reg_774[13]),
        .I2(i_reg_144_reg[12]),
        .I3(bound_reg_774[12]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__0_i_7
       (.I0(i_reg_144_reg[11]),
        .I1(bound_reg_774[11]),
        .I2(i_reg_144_reg[10]),
        .I3(bound_reg_774[10]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__0_i_8
       (.I0(i_reg_144_reg[9]),
        .I1(bound_reg_774[9]),
        .I2(i_reg_144_reg[8]),
        .I3(bound_reg_774[8]),
        .O(icmp_ln1073_fu_218_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_218_p2_carry__1
       (.CI(icmp_ln1073_fu_218_p2_carry__0_n_3),
        .CO({icmp_ln1073_fu_218_p2_carry__1_n_3,icmp_ln1073_fu_218_p2_carry__1_n_4,icmp_ln1073_fu_218_p2_carry__1_n_5,icmp_ln1073_fu_218_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_218_p2_carry__1_i_1_n_3,icmp_ln1073_fu_218_p2_carry__1_i_2_n_3,icmp_ln1073_fu_218_p2_carry__1_i_3_n_3,icmp_ln1073_fu_218_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln1073_fu_218_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_218_p2_carry__1_i_5_n_3,icmp_ln1073_fu_218_p2_carry__1_i_6_n_3,icmp_ln1073_fu_218_p2_carry__1_i_7_n_3,icmp_ln1073_fu_218_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__1_i_1
       (.I0(bound_reg_774[23]),
        .I1(i_reg_144_reg[23]),
        .I2(bound_reg_774[22]),
        .I3(i_reg_144_reg[22]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__1_i_2
       (.I0(bound_reg_774[21]),
        .I1(i_reg_144_reg[21]),
        .I2(bound_reg_774[20]),
        .I3(i_reg_144_reg[20]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__1_i_3
       (.I0(bound_reg_774[19]),
        .I1(i_reg_144_reg[19]),
        .I2(bound_reg_774[18]),
        .I3(i_reg_144_reg[18]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__1_i_4
       (.I0(bound_reg_774[17]),
        .I1(i_reg_144_reg[17]),
        .I2(bound_reg_774[16]),
        .I3(i_reg_144_reg[16]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__1_i_5
       (.I0(i_reg_144_reg[23]),
        .I1(bound_reg_774[23]),
        .I2(i_reg_144_reg[22]),
        .I3(bound_reg_774[22]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__1_i_6
       (.I0(i_reg_144_reg[21]),
        .I1(bound_reg_774[21]),
        .I2(i_reg_144_reg[20]),
        .I3(bound_reg_774[20]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__1_i_7
       (.I0(i_reg_144_reg[19]),
        .I1(bound_reg_774[19]),
        .I2(i_reg_144_reg[18]),
        .I3(bound_reg_774[18]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__1_i_8
       (.I0(i_reg_144_reg[17]),
        .I1(bound_reg_774[17]),
        .I2(i_reg_144_reg[16]),
        .I3(bound_reg_774[16]),
        .O(icmp_ln1073_fu_218_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_218_p2_carry__2
       (.CI(icmp_ln1073_fu_218_p2_carry__1_n_3),
        .CO({icmp_ln1073_fu_218_p2,icmp_ln1073_fu_218_p2_carry__2_n_4,icmp_ln1073_fu_218_p2_carry__2_n_5,icmp_ln1073_fu_218_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_218_p2_carry__2_i_1_n_3,icmp_ln1073_fu_218_p2_carry__2_i_2_n_3,icmp_ln1073_fu_218_p2_carry__2_i_3_n_3,icmp_ln1073_fu_218_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln1073_fu_218_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_218_p2_carry__2_i_5_n_3,icmp_ln1073_fu_218_p2_carry__2_i_6_n_3,icmp_ln1073_fu_218_p2_carry__2_i_7_n_3,icmp_ln1073_fu_218_p2_carry__2_i_8_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1073_fu_218_p2_carry__2_i_1
       (.I0(bound_reg_774[31]),
        .I1(bound_reg_774[30]),
        .I2(i_reg_144_reg[30]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__2_i_2
       (.I0(bound_reg_774[29]),
        .I1(i_reg_144_reg[29]),
        .I2(bound_reg_774[28]),
        .I3(i_reg_144_reg[28]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__2_i_3
       (.I0(bound_reg_774[27]),
        .I1(i_reg_144_reg[27]),
        .I2(bound_reg_774[26]),
        .I3(i_reg_144_reg[26]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry__2_i_4
       (.I0(bound_reg_774[25]),
        .I1(i_reg_144_reg[25]),
        .I2(bound_reg_774[24]),
        .I3(i_reg_144_reg[24]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1073_fu_218_p2_carry__2_i_5
       (.I0(bound_reg_774[31]),
        .I1(i_reg_144_reg[30]),
        .I2(bound_reg_774[30]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__2_i_6
       (.I0(i_reg_144_reg[29]),
        .I1(bound_reg_774[29]),
        .I2(i_reg_144_reg[28]),
        .I3(bound_reg_774[28]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__2_i_7
       (.I0(i_reg_144_reg[27]),
        .I1(bound_reg_774[27]),
        .I2(i_reg_144_reg[26]),
        .I3(bound_reg_774[26]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry__2_i_8
       (.I0(i_reg_144_reg[25]),
        .I1(bound_reg_774[25]),
        .I2(i_reg_144_reg[24]),
        .I3(bound_reg_774[24]),
        .O(icmp_ln1073_fu_218_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry_i_1
       (.I0(bound_reg_774[7]),
        .I1(i_reg_144_reg[7]),
        .I2(bound_reg_774[6]),
        .I3(i_reg_144_reg[6]),
        .O(icmp_ln1073_fu_218_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry_i_2
       (.I0(bound_reg_774[5]),
        .I1(i_reg_144_reg[5]),
        .I2(bound_reg_774[4]),
        .I3(i_reg_144_reg[4]),
        .O(icmp_ln1073_fu_218_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry_i_3
       (.I0(bound_reg_774[3]),
        .I1(i_reg_144_reg[3]),
        .I2(bound_reg_774[2]),
        .I3(i_reg_144_reg[2]),
        .O(icmp_ln1073_fu_218_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_218_p2_carry_i_4
       (.I0(bound_reg_774[1]),
        .I1(i_reg_144_reg[1]),
        .I2(bound_reg_774[0]),
        .I3(i_reg_144_reg[0]),
        .O(icmp_ln1073_fu_218_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry_i_5
       (.I0(i_reg_144_reg[7]),
        .I1(bound_reg_774[7]),
        .I2(i_reg_144_reg[6]),
        .I3(bound_reg_774[6]),
        .O(icmp_ln1073_fu_218_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry_i_6
       (.I0(i_reg_144_reg[5]),
        .I1(bound_reg_774[5]),
        .I2(i_reg_144_reg[4]),
        .I3(bound_reg_774[4]),
        .O(icmp_ln1073_fu_218_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry_i_7
       (.I0(i_reg_144_reg[3]),
        .I1(bound_reg_774[3]),
        .I2(i_reg_144_reg[2]),
        .I3(bound_reg_774[2]),
        .O(icmp_ln1073_fu_218_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_218_p2_carry_i_8
       (.I0(i_reg_144_reg[1]),
        .I1(bound_reg_774[1]),
        .I2(i_reg_144_reg[0]),
        .I3(bound_reg_774[0]),
        .O(icmp_ln1073_fu_218_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_799[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(p_13_in));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \icmp_ln1073_reg_799[0]_i_2 
       (.I0(ldata_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I3(icmp_ln1084_reg_820),
        .I4(\icmp_ln1073_reg_799[0]_i_3_n_3 ),
        .O(\icmp_ln1073_reg_799[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \icmp_ln1073_reg_799[0]_i_3 
       (.I0(in_mat_data_full_n),
        .I1(icmp_ln1104_reg_811_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_3),
        .O(\icmp_ln1073_reg_799[0]_i_3_n_3 ));
  FDRE \icmp_ln1073_reg_799_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_reg_799),
        .Q(icmp_ln1073_reg_799_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_799_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_799_pp0_iter1_reg),
        .Q(icmp_ln1073_reg_799_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_fu_218_p2),
        .Q(icmp_ln1073_reg_799),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1084_fu_275_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln1084_fu_275_p2__0_carry_n_3,icmp_ln1084_fu_275_p2__0_carry_n_4,icmp_ln1084_fu_275_p2__0_carry_n_5,icmp_ln1084_fu_275_p2__0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1084_fu_275_p2__0_carry_i_1_n_3}),
        .O(NLW_icmp_ln1084_fu_275_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_275_p2__0_carry_i_2_n_3,icmp_ln1084_fu_275_p2__0_carry_i_3_n_3,icmp_ln1084_fu_275_p2__0_carry_i_4_n_3,icmp_ln1084_fu_275_p2__0_carry_i_5_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1084_fu_275_p2__0_carry__0
       (.CI(icmp_ln1084_fu_275_p2__0_carry_n_3),
        .CO({icmp_ln1084_fu_275_p2__0_carry__0_n_3,icmp_ln1084_fu_275_p2__0_carry__0_n_4,icmp_ln1084_fu_275_p2__0_carry__0_n_5,icmp_ln1084_fu_275_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_275_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_275_p2__0_carry__0_i_1_n_3,icmp_ln1084_fu_275_p2__0_carry__0_i_2_n_3,icmp_ln1084_fu_275_p2__0_carry__0_i_3_n_3,icmp_ln1084_fu_275_p2__0_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__0_i_1
       (.I0(\rem_fu_94_reg_n_3_[16] ),
        .I1(\rem_fu_94_reg_n_3_[17] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__0_i_2
       (.I0(\rem_fu_94_reg_n_3_[14] ),
        .I1(\rem_fu_94_reg_n_3_[15] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__0_i_3
       (.I0(\rem_fu_94_reg_n_3_[12] ),
        .I1(\rem_fu_94_reg_n_3_[13] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__0_i_4
       (.I0(\rem_fu_94_reg_n_3_[10] ),
        .I1(\rem_fu_94_reg_n_3_[11] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__0_i_4_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1084_fu_275_p2__0_carry__1
       (.CI(icmp_ln1084_fu_275_p2__0_carry__0_n_3),
        .CO({icmp_ln1084_fu_275_p2__0_carry__1_n_3,icmp_ln1084_fu_275_p2__0_carry__1_n_4,icmp_ln1084_fu_275_p2__0_carry__1_n_5,icmp_ln1084_fu_275_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_275_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_275_p2__0_carry__1_i_1_n_3,icmp_ln1084_fu_275_p2__0_carry__1_i_2_n_3,icmp_ln1084_fu_275_p2__0_carry__1_i_3_n_3,icmp_ln1084_fu_275_p2__0_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__1_i_1
       (.I0(\rem_fu_94_reg_n_3_[24] ),
        .I1(\rem_fu_94_reg_n_3_[25] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__1_i_2
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .I1(\rem_fu_94_reg_n_3_[22] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__1_i_3
       (.I0(\rem_fu_94_reg_n_3_[20] ),
        .I1(\rem_fu_94_reg_n_3_[21] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__1_i_4
       (.I0(\rem_fu_94_reg_n_3_[18] ),
        .I1(\rem_fu_94_reg_n_3_[19] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__1_i_4_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1084_fu_275_p2__0_carry__2
       (.CI(icmp_ln1084_fu_275_p2__0_carry__1_n_3),
        .CO({NLW_icmp_ln1084_fu_275_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln1084_fu_275_p2,icmp_ln1084_fu_275_p2__0_carry__2_n_5,icmp_ln1084_fu_275_p2__0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rem_fu_94_reg_n_3_[31] ,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_275_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1084_fu_275_p2__0_carry__2_i_1_n_3,icmp_ln1084_fu_275_p2__0_carry__2_i_2_n_3,icmp_ln1084_fu_275_p2__0_carry__2_i_3_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__2_i_1
       (.I0(\rem_fu_94_reg_n_3_[30] ),
        .I1(\rem_fu_94_reg_n_3_[31] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__2_i_2
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .I1(\rem_fu_94_reg_n_3_[28] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry__2_i_3
       (.I0(\rem_fu_94_reg_n_3_[26] ),
        .I1(\rem_fu_94_reg_n_3_[27] ),
        .O(icmp_ln1084_fu_275_p2__0_carry__2_i_3_n_3));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln1084_fu_275_p2__0_carry_i_1
       (.I0(\rem_fu_94_reg_n_3_[3] ),
        .I1(last_blk_width_read_reg_767),
        .I2(bLast_reg_803),
        .O(icmp_ln1084_fu_275_p2__0_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry_i_2
       (.I0(\rem_fu_94_reg_n_3_[8] ),
        .I1(\rem_fu_94_reg_n_3_[9] ),
        .O(icmp_ln1084_fu_275_p2__0_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry_i_3
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .I1(\rem_fu_94_reg_n_3_[7] ),
        .O(icmp_ln1084_fu_275_p2__0_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_275_p2__0_carry_i_4
       (.I0(\rem_fu_94_reg_n_3_[4] ),
        .I1(\rem_fu_94_reg_n_3_[5] ),
        .O(icmp_ln1084_fu_275_p2__0_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln1084_fu_275_p2__0_carry_i_5
       (.I0(\rem_fu_94_reg_n_3_[3] ),
        .I1(last_blk_width_read_reg_767),
        .I2(bLast_reg_803),
        .O(icmp_ln1084_fu_275_p2__0_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln1084_reg_820[0]_i_1 
       (.I0(icmp_ln1084_reg_820),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(icmp_ln1073_reg_799),
        .I4(icmp_ln1084_fu_275_p2),
        .O(\icmp_ln1084_reg_820[0]_i_1_n_3 ));
  FDRE \icmp_ln1084_reg_820_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_820),
        .Q(icmp_ln1084_reg_820_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1084_reg_820[0]_i_1_n_3 ),
        .Q(icmp_ln1084_reg_820),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln1085_reg_841[0]_i_1 
       (.I0(\icmp_ln1085_reg_841_reg_n_3_[0] ),
        .I1(\icmp_ln1085_reg_841[0]_i_2_n_3 ),
        .I2(\icmp_ln1085_reg_841[0]_i_3_n_3 ),
        .I3(\icmp_ln1085_reg_841[0]_i_4_n_3 ),
        .I4(\icmp_ln1085_reg_841[0]_i_5_n_3 ),
        .I5(add_ln674_1_reg_8650),
        .O(\icmp_ln1085_reg_841[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_841[0]_i_10 
       (.I0(\rem_fu_94_reg_n_3_[14] ),
        .I1(\rem_fu_94_reg_n_3_[15] ),
        .O(\icmp_ln1085_reg_841[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln1085_reg_841[0]_i_2 
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .I1(\rem_fu_94_reg_n_3_[7] ),
        .I2(\rem_fu_94_reg_n_3_[3] ),
        .I3(\icmp_ln1085_reg_841[0]_i_6_n_3 ),
        .I4(\rem_fu_94_reg_n_3_[30] ),
        .I5(\rem_fu_94_reg_n_3_[31] ),
        .O(\icmp_ln1085_reg_841[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln1085_reg_841[0]_i_3 
       (.I0(\rem_fu_94_reg_n_3_[28] ),
        .I1(\rem_fu_94_reg_n_3_[29] ),
        .I2(\rem_fu_94_reg_n_3_[22] ),
        .I3(\rem_fu_94_reg_n_3_[23] ),
        .I4(\icmp_ln1085_reg_841[0]_i_7_n_3 ),
        .I5(\icmp_ln1085_reg_841[0]_i_8_n_3 ),
        .O(\icmp_ln1085_reg_841[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln1085_reg_841[0]_i_4 
       (.I0(\rem_fu_94_reg_n_3_[26] ),
        .I1(\rem_fu_94_reg_n_3_[27] ),
        .I2(\rem_fu_94_reg_n_3_[20] ),
        .I3(\rem_fu_94_reg_n_3_[21] ),
        .I4(\icmp_ln1085_reg_841[0]_i_9_n_3 ),
        .I5(\icmp_ln1085_reg_841[0]_i_10_n_3 ),
        .O(\icmp_ln1085_reg_841[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_841[0]_i_5 
       (.I0(\rem_fu_94_reg_n_3_[8] ),
        .I1(\rem_fu_94_reg_n_3_[9] ),
        .I2(\rem_fu_94_reg_n_3_[4] ),
        .I3(\rem_fu_94_reg_n_3_[5] ),
        .I4(\rem_fu_94_reg_n_3_[11] ),
        .I5(\rem_fu_94_reg_n_3_[10] ),
        .O(\icmp_ln1085_reg_841[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_841[0]_i_6 
       (.I0(\rem_fu_94_reg_n_3_[12] ),
        .I1(\rem_fu_94_reg_n_3_[13] ),
        .O(\icmp_ln1085_reg_841[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_841[0]_i_7 
       (.I0(\rem_fu_94_reg_n_3_[18] ),
        .I1(\rem_fu_94_reg_n_3_[19] ),
        .O(\icmp_ln1085_reg_841[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_841[0]_i_8 
       (.I0(\rem_fu_94_reg_n_3_[16] ),
        .I1(\rem_fu_94_reg_n_3_[17] ),
        .O(\icmp_ln1085_reg_841[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_841[0]_i_9 
       (.I0(\rem_fu_94_reg_n_3_[24] ),
        .I1(\rem_fu_94_reg_n_3_[25] ),
        .O(\icmp_ln1085_reg_841[0]_i_9_n_3 ));
  FDRE \icmp_ln1085_reg_841_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1085_reg_841_reg_n_3_[0] ),
        .Q(icmp_ln1085_reg_841_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1085_reg_841[0]_i_1_n_3 ),
        .Q(\icmp_ln1085_reg_841_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1104_fu_228_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1104_fu_228_p2_carry_n_3,icmp_ln1104_fu_228_p2_carry_n_4,icmp_ln1104_fu_228_p2_carry_n_5,icmp_ln1104_fu_228_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_228_p2_carry_i_1_n_3,icmp_ln1104_fu_228_p2_carry_i_2_n_3,icmp_ln1104_fu_228_p2_carry_i_3_n_3,icmp_ln1104_fu_228_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1104_fu_228_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_228_p2_carry_i_5_n_3,icmp_ln1104_fu_228_p2_carry_i_6_n_3,icmp_ln1104_fu_228_p2_carry_i_7_n_3,icmp_ln1104_fu_228_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1104_fu_228_p2_carry__0
       (.CI(icmp_ln1104_fu_228_p2_carry_n_3),
        .CO({icmp_ln1104_fu_228_p2_carry__0_n_3,icmp_ln1104_fu_228_p2_carry__0_n_4,icmp_ln1104_fu_228_p2_carry__0_n_5,icmp_ln1104_fu_228_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_228_p2_carry__0_i_1_n_3,icmp_ln1104_fu_228_p2_carry__0_i_2_n_3,icmp_ln1104_fu_228_p2_carry__0_i_3_n_3,icmp_ln1104_fu_228_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1104_fu_228_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_228_p2_carry__0_i_5_n_3,icmp_ln1104_fu_228_p2_carry__0_i_6_n_3,icmp_ln1104_fu_228_p2_carry__0_i_7_n_3,icmp_ln1104_fu_228_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_760[15]),
        .I1(j_reg_133_reg[15]),
        .I2(cols_bound_per_npc_read_reg_760[14]),
        .I3(j_reg_133_reg[14]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_760[13]),
        .I1(j_reg_133_reg[13]),
        .I2(cols_bound_per_npc_read_reg_760[12]),
        .I3(j_reg_133_reg[12]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_760[11]),
        .I1(j_reg_133_reg[11]),
        .I2(cols_bound_per_npc_read_reg_760[10]),
        .I3(j_reg_133_reg[10]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_760[9]),
        .I1(j_reg_133_reg[9]),
        .I2(cols_bound_per_npc_read_reg_760[8]),
        .I3(j_reg_133_reg[8]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__0_i_5
       (.I0(j_reg_133_reg[15]),
        .I1(cols_bound_per_npc_read_reg_760[15]),
        .I2(j_reg_133_reg[14]),
        .I3(cols_bound_per_npc_read_reg_760[14]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__0_i_6
       (.I0(j_reg_133_reg[13]),
        .I1(cols_bound_per_npc_read_reg_760[13]),
        .I2(j_reg_133_reg[12]),
        .I3(cols_bound_per_npc_read_reg_760[12]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__0_i_7
       (.I0(j_reg_133_reg[11]),
        .I1(cols_bound_per_npc_read_reg_760[11]),
        .I2(j_reg_133_reg[10]),
        .I3(cols_bound_per_npc_read_reg_760[10]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__0_i_8
       (.I0(j_reg_133_reg[9]),
        .I1(cols_bound_per_npc_read_reg_760[9]),
        .I2(j_reg_133_reg[8]),
        .I3(cols_bound_per_npc_read_reg_760[8]),
        .O(icmp_ln1104_fu_228_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1104_fu_228_p2_carry__1
       (.CI(icmp_ln1104_fu_228_p2_carry__0_n_3),
        .CO({icmp_ln1104_fu_228_p2_carry__1_n_3,icmp_ln1104_fu_228_p2_carry__1_n_4,icmp_ln1104_fu_228_p2_carry__1_n_5,icmp_ln1104_fu_228_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_228_p2_carry__1_i_1_n_3,icmp_ln1104_fu_228_p2_carry__1_i_2_n_3,icmp_ln1104_fu_228_p2_carry__1_i_3_n_3,icmp_ln1104_fu_228_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln1104_fu_228_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_228_p2_carry__1_i_5_n_3,icmp_ln1104_fu_228_p2_carry__1_i_6_n_3,icmp_ln1104_fu_228_p2_carry__1_i_7_n_3,icmp_ln1104_fu_228_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_760[23]),
        .I1(j_reg_133_reg[23]),
        .I2(cols_bound_per_npc_read_reg_760[22]),
        .I3(j_reg_133_reg[22]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_760[21]),
        .I1(j_reg_133_reg[21]),
        .I2(cols_bound_per_npc_read_reg_760[20]),
        .I3(j_reg_133_reg[20]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_760[19]),
        .I1(j_reg_133_reg[19]),
        .I2(cols_bound_per_npc_read_reg_760[18]),
        .I3(j_reg_133_reg[18]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_760[17]),
        .I1(j_reg_133_reg[17]),
        .I2(cols_bound_per_npc_read_reg_760[16]),
        .I3(j_reg_133_reg[16]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__1_i_5
       (.I0(j_reg_133_reg[23]),
        .I1(cols_bound_per_npc_read_reg_760[23]),
        .I2(j_reg_133_reg[22]),
        .I3(cols_bound_per_npc_read_reg_760[22]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__1_i_6
       (.I0(j_reg_133_reg[21]),
        .I1(cols_bound_per_npc_read_reg_760[21]),
        .I2(j_reg_133_reg[20]),
        .I3(cols_bound_per_npc_read_reg_760[20]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__1_i_7
       (.I0(j_reg_133_reg[19]),
        .I1(cols_bound_per_npc_read_reg_760[19]),
        .I2(j_reg_133_reg[18]),
        .I3(cols_bound_per_npc_read_reg_760[18]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__1_i_8
       (.I0(j_reg_133_reg[17]),
        .I1(cols_bound_per_npc_read_reg_760[17]),
        .I2(j_reg_133_reg[16]),
        .I3(cols_bound_per_npc_read_reg_760[16]),
        .O(icmp_ln1104_fu_228_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1104_fu_228_p2_carry__2
       (.CI(icmp_ln1104_fu_228_p2_carry__1_n_3),
        .CO({icmp_ln1104_fu_228_p2,icmp_ln1104_fu_228_p2_carry__2_n_4,icmp_ln1104_fu_228_p2_carry__2_n_5,icmp_ln1104_fu_228_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_228_p2_carry__2_i_1_n_3,icmp_ln1104_fu_228_p2_carry__2_i_2_n_3,icmp_ln1104_fu_228_p2_carry__2_i_3_n_3,icmp_ln1104_fu_228_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln1104_fu_228_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_228_p2_carry__2_i_5_n_3,icmp_ln1104_fu_228_p2_carry__2_i_6_n_3,icmp_ln1104_fu_228_p2_carry__2_i_7_n_3,icmp_ln1104_fu_228_p2_carry__2_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__2_i_1
       (.I0(j_reg_133_reg[31]),
        .I1(cols_bound_per_npc_read_reg_760[31]),
        .I2(cols_bound_per_npc_read_reg_760[30]),
        .I3(j_reg_133_reg[30]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_760[29]),
        .I1(j_reg_133_reg[29]),
        .I2(cols_bound_per_npc_read_reg_760[28]),
        .I3(j_reg_133_reg[28]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_760[27]),
        .I1(j_reg_133_reg[27]),
        .I2(cols_bound_per_npc_read_reg_760[26]),
        .I3(j_reg_133_reg[26]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_760[25]),
        .I1(j_reg_133_reg[25]),
        .I2(cols_bound_per_npc_read_reg_760[24]),
        .I3(j_reg_133_reg[24]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_760[31]),
        .I1(j_reg_133_reg[31]),
        .I2(j_reg_133_reg[30]),
        .I3(cols_bound_per_npc_read_reg_760[30]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__2_i_6
       (.I0(j_reg_133_reg[29]),
        .I1(cols_bound_per_npc_read_reg_760[29]),
        .I2(j_reg_133_reg[28]),
        .I3(cols_bound_per_npc_read_reg_760[28]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__2_i_7
       (.I0(j_reg_133_reg[27]),
        .I1(cols_bound_per_npc_read_reg_760[27]),
        .I2(j_reg_133_reg[26]),
        .I3(cols_bound_per_npc_read_reg_760[26]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry__2_i_8
       (.I0(j_reg_133_reg[25]),
        .I1(cols_bound_per_npc_read_reg_760[25]),
        .I2(j_reg_133_reg[24]),
        .I3(cols_bound_per_npc_read_reg_760[24]),
        .O(icmp_ln1104_fu_228_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_760[7]),
        .I1(j_reg_133_reg[7]),
        .I2(cols_bound_per_npc_read_reg_760[6]),
        .I3(j_reg_133_reg[6]),
        .O(icmp_ln1104_fu_228_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_760[5]),
        .I1(j_reg_133_reg[5]),
        .I2(cols_bound_per_npc_read_reg_760[4]),
        .I3(j_reg_133_reg[4]),
        .O(icmp_ln1104_fu_228_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_760[3]),
        .I1(j_reg_133_reg[3]),
        .I2(cols_bound_per_npc_read_reg_760[2]),
        .I3(j_reg_133_reg[2]),
        .O(icmp_ln1104_fu_228_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_228_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_760[1]),
        .I1(j_reg_133_reg[1]),
        .I2(cols_bound_per_npc_read_reg_760[0]),
        .I3(j_reg_133_reg[0]),
        .O(icmp_ln1104_fu_228_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry_i_5
       (.I0(j_reg_133_reg[7]),
        .I1(cols_bound_per_npc_read_reg_760[7]),
        .I2(j_reg_133_reg[6]),
        .I3(cols_bound_per_npc_read_reg_760[6]),
        .O(icmp_ln1104_fu_228_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry_i_6
       (.I0(j_reg_133_reg[5]),
        .I1(cols_bound_per_npc_read_reg_760[5]),
        .I2(j_reg_133_reg[4]),
        .I3(cols_bound_per_npc_read_reg_760[4]),
        .O(icmp_ln1104_fu_228_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry_i_7
       (.I0(j_reg_133_reg[3]),
        .I1(cols_bound_per_npc_read_reg_760[3]),
        .I2(j_reg_133_reg[2]),
        .I3(cols_bound_per_npc_read_reg_760[2]),
        .O(icmp_ln1104_fu_228_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_228_p2_carry_i_8
       (.I0(j_reg_133_reg[1]),
        .I1(cols_bound_per_npc_read_reg_760[1]),
        .I2(j_reg_133_reg[0]),
        .I3(cols_bound_per_npc_read_reg_760[0]),
        .O(icmp_ln1104_fu_228_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln1104_reg_811[0]_i_1 
       (.I0(icmp_ln1104_fu_228_p2),
        .I1(icmp_ln1073_fu_218_p2),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln1104_reg_811),
        .O(\icmp_ln1104_reg_811[0]_i_1_n_3 ));
  FDRE \icmp_ln1104_reg_811_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1104_reg_811),
        .Q(icmp_ln1104_reg_811_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1104_reg_811_pp0_iter2_reg[0]_i_1 
       (.I0(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1104_reg_811_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_811_pp0_iter1_reg),
        .Q(icmp_ln1104_reg_811_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_811_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_811_pp0_iter2_reg),
        .Q(icmp_ln1104_reg_811_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1104_reg_811[0]_i_1_n_3 ),
        .Q(icmp_ln1104_reg_811),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_408_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_408_p2_carry_n_3,icmp_ln414_fu_408_p2_carry_n_4,icmp_ln414_fu_408_p2_carry_n_5,icmp_ln414_fu_408_p2_carry_n_6}),
        .CYINIT(icmp_ln414_fu_408_p2_carry_i_1_n_3),
        .DI({icmp_ln414_fu_408_p2_carry_i_2_n_3,icmp_ln414_fu_408_p2_carry_i_3_n_3,icmp_ln414_fu_408_p2_carry_i_4_n_3,icmp_ln414_fu_408_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln414_fu_408_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_408_p2_carry_i_6_n_3,icmp_ln414_fu_408_p2_carry_i_7_n_3,icmp_ln414_fu_408_p2_carry_i_8_n_3,icmp_ln414_fu_408_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_408_p2_carry__0
       (.CI(icmp_ln414_fu_408_p2_carry_n_3),
        .CO({icmp_ln414_fu_408_p2_carry__0_n_3,icmp_ln414_fu_408_p2_carry__0_n_4,icmp_ln414_fu_408_p2_carry__0_n_5,icmp_ln414_fu_408_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_408_p2_carry__0_i_1_n_3,icmp_ln414_fu_408_p2_carry__0_i_2_n_3,icmp_ln414_fu_408_p2_carry__0_i_3_n_3,icmp_ln414_fu_408_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_408_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_408_p2_carry__0_i_5_n_3,icmp_ln414_fu_408_p2_carry__0_i_6_n_3,icmp_ln414_fu_408_p2_carry__0_i_7_n_3,icmp_ln414_fu_408_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__0_i_1
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[19] ),
        .I3(\rem_fu_94_reg_n_3_[18] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__0_i_2
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[17] ),
        .I3(\rem_fu_94_reg_n_3_[16] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__0_i_3
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[15] ),
        .I3(\rem_fu_94_reg_n_3_[14] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__0_i_4
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[13] ),
        .I3(\rem_fu_94_reg_n_3_[12] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__0_i_5
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[18] ),
        .I3(\rem_fu_94_reg_n_3_[19] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__0_i_6
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[16] ),
        .I3(\rem_fu_94_reg_n_3_[17] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__0_i_7
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[14] ),
        .I3(\rem_fu_94_reg_n_3_[15] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__0_i_8
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[12] ),
        .I3(\rem_fu_94_reg_n_3_[13] ),
        .O(icmp_ln414_fu_408_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_408_p2_carry__1
       (.CI(icmp_ln414_fu_408_p2_carry__0_n_3),
        .CO({icmp_ln414_fu_408_p2_carry__1_n_3,icmp_ln414_fu_408_p2_carry__1_n_4,icmp_ln414_fu_408_p2_carry__1_n_5,icmp_ln414_fu_408_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_408_p2_carry__1_i_1_n_3,icmp_ln414_fu_408_p2_carry__1_i_2_n_3,icmp_ln414_fu_408_p2_carry__1_i_3_n_3,icmp_ln414_fu_408_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_408_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_408_p2_carry__1_i_5_n_3,icmp_ln414_fu_408_p2_carry__1_i_6_n_3,icmp_ln414_fu_408_p2_carry__1_i_7_n_3,icmp_ln414_fu_408_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__1_i_1
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[27] ),
        .I3(\rem_fu_94_reg_n_3_[26] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__1_i_2
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[25] ),
        .I3(\rem_fu_94_reg_n_3_[24] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_408_p2_carry__1_i_3
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .I1(\rem_fu_94_reg_n_3_[22] ),
        .I2(last_blk_width_read_reg_767),
        .I3(bLast_reg_803),
        .O(icmp_ln414_fu_408_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__1_i_4
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[21] ),
        .I3(\rem_fu_94_reg_n_3_[20] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__1_i_5
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[26] ),
        .I3(\rem_fu_94_reg_n_3_[27] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__1_i_6
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[24] ),
        .I3(\rem_fu_94_reg_n_3_[25] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_408_p2_carry__1_i_7
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .I1(bLast_reg_803),
        .I2(last_blk_width_read_reg_767),
        .I3(\rem_fu_94_reg_n_3_[22] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__1_i_8
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[20] ),
        .I3(\rem_fu_94_reg_n_3_[21] ),
        .O(icmp_ln414_fu_408_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_408_p2_carry__2
       (.CI(icmp_ln414_fu_408_p2_carry__1_n_3),
        .CO({NLW_icmp_ln414_fu_408_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln414_fu_408_p2,icmp_ln414_fu_408_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln414_fu_408_p2_carry__2_i_1_n_3,icmp_ln414_fu_408_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln414_fu_408_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln414_fu_408_p2_carry__2_i_3_n_3,icmp_ln414_fu_408_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry__2_i_1
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[31] ),
        .I3(\rem_fu_94_reg_n_3_[30] ),
        .O(icmp_ln414_fu_408_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_408_p2_carry__2_i_2
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .I1(\rem_fu_94_reg_n_3_[28] ),
        .I2(last_blk_width_read_reg_767),
        .I3(bLast_reg_803),
        .O(icmp_ln414_fu_408_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry__2_i_3
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[30] ),
        .I3(\rem_fu_94_reg_n_3_[31] ),
        .O(icmp_ln414_fu_408_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_408_p2_carry__2_i_4
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .I1(bLast_reg_803),
        .I2(last_blk_width_read_reg_767),
        .I3(\rem_fu_94_reg_n_3_[28] ),
        .O(icmp_ln414_fu_408_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln414_fu_408_p2_carry_i_1
       (.I0(\rem_fu_94_reg_n_3_[3] ),
        .I1(last_blk_width_read_reg_767),
        .I2(bLast_reg_803),
        .O(icmp_ln414_fu_408_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry_i_2
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[11] ),
        .I3(\rem_fu_94_reg_n_3_[10] ),
        .O(icmp_ln414_fu_408_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry_i_3
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[9] ),
        .I3(\rem_fu_94_reg_n_3_[8] ),
        .O(icmp_ln414_fu_408_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry_i_4
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[7] ),
        .I3(\rem_fu_94_reg_n_3_[6] ),
        .O(icmp_ln414_fu_408_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_408_p2_carry_i_5
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[5] ),
        .I3(\rem_fu_94_reg_n_3_[4] ),
        .O(icmp_ln414_fu_408_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry_i_6
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[10] ),
        .I3(\rem_fu_94_reg_n_3_[11] ),
        .O(icmp_ln414_fu_408_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry_i_7
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[8] ),
        .I3(\rem_fu_94_reg_n_3_[9] ),
        .O(icmp_ln414_fu_408_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_408_p2_carry_i_8
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .I2(\rem_fu_94_reg_n_3_[6] ),
        .I3(\rem_fu_94_reg_n_3_[7] ),
        .O(icmp_ln414_fu_408_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_408_p2_carry_i_9
       (.I0(\rem_fu_94_reg_n_3_[4] ),
        .I1(bLast_reg_803),
        .I2(last_blk_width_read_reg_767),
        .I3(\rem_fu_94_reg_n_3_[5] ),
        .O(icmp_ln414_fu_408_p2_carry_i_9_n_3));
  LUT4 #(
    .INIT(16'h0800)) 
    \icmp_ln414_reg_870[0]_i_1 
       (.I0(icmp_ln1084_fu_275_p2),
        .I1(icmp_ln1073_reg_799),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(add_ln674_1_reg_8650));
  FDRE \icmp_ln414_reg_870_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_870),
        .Q(icmp_ln414_reg_870_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(icmp_ln414_fu_408_p2),
        .Q(icmp_ln414_reg_870),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_1_fu_297_p2_carry_n_3,icmp_ln674_1_fu_297_p2_carry_n_4,icmp_ln674_1_fu_297_p2_carry_n_5,icmp_ln674_1_fu_297_p2_carry_n_6}),
        .CYINIT(icmp_ln674_1_fu_297_p2_carry_i_1_n_3),
        .DI({icmp_ln674_1_fu_297_p2_carry_i_2_n_3,icmp_ln674_1_fu_297_p2_carry_i_3_n_3,icmp_ln674_1_fu_297_p2_carry_i_4_n_3,icmp_ln674_1_fu_297_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln674_1_fu_297_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_297_p2_carry_i_6_n_3,icmp_ln674_1_fu_297_p2_carry_i_7_n_3,icmp_ln674_1_fu_297_p2_carry_i_8_n_3,icmp_ln674_1_fu_297_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__0
       (.CI(icmp_ln674_1_fu_297_p2_carry_n_3),
        .CO({icmp_ln674_1_fu_297_p2_carry__0_n_3,icmp_ln674_1_fu_297_p2_carry__0_n_4,icmp_ln674_1_fu_297_p2_carry__0_n_5,icmp_ln674_1_fu_297_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_297_p2_carry__0_i_1_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_2_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_3_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln674_1_fu_297_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_297_p2_carry__0_i_5_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_6_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_7_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_1
       (.I0(\icmp_ln674_reg_851_reg[0]_i_3_n_7 ),
        .I1(sub_ln1093_fu_291_p2_carry__3_n_10),
        .I2(\icmp_ln674_reg_851_reg[0]_i_3_n_8 ),
        .I3(sub_ln1093_fu_291_p2_carry__2_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_10
       (.I0(\rem_fu_94_reg_n_3_[15] ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_11
       (.I0(\rem_fu_94_reg_n_3_[14] ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_12
       (.I0(\rem_fu_94_reg_n_3_[13] ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_13
       (.I0(\rem_fu_94_reg_n_3_[12] ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_2
       (.I0(\icmp_ln674_reg_851_reg[0]_i_3_n_9 ),
        .I1(sub_ln1093_fu_291_p2_carry__2_n_8),
        .I2(\icmp_ln674_reg_851_reg[0]_i_3_n_10 ),
        .I3(sub_ln1093_fu_291_p2_carry__2_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_3
       (.I0(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_7),
        .I1(sub_ln1093_fu_291_p2_carry__2_n_10),
        .I2(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_8),
        .I3(sub_ln1093_fu_291_p2_carry__1_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_4
       (.I0(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_9),
        .I1(sub_ln1093_fu_291_p2_carry__1_n_8),
        .I2(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_10),
        .I3(sub_ln1093_fu_291_p2_carry__1_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_5
       (.I0(sub_ln1093_fu_291_p2_carry__3_n_10),
        .I1(\icmp_ln674_reg_851_reg[0]_i_3_n_7 ),
        .I2(sub_ln1093_fu_291_p2_carry__2_n_7),
        .I3(\icmp_ln674_reg_851_reg[0]_i_3_n_8 ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_6
       (.I0(sub_ln1093_fu_291_p2_carry__2_n_8),
        .I1(\icmp_ln674_reg_851_reg[0]_i_3_n_9 ),
        .I2(sub_ln1093_fu_291_p2_carry__2_n_9),
        .I3(\icmp_ln674_reg_851_reg[0]_i_3_n_10 ),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_7
       (.I0(sub_ln1093_fu_291_p2_carry__2_n_10),
        .I1(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_7),
        .I2(sub_ln1093_fu_291_p2_carry__1_n_7),
        .I3(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_8),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__0_i_8
       (.I0(sub_ln1093_fu_291_p2_carry__1_n_8),
        .I1(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_9),
        .I2(sub_ln1093_fu_291_p2_carry__1_n_9),
        .I3(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_10),
        .O(icmp_ln674_1_fu_297_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__0_i_9
       (.CI(\icmp_ln674_reg_851_reg[0]_i_5_n_3 ),
        .CO({icmp_ln674_1_fu_297_p2_carry__0_i_9_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_4,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_5,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_297_p2_carry__0_i_9_n_7,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_8,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_9,icmp_ln674_1_fu_297_p2_carry__0_i_9_n_10}),
        .S({icmp_ln674_1_fu_297_p2_carry__0_i_10_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_11_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_12_n_3,icmp_ln674_1_fu_297_p2_carry__0_i_13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__1
       (.CI(icmp_ln674_1_fu_297_p2_carry__0_n_3),
        .CO({icmp_ln674_1_fu_297_p2_carry__1_n_3,icmp_ln674_1_fu_297_p2_carry__1_n_4,icmp_ln674_1_fu_297_p2_carry__1_n_5,icmp_ln674_1_fu_297_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_297_p2_carry__1_i_1_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_2_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_3_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln674_1_fu_297_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_297_p2_carry__1_i_5_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_6_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_7_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_1
       (.I0(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_7),
        .I1(sub_ln1093_fu_291_p2_carry__5_n_10),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_8),
        .I3(sub_ln1093_fu_291_p2_carry__4_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__1_i_10
       (.CI(\icmp_ln674_reg_851_reg[0]_i_3_n_3 ),
        .CO({icmp_ln674_1_fu_297_p2_carry__1_i_10_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_4,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_5,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_297_p2_carry__1_i_10_n_7,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_8,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_9,icmp_ln674_1_fu_297_p2_carry__1_i_10_n_10}),
        .S({icmp_ln674_1_fu_297_p2_carry__1_i_15_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_16_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_17_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_18_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_11
       (.I0(\rem_fu_94_reg_n_3_[27] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_12
       (.I0(\rem_fu_94_reg_n_3_[26] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_13
       (.I0(\rem_fu_94_reg_n_3_[25] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_13_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_14
       (.I0(\rem_fu_94_reg_n_3_[24] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_14_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_15
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_15_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_16
       (.I0(\rem_fu_94_reg_n_3_[22] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_16_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_17
       (.I0(\rem_fu_94_reg_n_3_[21] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_17_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_18
       (.I0(\rem_fu_94_reg_n_3_[20] ),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_18_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_2
       (.I0(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_9),
        .I1(sub_ln1093_fu_291_p2_carry__4_n_8),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_10),
        .I3(sub_ln1093_fu_291_p2_carry__4_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_3
       (.I0(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_7),
        .I1(sub_ln1093_fu_291_p2_carry__4_n_10),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_8),
        .I3(sub_ln1093_fu_291_p2_carry__3_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_4
       (.I0(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_9),
        .I1(sub_ln1093_fu_291_p2_carry__3_n_8),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_10),
        .I3(sub_ln1093_fu_291_p2_carry__3_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_5
       (.I0(sub_ln1093_fu_291_p2_carry__5_n_10),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_7),
        .I2(sub_ln1093_fu_291_p2_carry__4_n_7),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_8),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_6
       (.I0(sub_ln1093_fu_291_p2_carry__4_n_8),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_9),
        .I2(sub_ln1093_fu_291_p2_carry__4_n_9),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_10),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_7
       (.I0(sub_ln1093_fu_291_p2_carry__4_n_10),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_7),
        .I2(sub_ln1093_fu_291_p2_carry__3_n_7),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_8),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__1_i_8
       (.I0(sub_ln1093_fu_291_p2_carry__3_n_8),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_9),
        .I2(sub_ln1093_fu_291_p2_carry__3_n_9),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_10),
        .O(icmp_ln674_1_fu_297_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__1_i_9
       (.CI(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_3),
        .CO({icmp_ln674_1_fu_297_p2_carry__1_i_9_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_4,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_5,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_297_p2_carry__1_i_9_n_7,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_8,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_9,icmp_ln674_1_fu_297_p2_carry__1_i_9_n_10}),
        .S({icmp_ln674_1_fu_297_p2_carry__1_i_11_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_12_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_13_n_3,icmp_ln674_1_fu_297_p2_carry__1_i_14_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_297_p2_carry__2
       (.CI(icmp_ln674_1_fu_297_p2_carry__1_n_3),
        .CO({NLW_icmp_ln674_1_fu_297_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln674_1_fu_297_p2_carry__2_n_5,icmp_ln674_1_fu_297_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln674_1_fu_297_p2_carry__2_i_1_n_3,icmp_ln674_1_fu_297_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln674_1_fu_297_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln674_1_fu_297_p2_carry__2_i_3_n_3,icmp_ln674_1_fu_297_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__2_i_1
       (.I0(\icmp_ln674_reg_851_reg[0]_i_4_n_7 ),
        .I1(sub_ln1093_fu_291_p2_carry__6_n_10),
        .I2(\icmp_ln674_reg_851_reg[0]_i_4_n_8 ),
        .I3(sub_ln1093_fu_291_p2_carry__5_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry__2_i_2
       (.I0(\icmp_ln674_reg_851_reg[0]_i_4_n_9 ),
        .I1(sub_ln1093_fu_291_p2_carry__5_n_8),
        .I2(\icmp_ln674_reg_851_reg[0]_i_4_n_10 ),
        .I3(sub_ln1093_fu_291_p2_carry__5_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__2_i_3
       (.I0(sub_ln1093_fu_291_p2_carry__6_n_10),
        .I1(\icmp_ln674_reg_851_reg[0]_i_4_n_7 ),
        .I2(sub_ln1093_fu_291_p2_carry__5_n_7),
        .I3(\icmp_ln674_reg_851_reg[0]_i_4_n_8 ),
        .O(icmp_ln674_1_fu_297_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry__2_i_4
       (.I0(sub_ln1093_fu_291_p2_carry__5_n_8),
        .I1(\icmp_ln674_reg_851_reg[0]_i_4_n_9 ),
        .I2(sub_ln1093_fu_291_p2_carry__5_n_9),
        .I3(\icmp_ln674_reg_851_reg[0]_i_4_n_10 ),
        .O(icmp_ln674_1_fu_297_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln674_1_fu_297_p2_carry_i_1
       (.I0(\rem_fu_94_reg_n_3_[3] ),
        .I1(bLast_reg_803),
        .I2(sub4_i_reg_784[5]),
        .O(icmp_ln674_1_fu_297_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry_i_2
       (.I0(\icmp_ln674_reg_851_reg[0]_i_5_n_7 ),
        .I1(sub_ln1093_fu_291_p2_carry__1_n_10),
        .I2(\icmp_ln674_reg_851_reg[0]_i_5_n_8 ),
        .I3(sub_ln1093_fu_291_p2_carry__0_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry_i_3
       (.I0(\icmp_ln674_reg_851_reg[0]_i_5_n_9 ),
        .I1(sub_ln1093_fu_291_p2_carry__0_n_8),
        .I2(\icmp_ln674_reg_851_reg[0]_i_5_n_10 ),
        .I3(sub_ln1093_fu_291_p2_carry__0_n_9),
        .O(icmp_ln674_1_fu_297_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_297_p2_carry_i_4
       (.I0(\trunc_ln674_reg_858_reg[5]_i_1_n_7 ),
        .I1(sub_ln1093_fu_291_p2_carry__0_n_10),
        .I2(\trunc_ln674_reg_858_reg[5]_i_1_n_8 ),
        .I3(sub_ln1093_fu_291_p2_carry_n_7),
        .O(icmp_ln674_1_fu_297_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h2B22)) 
    icmp_ln674_1_fu_297_p2_carry_i_5
       (.I0(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .I1(sub_ln1093_fu_291_p2_carry_n_8),
        .I2(sub_ln1093_fu_291_p2_carry_n_9),
        .I3(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .O(icmp_ln674_1_fu_297_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry_i_6
       (.I0(sub_ln1093_fu_291_p2_carry__1_n_10),
        .I1(\icmp_ln674_reg_851_reg[0]_i_5_n_7 ),
        .I2(sub_ln1093_fu_291_p2_carry__0_n_7),
        .I3(\icmp_ln674_reg_851_reg[0]_i_5_n_8 ),
        .O(icmp_ln674_1_fu_297_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry_i_7
       (.I0(sub_ln1093_fu_291_p2_carry__0_n_8),
        .I1(\icmp_ln674_reg_851_reg[0]_i_5_n_9 ),
        .I2(sub_ln1093_fu_291_p2_carry__0_n_9),
        .I3(\icmp_ln674_reg_851_reg[0]_i_5_n_10 ),
        .O(icmp_ln674_1_fu_297_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry_i_8
       (.I0(sub_ln1093_fu_291_p2_carry__0_n_10),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_7 ),
        .I2(sub_ln1093_fu_291_p2_carry_n_7),
        .I3(\trunc_ln674_reg_858_reg[5]_i_1_n_8 ),
        .O(icmp_ln674_1_fu_297_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_297_p2_carry_i_9
       (.I0(sub_ln1093_fu_291_p2_carry_n_8),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .I2(sub_ln1093_fu_291_p2_carry_n_9),
        .I3(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .O(icmp_ln674_1_fu_297_p2_carry_i_9_n_3));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln674_1_reg_824[0]_i_1 
       (.I0(icmp_ln1084_fu_275_p2),
        .I1(icmp_ln1073_reg_799),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln674_1_reg_8240));
  FDRE \icmp_ln674_1_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(icmp_ln674_1_fu_297_p2_carry__2_n_5),
        .Q(icmp_ln674_1_reg_824),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_851[0]_i_1 
       (.I0(\icmp_ln674_reg_851[0]_i_2_n_3 ),
        .I1(\icmp_ln674_reg_851_reg[0]_i_3_n_8 ),
        .I2(\icmp_ln674_reg_851_reg[0]_i_4_n_10 ),
        .I3(\icmp_ln674_reg_851_reg[0]_i_5_n_7 ),
        .I4(\icmp_ln674_reg_851[0]_i_6_n_3 ),
        .I5(\icmp_ln674_reg_851[0]_i_7_n_3 ),
        .O(icmp_ln674_fu_368_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_10 
       (.I0(\rem_fu_94_reg_n_3_[18] ),
        .O(\icmp_ln674_reg_851[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_11 
       (.I0(\rem_fu_94_reg_n_3_[17] ),
        .O(\icmp_ln674_reg_851[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_12 
       (.I0(\rem_fu_94_reg_n_3_[16] ),
        .O(\icmp_ln674_reg_851[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_13 
       (.I0(\rem_fu_94_reg_n_3_[31] ),
        .O(\icmp_ln674_reg_851[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_14 
       (.I0(\rem_fu_94_reg_n_3_[30] ),
        .O(\icmp_ln674_reg_851[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_15 
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .O(\icmp_ln674_reg_851[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_16 
       (.I0(\rem_fu_94_reg_n_3_[28] ),
        .O(\icmp_ln674_reg_851[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_17 
       (.I0(\rem_fu_94_reg_n_3_[11] ),
        .O(\icmp_ln674_reg_851[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_18 
       (.I0(\rem_fu_94_reg_n_3_[10] ),
        .O(\icmp_ln674_reg_851[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_19 
       (.I0(\rem_fu_94_reg_n_3_[9] ),
        .O(\icmp_ln674_reg_851[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_851[0]_i_2 
       (.I0(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_7),
        .I1(\icmp_ln674_reg_851_reg[0]_i_4_n_8 ),
        .I2(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_10),
        .I3(\icmp_ln674_reg_851_reg[0]_i_4_n_9 ),
        .I4(\icmp_ln674_reg_851[0]_i_8_n_3 ),
        .O(\icmp_ln674_reg_851[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_20 
       (.I0(\rem_fu_94_reg_n_3_[8] ),
        .O(\icmp_ln674_reg_851[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_851[0]_i_21 
       (.I0(\icmp_ln674_reg_851_reg[0]_i_5_n_8 ),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_7 ),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_7),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_10),
        .O(\icmp_ln674_reg_851[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_851[0]_i_22 
       (.I0(\icmp_ln674_reg_851_reg[0]_i_4_n_7 ),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .I2(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_7),
        .I3(\icmp_ln674_reg_851_reg[0]_i_5_n_9 ),
        .O(\icmp_ln674_reg_851[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_851[0]_i_6 
       (.I0(\icmp_ln674_reg_851_reg[0]_i_3_n_7 ),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_9),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_8),
        .I3(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_8),
        .I4(\icmp_ln674_reg_851[0]_i_21_n_3 ),
        .O(\icmp_ln674_reg_851[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_851[0]_i_7 
       (.I0(\icmp_ln674_reg_851_reg[0]_i_3_n_9 ),
        .I1(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_9),
        .I2(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_9),
        .I3(\icmp_ln674_reg_851_reg[0]_i_3_n_10 ),
        .I4(\icmp_ln674_reg_851[0]_i_22_n_3 ),
        .O(\icmp_ln674_reg_851[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_851[0]_i_8 
       (.I0(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_8),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_8 ),
        .I2(icmp_ln674_1_fu_297_p2_carry__1_i_10_n_10),
        .I3(\icmp_ln674_reg_851_reg[0]_i_5_n_10 ),
        .O(\icmp_ln674_reg_851[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_851[0]_i_9 
       (.I0(\rem_fu_94_reg_n_3_[19] ),
        .O(\icmp_ln674_reg_851[0]_i_9_n_3 ));
  FDRE \icmp_ln674_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(icmp_ln674_fu_368_p2),
        .Q(icmp_ln674_reg_851),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_851_reg[0]_i_3 
       (.CI(icmp_ln674_1_fu_297_p2_carry__0_i_9_n_3),
        .CO({\icmp_ln674_reg_851_reg[0]_i_3_n_3 ,\icmp_ln674_reg_851_reg[0]_i_3_n_4 ,\icmp_ln674_reg_851_reg[0]_i_3_n_5 ,\icmp_ln674_reg_851_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_851_reg[0]_i_3_n_7 ,\icmp_ln674_reg_851_reg[0]_i_3_n_8 ,\icmp_ln674_reg_851_reg[0]_i_3_n_9 ,\icmp_ln674_reg_851_reg[0]_i_3_n_10 }),
        .S({\icmp_ln674_reg_851[0]_i_9_n_3 ,\icmp_ln674_reg_851[0]_i_10_n_3 ,\icmp_ln674_reg_851[0]_i_11_n_3 ,\icmp_ln674_reg_851[0]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_851_reg[0]_i_4 
       (.CI(icmp_ln674_1_fu_297_p2_carry__1_i_9_n_3),
        .CO({\NLW_icmp_ln674_reg_851_reg[0]_i_4_CO_UNCONNECTED [3],\icmp_ln674_reg_851_reg[0]_i_4_n_4 ,\icmp_ln674_reg_851_reg[0]_i_4_n_5 ,\icmp_ln674_reg_851_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_851_reg[0]_i_4_n_7 ,\icmp_ln674_reg_851_reg[0]_i_4_n_8 ,\icmp_ln674_reg_851_reg[0]_i_4_n_9 ,\icmp_ln674_reg_851_reg[0]_i_4_n_10 }),
        .S({\icmp_ln674_reg_851[0]_i_13_n_3 ,\icmp_ln674_reg_851[0]_i_14_n_3 ,\icmp_ln674_reg_851[0]_i_15_n_3 ,\icmp_ln674_reg_851[0]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_851_reg[0]_i_5 
       (.CI(\trunc_ln674_reg_858_reg[5]_i_1_n_3 ),
        .CO({\icmp_ln674_reg_851_reg[0]_i_5_n_3 ,\icmp_ln674_reg_851_reg[0]_i_5_n_4 ,\icmp_ln674_reg_851_reg[0]_i_5_n_5 ,\icmp_ln674_reg_851_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_851_reg[0]_i_5_n_7 ,\icmp_ln674_reg_851_reg[0]_i_5_n_8 ,\icmp_ln674_reg_851_reg[0]_i_5_n_9 ,\icmp_ln674_reg_851_reg[0]_i_5_n_10 }),
        .S({\icmp_ln674_reg_851[0]_i_17_n_3 ,\icmp_ln674_reg_851[0]_i_18_n_3 ,\icmp_ln674_reg_851[0]_i_19_n_3 ,\icmp_ln674_reg_851[0]_i_20_n_3 }));
  LUT4 #(
    .INIT(16'hEEE0)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I2(shiftReg_ce_0),
        .I3(int_ap_ready_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    int_ap_ready_i_2
       (.I0(grp_Axi2Mat_fu_82_ap_ready),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0),
        .I2(\SRL_SIG_reg[0][0] [1]),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I4(Q),
        .I5(ap_done_reg),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    int_ap_start_i_2
       (.I0(int_ap_start_i_4_n_3),
        .I1(\SRL_SIG_reg[0][0] [1]),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg_0),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .O(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_ap_start_i_4
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I1(Q),
        .I2(ap_done_reg),
        .O(int_ap_start_i_4_n_3));
  LUT6 #(
    .INIT(64'hFFFFF7FF08000000)) 
    \j_reg_133[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_218_p2),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_fu_223_p2_carry__1_n_4),
        .I5(ap_CS_fsm_state3),
        .O(\j_reg_133[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_133[0]_i_3 
       (.I0(j_reg_133_reg[0]),
        .O(\j_reg_133[0]_i_3_n_3 ));
  FDRE \j_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_10 ),
        .Q(j_reg_133_reg[0]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_reg_133_reg[0]_i_2_n_3 ,\j_reg_133_reg[0]_i_2_n_4 ,\j_reg_133_reg[0]_i_2_n_5 ,\j_reg_133_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_133_reg[0]_i_2_n_7 ,\j_reg_133_reg[0]_i_2_n_8 ,\j_reg_133_reg[0]_i_2_n_9 ,\j_reg_133_reg[0]_i_2_n_10 }),
        .S({j_reg_133_reg[3:1],\j_reg_133[0]_i_3_n_3 }));
  FDRE \j_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_8 ),
        .Q(j_reg_133_reg[10]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_7 ),
        .Q(j_reg_133_reg[11]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_10 ),
        .Q(j_reg_133_reg[12]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[12]_i_1 
       (.CI(\j_reg_133_reg[8]_i_1_n_3 ),
        .CO({\j_reg_133_reg[12]_i_1_n_3 ,\j_reg_133_reg[12]_i_1_n_4 ,\j_reg_133_reg[12]_i_1_n_5 ,\j_reg_133_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[12]_i_1_n_7 ,\j_reg_133_reg[12]_i_1_n_8 ,\j_reg_133_reg[12]_i_1_n_9 ,\j_reg_133_reg[12]_i_1_n_10 }),
        .S(j_reg_133_reg[15:12]));
  FDRE \j_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_9 ),
        .Q(j_reg_133_reg[13]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_8 ),
        .Q(j_reg_133_reg[14]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_7 ),
        .Q(j_reg_133_reg[15]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_10 ),
        .Q(j_reg_133_reg[16]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[16]_i_1 
       (.CI(\j_reg_133_reg[12]_i_1_n_3 ),
        .CO({\j_reg_133_reg[16]_i_1_n_3 ,\j_reg_133_reg[16]_i_1_n_4 ,\j_reg_133_reg[16]_i_1_n_5 ,\j_reg_133_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[16]_i_1_n_7 ,\j_reg_133_reg[16]_i_1_n_8 ,\j_reg_133_reg[16]_i_1_n_9 ,\j_reg_133_reg[16]_i_1_n_10 }),
        .S(j_reg_133_reg[19:16]));
  FDRE \j_reg_133_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_9 ),
        .Q(j_reg_133_reg[17]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_8 ),
        .Q(j_reg_133_reg[18]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_7 ),
        .Q(j_reg_133_reg[19]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_9 ),
        .Q(j_reg_133_reg[1]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_10 ),
        .Q(j_reg_133_reg[20]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[20]_i_1 
       (.CI(\j_reg_133_reg[16]_i_1_n_3 ),
        .CO({\j_reg_133_reg[20]_i_1_n_3 ,\j_reg_133_reg[20]_i_1_n_4 ,\j_reg_133_reg[20]_i_1_n_5 ,\j_reg_133_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[20]_i_1_n_7 ,\j_reg_133_reg[20]_i_1_n_8 ,\j_reg_133_reg[20]_i_1_n_9 ,\j_reg_133_reg[20]_i_1_n_10 }),
        .S(j_reg_133_reg[23:20]));
  FDRE \j_reg_133_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_9 ),
        .Q(j_reg_133_reg[21]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_8 ),
        .Q(j_reg_133_reg[22]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_7 ),
        .Q(j_reg_133_reg[23]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_10 ),
        .Q(j_reg_133_reg[24]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[24]_i_1 
       (.CI(\j_reg_133_reg[20]_i_1_n_3 ),
        .CO({\j_reg_133_reg[24]_i_1_n_3 ,\j_reg_133_reg[24]_i_1_n_4 ,\j_reg_133_reg[24]_i_1_n_5 ,\j_reg_133_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[24]_i_1_n_7 ,\j_reg_133_reg[24]_i_1_n_8 ,\j_reg_133_reg[24]_i_1_n_9 ,\j_reg_133_reg[24]_i_1_n_10 }),
        .S(j_reg_133_reg[27:24]));
  FDRE \j_reg_133_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_9 ),
        .Q(j_reg_133_reg[25]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_8 ),
        .Q(j_reg_133_reg[26]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_7 ),
        .Q(j_reg_133_reg[27]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_10 ),
        .Q(j_reg_133_reg[28]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[28]_i_1 
       (.CI(\j_reg_133_reg[24]_i_1_n_3 ),
        .CO({\NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED [3],\j_reg_133_reg[28]_i_1_n_4 ,\j_reg_133_reg[28]_i_1_n_5 ,\j_reg_133_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[28]_i_1_n_7 ,\j_reg_133_reg[28]_i_1_n_8 ,\j_reg_133_reg[28]_i_1_n_9 ,\j_reg_133_reg[28]_i_1_n_10 }),
        .S(j_reg_133_reg[31:28]));
  FDRE \j_reg_133_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_9 ),
        .Q(j_reg_133_reg[29]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_8 ),
        .Q(j_reg_133_reg[2]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_8 ),
        .Q(j_reg_133_reg[30]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[31] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_7 ),
        .Q(j_reg_133_reg[31]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_7 ),
        .Q(j_reg_133_reg[3]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_10 ),
        .Q(j_reg_133_reg[4]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[4]_i_1 
       (.CI(\j_reg_133_reg[0]_i_2_n_3 ),
        .CO({\j_reg_133_reg[4]_i_1_n_3 ,\j_reg_133_reg[4]_i_1_n_4 ,\j_reg_133_reg[4]_i_1_n_5 ,\j_reg_133_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[4]_i_1_n_7 ,\j_reg_133_reg[4]_i_1_n_8 ,\j_reg_133_reg[4]_i_1_n_9 ,\j_reg_133_reg[4]_i_1_n_10 }),
        .S(j_reg_133_reg[7:4]));
  FDRE \j_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_9 ),
        .Q(j_reg_133_reg[5]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_8 ),
        .Q(j_reg_133_reg[6]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_7 ),
        .Q(j_reg_133_reg[7]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \j_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_10 ),
        .Q(j_reg_133_reg[8]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[8]_i_1 
       (.CI(\j_reg_133_reg[4]_i_1_n_3 ),
        .CO({\j_reg_133_reg[8]_i_1_n_3 ,\j_reg_133_reg[8]_i_1_n_4 ,\j_reg_133_reg[8]_i_1_n_5 ,\j_reg_133_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[8]_i_1_n_7 ,\j_reg_133_reg[8]_i_1_n_8 ,\j_reg_133_reg[8]_i_1_n_9 ,\j_reg_133_reg[8]_i_1_n_10 }),
        .S(j_reg_133_reg[11:8]));
  FDRE \j_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_9 ),
        .Q(j_reg_133_reg[9]),
        .R(\j_reg_133[0]_i_1_n_3 ));
  FDRE \last_blk_width_read_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(last_blk_width_c_dout),
        .Q(last_blk_width_read_reg_767),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \lshr_ln674_3_reg_892[0]_i_1 
       (.I0(\lshr_ln674_3_reg_892_reg[7]_i_6_n_3 ),
        .I1(icmp_ln674_1_reg_824),
        .I2(\lshr_ln674_3_reg_892[1]_i_3_n_3 ),
        .I3(trunc_ln674_1_reg_830[3]),
        .I4(\lshr_ln674_3_reg_892[0]_i_2_n_3 ),
        .O(\lshr_ln674_3_reg_892[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[0]_i_2 
       (.I0(tmp_13_fu_436_p4[16]),
        .I1(tmp_13_fu_436_p4[15]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[0]),
        .I5(tmp_13_fu_436_p4[31]),
        .O(\lshr_ln674_3_reg_892[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_3_reg_892[1]_i_1 
       (.I0(\lshr_ln674_3_reg_892[1]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[1]_i_3_n_3 ),
        .I2(icmp_ln674_1_reg_824),
        .I3(\lshr_ln674_3_reg_892[2]_i_3_n_3 ),
        .I4(trunc_ln674_1_reg_830[3]),
        .I5(\lshr_ln674_3_reg_892[1]_i_4_n_3 ),
        .O(\lshr_ln674_3_reg_892[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_892[1]_i_2 
       (.I0(tmp_13_fu_436_p4[15]),
        .I1(tmp_13_fu_436_p4[16]),
        .I2(icmp_ln674_1_reg_824),
        .I3(trunc_ln674_1_reg_830[4]),
        .O(\lshr_ln674_3_reg_892[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[1]_i_3 
       (.I0(tmp_13_fu_436_p4[24]),
        .I1(tmp_13_fu_436_p4[7]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[8]),
        .I5(tmp_13_fu_436_p4[23]),
        .O(\lshr_ln674_3_reg_892[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[1]_i_4 
       (.I0(tmp_13_fu_436_p4[17]),
        .I1(tmp_13_fu_436_p4[14]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[1]),
        .I5(tmp_13_fu_436_p4[30]),
        .O(\lshr_ln674_3_reg_892[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_3_reg_892[2]_i_1 
       (.I0(\lshr_ln674_3_reg_892[2]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[2]_i_3_n_3 ),
        .I2(icmp_ln674_1_reg_824),
        .I3(\lshr_ln674_3_reg_892[3]_i_3_n_3 ),
        .I4(trunc_ln674_1_reg_830[3]),
        .I5(\lshr_ln674_3_reg_892[2]_i_4_n_3 ),
        .O(\lshr_ln674_3_reg_892[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_892[2]_i_2 
       (.I0(tmp_13_fu_436_p4[14]),
        .I1(tmp_13_fu_436_p4[17]),
        .I2(icmp_ln674_1_reg_824),
        .I3(trunc_ln674_1_reg_830[4]),
        .O(\lshr_ln674_3_reg_892[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[2]_i_3 
       (.I0(tmp_13_fu_436_p4[25]),
        .I1(tmp_13_fu_436_p4[6]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[9]),
        .I5(tmp_13_fu_436_p4[22]),
        .O(\lshr_ln674_3_reg_892[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[2]_i_4 
       (.I0(tmp_13_fu_436_p4[18]),
        .I1(tmp_13_fu_436_p4[13]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[2]),
        .I5(tmp_13_fu_436_p4[29]),
        .O(\lshr_ln674_3_reg_892[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_3_reg_892[3]_i_1 
       (.I0(\lshr_ln674_3_reg_892[3]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[3]_i_3_n_3 ),
        .I2(icmp_ln674_1_reg_824),
        .I3(\lshr_ln674_3_reg_892[4]_i_3_n_3 ),
        .I4(trunc_ln674_1_reg_830[3]),
        .I5(\lshr_ln674_3_reg_892[3]_i_4_n_3 ),
        .O(\lshr_ln674_3_reg_892[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_892[3]_i_2 
       (.I0(tmp_13_fu_436_p4[13]),
        .I1(tmp_13_fu_436_p4[18]),
        .I2(icmp_ln674_1_reg_824),
        .I3(trunc_ln674_1_reg_830[4]),
        .O(\lshr_ln674_3_reg_892[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[3]_i_3 
       (.I0(tmp_13_fu_436_p4[26]),
        .I1(tmp_13_fu_436_p4[5]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[10]),
        .I5(tmp_13_fu_436_p4[21]),
        .O(\lshr_ln674_3_reg_892[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[3]_i_4 
       (.I0(tmp_13_fu_436_p4[19]),
        .I1(tmp_13_fu_436_p4[12]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[3]),
        .I5(tmp_13_fu_436_p4[28]),
        .O(\lshr_ln674_3_reg_892[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_3_reg_892[4]_i_1 
       (.I0(\lshr_ln674_3_reg_892[4]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[4]_i_3_n_3 ),
        .I2(icmp_ln674_1_reg_824),
        .I3(\lshr_ln674_3_reg_892[4]_i_4_n_3 ),
        .I4(trunc_ln674_1_reg_830[3]),
        .I5(\lshr_ln674_3_reg_892[4]_i_5_n_3 ),
        .O(\lshr_ln674_3_reg_892[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_892[4]_i_2 
       (.I0(tmp_13_fu_436_p4[12]),
        .I1(tmp_13_fu_436_p4[19]),
        .I2(icmp_ln674_1_reg_824),
        .I3(trunc_ln674_1_reg_830[4]),
        .O(\lshr_ln674_3_reg_892[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[4]_i_3 
       (.I0(tmp_13_fu_436_p4[27]),
        .I1(tmp_13_fu_436_p4[4]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[11]),
        .I5(tmp_13_fu_436_p4[20]),
        .O(\lshr_ln674_3_reg_892[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[4]_i_4 
       (.I0(tmp_13_fu_436_p4[28]),
        .I1(tmp_13_fu_436_p4[3]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[12]),
        .I5(tmp_13_fu_436_p4[19]),
        .O(\lshr_ln674_3_reg_892[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[4]_i_5 
       (.I0(tmp_13_fu_436_p4[20]),
        .I1(tmp_13_fu_436_p4[11]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[4]),
        .I5(tmp_13_fu_436_p4[27]),
        .O(\lshr_ln674_3_reg_892[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8B8BB88B8B888)) 
    \lshr_ln674_3_reg_892[5]_i_2 
       (.I0(\lshr_ln674_3_reg_892[6]_i_2_n_3 ),
        .I1(trunc_ln674_1_reg_830[3]),
        .I2(\lshr_ln674_3_reg_892[5]_i_4_n_3 ),
        .I3(trunc_ln674_1_reg_830[4]),
        .I4(icmp_ln674_1_reg_824),
        .I5(tmp_13_fu_436_p4[26]),
        .O(\lshr_ln674_3_reg_892[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_892[5]_i_3 
       (.I0(tmp_13_fu_436_p4[11]),
        .I1(tmp_13_fu_436_p4[20]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(trunc_ln674_1_reg_830[3]),
        .I4(icmp_ln674_1_reg_824),
        .I5(\lshr_ln674_3_reg_892[4]_i_4_n_3 ),
        .O(\lshr_ln674_3_reg_892[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_892[5]_i_4 
       (.I0(tmp_13_fu_436_p4[21]),
        .I1(icmp_ln674_1_reg_824),
        .I2(tmp_13_fu_436_p4[10]),
        .O(\lshr_ln674_3_reg_892[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hEFE0CFCFEFE0C0C0)) 
    \lshr_ln674_3_reg_892[6]_i_1 
       (.I0(\lshr_ln674_3_reg_892[6]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[6]_i_3_n_3 ),
        .I2(icmp_ln674_1_reg_824),
        .I3(\lshr_ln674_3_reg_892[7]_i_5_n_3 ),
        .I4(trunc_ln674_1_reg_830[3]),
        .I5(\lshr_ln674_3_reg_892[6]_i_4_n_3 ),
        .O(\lshr_ln674_3_reg_892[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[6]_i_2 
       (.I0(tmp_13_fu_436_p4[29]),
        .I1(tmp_13_fu_436_p4[2]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[13]),
        .I5(tmp_13_fu_436_p4[18]),
        .O(\lshr_ln674_3_reg_892[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0C0000A0)) 
    \lshr_ln674_3_reg_892[6]_i_3 
       (.I0(tmp_13_fu_436_p4[10]),
        .I1(tmp_13_fu_436_p4[21]),
        .I2(trunc_ln674_1_reg_830[3]),
        .I3(icmp_ln674_1_reg_824),
        .I4(trunc_ln674_1_reg_830[4]),
        .O(\lshr_ln674_3_reg_892[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[6]_i_4 
       (.I0(tmp_13_fu_436_p4[22]),
        .I1(tmp_13_fu_436_p4[9]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[6]),
        .I5(tmp_13_fu_436_p4[25]),
        .O(\lshr_ln674_3_reg_892[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2000202020202020)) 
    \lshr_ln674_3_reg_892[7]_i_1 
       (.I0(trunc_ln674_1_reg_830[5]),
        .I1(icmp_ln1084_reg_820),
        .I2(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I3(in_mat_data_full_n),
        .I4(icmp_ln1104_reg_811_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_n_3),
        .O(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \lshr_ln674_3_reg_892[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_3),
        .I1(icmp_ln1104_reg_811_pp0_iter3_reg),
        .I2(in_mat_data_full_n),
        .I3(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I4(icmp_ln1084_reg_820),
        .O(lshr_ln674_3_reg_8920));
  LUT6 #(
    .INIT(64'hF808FFFFF8080000)) 
    \lshr_ln674_3_reg_892[7]_i_3 
       (.I0(\lshr_ln674_3_reg_892[7]_i_4_n_3 ),
        .I1(trunc_ln674_1_reg_830[4]),
        .I2(trunc_ln674_1_reg_830[3]),
        .I3(\lshr_ln674_3_reg_892[7]_i_5_n_3 ),
        .I4(icmp_ln674_1_reg_824),
        .I5(\lshr_ln674_3_reg_892_reg[7]_i_6_n_3 ),
        .O(\lshr_ln674_3_reg_892[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_892[7]_i_4 
       (.I0(tmp_13_fu_436_p4[22]),
        .I1(icmp_ln674_1_reg_824),
        .I2(tmp_13_fu_436_p4[9]),
        .O(\lshr_ln674_3_reg_892[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[7]_i_5 
       (.I0(tmp_13_fu_436_p4[30]),
        .I1(tmp_13_fu_436_p4[1]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[14]),
        .I5(tmp_13_fu_436_p4[17]),
        .O(\lshr_ln674_3_reg_892[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_3_reg_892[7]_i_7 
       (.I0(trunc_ln674_1_reg_830[3]),
        .I1(icmp_ln674_1_reg_824),
        .O(\lshr_ln674_3_reg_892[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[7]_i_8 
       (.I0(tmp_13_fu_436_p4[23]),
        .I1(tmp_13_fu_436_p4[8]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[7]),
        .I5(tmp_13_fu_436_p4[24]),
        .O(\lshr_ln674_3_reg_892[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_892[7]_i_9 
       (.I0(tmp_13_fu_436_p4[31]),
        .I1(tmp_13_fu_436_p4[0]),
        .I2(trunc_ln674_1_reg_830[4]),
        .I3(icmp_ln674_1_reg_824),
        .I4(tmp_13_fu_436_p4[15]),
        .I5(tmp_13_fu_436_p4[16]),
        .O(\lshr_ln674_3_reg_892[7]_i_9_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[0]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[0]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[1]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[1]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[2]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[2]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[3]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[3]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[4]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[4]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892_reg[5]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[5]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_3_reg_892_reg[5]_i_1 
       (.I0(\lshr_ln674_3_reg_892[5]_i_2_n_3 ),
        .I1(\lshr_ln674_3_reg_892[5]_i_3_n_3 ),
        .O(\lshr_ln674_3_reg_892_reg[5]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_824));
  FDRE \lshr_ln674_3_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[6]_i_1_n_3 ),
        .Q(lshr_ln674_3_reg_892[6]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  FDRE \lshr_ln674_3_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8920),
        .D(\lshr_ln674_3_reg_892[7]_i_3_n_3 ),
        .Q(lshr_ln674_3_reg_892[7]),
        .R(\lshr_ln674_3_reg_892[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_3_reg_892_reg[7]_i_6 
       (.I0(\lshr_ln674_3_reg_892[7]_i_8_n_3 ),
        .I1(\lshr_ln674_3_reg_892[7]_i_9_n_3 ),
        .O(\lshr_ln674_3_reg_892_reg[7]_i_6_n_3 ),
        .S(\lshr_ln674_3_reg_892[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \lshr_ln674_reg_902[0]_i_1 
       (.I0(\lshr_ln674_reg_902_reg[7]_i_5_n_3 ),
        .I1(icmp_ln674_reg_851),
        .I2(\lshr_ln674_reg_902[0]_i_2_n_3 ),
        .I3(trunc_ln414_reg_878),
        .I4(\lshr_ln674_reg_902[0]_i_3_n_3 ),
        .O(\lshr_ln674_reg_902[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[0]_i_2 
       (.I0(tmp_13_fu_436_p4[24]),
        .I1(tmp_13_fu_436_p4[7]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[8]),
        .I5(tmp_13_fu_436_p4[23]),
        .O(\lshr_ln674_reg_902[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[0]_i_3 
       (.I0(tmp_13_fu_436_p4[16]),
        .I1(tmp_13_fu_436_p4[15]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[0]),
        .I5(tmp_13_fu_436_p4[31]),
        .O(\lshr_ln674_reg_902[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0045004055555555)) 
    \lshr_ln674_reg_902[1]_i_1 
       (.I0(trunc_ln674_reg_858[5]),
        .I1(\lshr_ln674_reg_902[1]_i_2_n_3 ),
        .I2(trunc_ln414_reg_878),
        .I3(icmp_ln674_reg_851),
        .I4(\lshr_ln674_reg_902[1]_i_3_n_3 ),
        .I5(\lshr_ln674_reg_902[1]_i_4_n_3 ),
        .O(\lshr_ln674_reg_902[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[1]_i_2 
       (.I0(tmp_13_fu_436_p4[25]),
        .I1(tmp_13_fu_436_p4[6]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[9]),
        .I5(tmp_13_fu_436_p4[22]),
        .O(\lshr_ln674_reg_902[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[1]_i_3 
       (.I0(tmp_13_fu_436_p4[17]),
        .I1(tmp_13_fu_436_p4[14]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[1]),
        .I5(tmp_13_fu_436_p4[30]),
        .O(\lshr_ln674_reg_902[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h77773FFF)) 
    \lshr_ln674_reg_902[1]_i_4 
       (.I0(\lshr_ln674_reg_902[0]_i_2_n_3 ),
        .I1(icmp_ln674_reg_851),
        .I2(trunc_ln674_reg_858[4]),
        .I3(tmp_13_fu_436_p4[16]),
        .I4(trunc_ln414_reg_878),
        .O(\lshr_ln674_reg_902[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_reg_902[2]_i_1 
       (.I0(\lshr_ln674_reg_902[2]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_902[1]_i_2_n_3 ),
        .I2(icmp_ln674_reg_851),
        .I3(\lshr_ln674_reg_902[2]_i_3_n_3 ),
        .I4(trunc_ln414_reg_878),
        .I5(\lshr_ln674_reg_902[2]_i_4_n_3 ),
        .O(\lshr_ln674_reg_902[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_902[2]_i_2 
       (.I0(tmp_13_fu_436_p4[14]),
        .I1(tmp_13_fu_436_p4[17]),
        .I2(trunc_ln674_reg_858[4]),
        .I3(icmp_ln674_reg_851),
        .O(\lshr_ln674_reg_902[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[2]_i_3 
       (.I0(tmp_13_fu_436_p4[26]),
        .I1(tmp_13_fu_436_p4[5]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[10]),
        .I5(tmp_13_fu_436_p4[21]),
        .O(\lshr_ln674_reg_902[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[2]_i_4 
       (.I0(tmp_13_fu_436_p4[18]),
        .I1(tmp_13_fu_436_p4[13]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[2]),
        .I5(tmp_13_fu_436_p4[29]),
        .O(\lshr_ln674_reg_902[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0504000455555555)) 
    \lshr_ln674_reg_902[3]_i_1 
       (.I0(trunc_ln674_reg_858[5]),
        .I1(\lshr_ln674_reg_902[3]_i_2_n_3 ),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln414_reg_878),
        .I4(\lshr_ln674_reg_902[3]_i_3_n_3 ),
        .I5(\lshr_ln674_reg_902[3]_i_4_n_3 ),
        .O(\lshr_ln674_reg_902[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[3]_i_2 
       (.I0(tmp_13_fu_436_p4[19]),
        .I1(tmp_13_fu_436_p4[12]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[3]),
        .I5(tmp_13_fu_436_p4[28]),
        .O(\lshr_ln674_reg_902[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[3]_i_3 
       (.I0(tmp_13_fu_436_p4[27]),
        .I1(tmp_13_fu_436_p4[4]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[11]),
        .I5(tmp_13_fu_436_p4[20]),
        .O(\lshr_ln674_reg_902[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h77773FFF)) 
    \lshr_ln674_reg_902[3]_i_4 
       (.I0(\lshr_ln674_reg_902[2]_i_3_n_3 ),
        .I1(icmp_ln674_reg_851),
        .I2(trunc_ln674_reg_858[4]),
        .I3(tmp_13_fu_436_p4[18]),
        .I4(trunc_ln414_reg_878),
        .O(\lshr_ln674_reg_902[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_reg_902[4]_i_1 
       (.I0(\lshr_ln674_reg_902[4]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_902[3]_i_3_n_3 ),
        .I2(icmp_ln674_reg_851),
        .I3(\lshr_ln674_reg_902[5]_i_3_n_3 ),
        .I4(trunc_ln414_reg_878),
        .I5(\lshr_ln674_reg_902[4]_i_3_n_3 ),
        .O(\lshr_ln674_reg_902[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_902[4]_i_2 
       (.I0(tmp_13_fu_436_p4[12]),
        .I1(tmp_13_fu_436_p4[19]),
        .I2(trunc_ln674_reg_858[4]),
        .I3(icmp_ln674_reg_851),
        .O(\lshr_ln674_reg_902[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[4]_i_3 
       (.I0(tmp_13_fu_436_p4[20]),
        .I1(tmp_13_fu_436_p4[11]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[4]),
        .I5(tmp_13_fu_436_p4[27]),
        .O(\lshr_ln674_reg_902[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_reg_902[5]_i_1 
       (.I0(\lshr_ln674_reg_902[5]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_902[5]_i_3_n_3 ),
        .I2(icmp_ln674_reg_851),
        .I3(\lshr_ln674_reg_902[6]_i_3_n_3 ),
        .I4(trunc_ln414_reg_878),
        .I5(\lshr_ln674_reg_902[5]_i_4_n_3 ),
        .O(\lshr_ln674_reg_902[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_902[5]_i_2 
       (.I0(tmp_13_fu_436_p4[11]),
        .I1(tmp_13_fu_436_p4[20]),
        .I2(trunc_ln674_reg_858[4]),
        .I3(icmp_ln674_reg_851),
        .O(\lshr_ln674_reg_902[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[5]_i_3 
       (.I0(tmp_13_fu_436_p4[28]),
        .I1(tmp_13_fu_436_p4[3]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[12]),
        .I5(tmp_13_fu_436_p4[19]),
        .O(\lshr_ln674_reg_902[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[5]_i_4 
       (.I0(tmp_13_fu_436_p4[21]),
        .I1(tmp_13_fu_436_p4[10]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[5]),
        .I5(tmp_13_fu_436_p4[26]),
        .O(\lshr_ln674_reg_902[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \lshr_ln674_reg_902[6]_i_1 
       (.I0(\lshr_ln674_reg_902[6]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_902[6]_i_3_n_3 ),
        .I2(icmp_ln674_reg_851),
        .I3(\lshr_ln674_reg_902[7]_i_4_n_3 ),
        .I4(trunc_ln414_reg_878),
        .I5(\lshr_ln674_reg_902[6]_i_4_n_3 ),
        .O(\lshr_ln674_reg_902[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_902[6]_i_2 
       (.I0(tmp_13_fu_436_p4[10]),
        .I1(tmp_13_fu_436_p4[21]),
        .I2(trunc_ln674_reg_858[4]),
        .I3(icmp_ln674_reg_851),
        .O(\lshr_ln674_reg_902[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[6]_i_3 
       (.I0(tmp_13_fu_436_p4[29]),
        .I1(tmp_13_fu_436_p4[2]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[13]),
        .I5(tmp_13_fu_436_p4[18]),
        .O(\lshr_ln674_reg_902[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[6]_i_4 
       (.I0(tmp_13_fu_436_p4[22]),
        .I1(tmp_13_fu_436_p4[9]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[6]),
        .I5(tmp_13_fu_436_p4[25]),
        .O(\lshr_ln674_reg_902[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \lshr_ln674_reg_902[7]_i_1 
       (.I0(\icmp_ln1085_reg_841_reg_n_3_[0] ),
        .I1(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_820),
        .I3(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I4(trunc_ln674_reg_858[5]),
        .O(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF808FFFFF8080000)) 
    \lshr_ln674_reg_902[7]_i_2 
       (.I0(\lshr_ln674_reg_902[7]_i_3_n_3 ),
        .I1(trunc_ln674_reg_858[4]),
        .I2(trunc_ln414_reg_878),
        .I3(\lshr_ln674_reg_902[7]_i_4_n_3 ),
        .I4(icmp_ln674_reg_851),
        .I5(\lshr_ln674_reg_902_reg[7]_i_5_n_3 ),
        .O(\lshr_ln674_reg_902[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_902[7]_i_3 
       (.I0(tmp_13_fu_436_p4[22]),
        .I1(icmp_ln674_reg_851),
        .I2(tmp_13_fu_436_p4[9]),
        .O(\lshr_ln674_reg_902[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[7]_i_4 
       (.I0(tmp_13_fu_436_p4[30]),
        .I1(tmp_13_fu_436_p4[1]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[14]),
        .I5(tmp_13_fu_436_p4[17]),
        .O(\lshr_ln674_reg_902[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[7]_i_6 
       (.I0(tmp_13_fu_436_p4[23]),
        .I1(tmp_13_fu_436_p4[8]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[7]),
        .I5(tmp_13_fu_436_p4[24]),
        .O(\lshr_ln674_reg_902[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_902[7]_i_7 
       (.I0(tmp_13_fu_436_p4[31]),
        .I1(tmp_13_fu_436_p4[0]),
        .I2(icmp_ln674_reg_851),
        .I3(trunc_ln674_reg_858[4]),
        .I4(tmp_13_fu_436_p4[15]),
        .I5(tmp_13_fu_436_p4[16]),
        .O(\lshr_ln674_reg_902[7]_i_7_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[0]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[0]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[1]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[2]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[2]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[3]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[4]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[4]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[5]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[5]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[6]_i_1_n_3 ),
        .Q(lshr_ln674_reg_902[6]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\lshr_ln674_reg_902[7]_i_2_n_3 ),
        .Q(lshr_ln674_reg_902[7]),
        .R(\lshr_ln674_reg_902[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_902_reg[7]_i_5 
       (.I0(\lshr_ln674_reg_902[7]_i_6_n_3 ),
        .I1(\lshr_ln674_reg_902[7]_i_7_n_3 ),
        .O(\lshr_ln674_reg_902_reg[7]_i_5_n_3 ),
        .S(\sub_ln674_2_reg_897[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(icmp_ln1104_reg_811_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(\SRL_SIG_reg[0][0] [1]),
        .I3(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I4(in_mat_data_full_n),
        .O(\icmp_ln1104_reg_811_pp0_iter3_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U38
       (.D({\resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ,mul_32s_32s_32_2_1_U38_n_19,mul_32s_32s_32_2_1_U38_n_20,mul_32s_32s_32_2_1_U38_n_21,mul_32s_32s_32_2_1_U38_n_22,mul_32s_32s_32_2_1_U38_n_23,mul_32s_32s_32_2_1_U38_n_24,mul_32s_32s_32_2_1_U38_n_25,mul_32s_32s_32_2_1_U38_n_26,mul_32s_32s_32_2_1_U38_n_27,mul_32s_32s_32_2_1_U38_n_28,mul_32s_32s_32_2_1_U38_n_29,mul_32s_32s_32_2_1_U38_n_30,mul_32s_32s_32_2_1_U38_n_31,mul_32s_32s_32_2_1_U38_n_32,mul_32s_32s_32_2_1_U38_n_33,mul_32s_32s_32_2_1_U38_n_34}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg(p_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_Val2_s_fu_98[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_820),
        .I3(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(p_Val2_s_fu_980));
  FDRE \p_Val2_s_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[0]),
        .Q(tmp_13_fu_436_p4[31]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[10]),
        .Q(tmp_13_fu_436_p4[21]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[11]),
        .Q(tmp_13_fu_436_p4[20]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[12]),
        .Q(tmp_13_fu_436_p4[19]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[13]),
        .Q(tmp_13_fu_436_p4[18]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[14]),
        .Q(tmp_13_fu_436_p4[17]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[15]),
        .Q(tmp_13_fu_436_p4[16]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[16]),
        .Q(tmp_13_fu_436_p4[15]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[17]),
        .Q(tmp_13_fu_436_p4[14]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[18]),
        .Q(tmp_13_fu_436_p4[13]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[19]),
        .Q(tmp_13_fu_436_p4[12]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[1]),
        .Q(tmp_13_fu_436_p4[30]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[20]),
        .Q(tmp_13_fu_436_p4[11]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[21]),
        .Q(tmp_13_fu_436_p4[10]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[22]),
        .Q(tmp_13_fu_436_p4[9]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[23]),
        .Q(tmp_13_fu_436_p4[8]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[24]),
        .Q(tmp_13_fu_436_p4[7]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[25]),
        .Q(tmp_13_fu_436_p4[6]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[26]),
        .Q(tmp_13_fu_436_p4[5]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[27]),
        .Q(tmp_13_fu_436_p4[4]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[28]),
        .Q(tmp_13_fu_436_p4[3]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[29]),
        .Q(tmp_13_fu_436_p4[2]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[2]),
        .Q(tmp_13_fu_436_p4[29]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[30]),
        .Q(tmp_13_fu_436_p4[1]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[31]),
        .Q(tmp_13_fu_436_p4[0]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[3]),
        .Q(tmp_13_fu_436_p4[28]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[4]),
        .Q(tmp_13_fu_436_p4[27]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[5]),
        .Q(tmp_13_fu_436_p4[26]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[6]),
        .Q(tmp_13_fu_436_p4[25]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[7]),
        .Q(tmp_13_fu_436_p4[24]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[8]),
        .Q(tmp_13_fu_436_p4[23]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[9]),
        .Q(tmp_13_fu_436_p4[22]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\rem_fu_940_inferred__0/i__carry_n_3 ,\rem_fu_940_inferred__0/i__carry_n_4 ,\rem_fu_940_inferred__0/i__carry_n_5 ,\rem_fu_940_inferred__0/i__carry_n_6 }),
        .CYINIT(p_0_in0),
        .DI({rem_fu_94110_out,\rem_fu_94_reg_n_3_[5] ,\rem_fu_94_reg_n_3_[4] ,\rem_fu_94_reg_n_3_[3] }),
        .O(rem_fu_94[6:3]),
        .S({i__carry_i_3__0_n_3,i__carry_i_4_n_3,i__carry_i_5_n_3,i__carry_i_6_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__0 
       (.CI(\rem_fu_940_inferred__0/i__carry_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__0_n_3 ,\rem_fu_940_inferred__0/i__carry__0_n_4 ,\rem_fu_940_inferred__0/i__carry__0_n_5 ,\rem_fu_940_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[9] ,\rem_fu_94_reg_n_3_[8] ,\rem_fu_94_reg_n_3_[7] ,\rem_fu_94_reg_n_3_[6] }),
        .O(rem_fu_94[10:7]),
        .S({i__carry__0_i_1__0_n_3,i__carry__0_i_2__0_n_3,i__carry__0_i_3__0_n_3,i__carry__0_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__1 
       (.CI(\rem_fu_940_inferred__0/i__carry__0_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__1_n_3 ,\rem_fu_940_inferred__0/i__carry__1_n_4 ,\rem_fu_940_inferred__0/i__carry__1_n_5 ,\rem_fu_940_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[13] ,\rem_fu_94_reg_n_3_[12] ,\rem_fu_94_reg_n_3_[11] ,\rem_fu_94_reg_n_3_[10] }),
        .O(rem_fu_94[14:11]),
        .S({i__carry__1_i_1__0_n_3,i__carry__1_i_2__0_n_3,i__carry__1_i_3_n_3,i__carry__1_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__2 
       (.CI(\rem_fu_940_inferred__0/i__carry__1_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__2_n_3 ,\rem_fu_940_inferred__0/i__carry__2_n_4 ,\rem_fu_940_inferred__0/i__carry__2_n_5 ,\rem_fu_940_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[17] ,\rem_fu_94_reg_n_3_[16] ,\rem_fu_94_reg_n_3_[15] ,\rem_fu_94_reg_n_3_[14] }),
        .O(rem_fu_94[18:15]),
        .S({i__carry__2_i_1_n_3,i__carry__2_i_2_n_3,i__carry__2_i_3_n_3,i__carry__2_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__3 
       (.CI(\rem_fu_940_inferred__0/i__carry__2_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__3_n_3 ,\rem_fu_940_inferred__0/i__carry__3_n_4 ,\rem_fu_940_inferred__0/i__carry__3_n_5 ,\rem_fu_940_inferred__0/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[21] ,\rem_fu_94_reg_n_3_[20] ,\rem_fu_94_reg_n_3_[19] ,\rem_fu_94_reg_n_3_[18] }),
        .O(rem_fu_94[22:19]),
        .S({i__carry__3_i_1_n_3,i__carry__3_i_2_n_3,i__carry__3_i_3_n_3,i__carry__3_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__4 
       (.CI(\rem_fu_940_inferred__0/i__carry__3_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__4_n_3 ,\rem_fu_940_inferred__0/i__carry__4_n_4 ,\rem_fu_940_inferred__0/i__carry__4_n_5 ,\rem_fu_940_inferred__0/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[25] ,\rem_fu_94_reg_n_3_[24] ,\rem_fu_94_reg_n_3_[23] ,\rem_fu_94_reg_n_3_[22] }),
        .O(rem_fu_94[26:23]),
        .S({i__carry__4_i_1_n_3,i__carry__4_i_2_n_3,i__carry__4_i_3_n_3,i__carry__4_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__5 
       (.CI(\rem_fu_940_inferred__0/i__carry__4_n_3 ),
        .CO({\rem_fu_940_inferred__0/i__carry__5_n_3 ,\rem_fu_940_inferred__0/i__carry__5_n_4 ,\rem_fu_940_inferred__0/i__carry__5_n_5 ,\rem_fu_940_inferred__0/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_94_reg_n_3_[29] ,\rem_fu_94_reg_n_3_[28] ,\rem_fu_94_reg_n_3_[27] ,\rem_fu_94_reg_n_3_[26] }),
        .O(rem_fu_94[30:27]),
        .S({i__carry__5_i_1_n_3,i__carry__5_i_2_n_3,i__carry__5_i_3_n_3,i__carry__5_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rem_fu_940_inferred__0/i__carry__6 
       (.CI(\rem_fu_940_inferred__0/i__carry__5_n_3 ),
        .CO(\NLW_rem_fu_940_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rem_fu_940_inferred__0/i__carry__6_O_UNCONNECTED [3:1],rem_fu_94[31]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1_n_3}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rem_fu_94[31]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(cols_c16_empty_n),
        .I3(AxiStream2MatStream_U0_ap_start),
        .I4(rows_c15_empty_n),
        .I5(last_blk_width_c_empty_n),
        .O(AxiStream2MatStream_U0_last_blk_width_read));
  LUT4 #(
    .INIT(16'h0800)) 
    \rem_fu_94[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(icmp_ln1073_reg_799),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\rem_fu_94[31]_i_2_n_3 ));
  FDRE \rem_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[10]),
        .Q(\rem_fu_94_reg_n_3_[10] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[11]),
        .Q(\rem_fu_94_reg_n_3_[11] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[12]),
        .Q(\rem_fu_94_reg_n_3_[12] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[13]),
        .Q(\rem_fu_94_reg_n_3_[13] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[14]),
        .Q(\rem_fu_94_reg_n_3_[14] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[15]),
        .Q(\rem_fu_94_reg_n_3_[15] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[16]),
        .Q(\rem_fu_94_reg_n_3_[16] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[17]),
        .Q(\rem_fu_94_reg_n_3_[17] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[18]),
        .Q(\rem_fu_94_reg_n_3_[18] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[19]),
        .Q(\rem_fu_94_reg_n_3_[19] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[20]),
        .Q(\rem_fu_94_reg_n_3_[20] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[21]),
        .Q(\rem_fu_94_reg_n_3_[21] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[22]),
        .Q(\rem_fu_94_reg_n_3_[22] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[23]),
        .Q(\rem_fu_94_reg_n_3_[23] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[24]),
        .Q(\rem_fu_94_reg_n_3_[24] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[25]),
        .Q(\rem_fu_94_reg_n_3_[25] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[26]),
        .Q(\rem_fu_94_reg_n_3_[26] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[27]),
        .Q(\rem_fu_94_reg_n_3_[27] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[28]),
        .Q(\rem_fu_94_reg_n_3_[28] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[29]),
        .Q(\rem_fu_94_reg_n_3_[29] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[30]),
        .Q(\rem_fu_94_reg_n_3_[30] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[31]),
        .Q(\rem_fu_94_reg_n_3_[31] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[3]),
        .Q(\rem_fu_94_reg_n_3_[3] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[4]),
        .Q(\rem_fu_94_reg_n_3_[4] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[5]),
        .Q(\rem_fu_94_reg_n_3_[5] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[6]),
        .Q(\rem_fu_94_reg_n_3_[6] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[7]),
        .Q(\rem_fu_94_reg_n_3_[7] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[8]),
        .Q(\rem_fu_94_reg_n_3_[8] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_3 ),
        .D(rem_fu_94[9]),
        .Q(\rem_fu_94_reg_n_3_[9] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \shl_ln414_reg_912[6]_i_1 
       (.I0(icmp_ln414_reg_870),
        .I1(trunc_ln414_reg_878),
        .I2(add_ln674_1_reg_865),
        .I3(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I4(icmp_ln1084_reg_820),
        .I5(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(\shl_ln414_reg_912[6]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \shl_ln414_reg_912[6]_i_2 
       (.I0(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I1(icmp_ln1084_reg_820),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(p_12_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_reg_912[7]_i_1 
       (.I0(shl_ln414_fu_588_p2),
        .I1(p_12_in),
        .I2(shl_ln414_reg_912[7]),
        .O(\shl_ln414_reg_912[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0000030A)) 
    \shl_ln414_reg_912[7]_i_2 
       (.I0(D[7]),
        .I1(\shl_ln414_reg_912_reg[7]_0 ),
        .I2(trunc_ln414_reg_878),
        .I3(icmp_ln414_reg_870),
        .I4(add_ln674_1_reg_865),
        .O(shl_ln414_fu_588_p2));
  FDRE \shl_ln414_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[0]),
        .Q(shl_ln414_reg_912[0]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[1]),
        .Q(shl_ln414_reg_912[1]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[2]),
        .Q(shl_ln414_reg_912[2]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[3]),
        .Q(shl_ln414_reg_912[3]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[4]),
        .Q(shl_ln414_reg_912[4]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[5]),
        .Q(shl_ln414_reg_912[5]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(D[6]),
        .Q(shl_ln414_reg_912[6]),
        .R(\shl_ln414_reg_912[6]_i_1_n_3 ));
  FDRE \shl_ln414_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln414_reg_912[7]_i_1_n_3 ),
        .Q(shl_ln414_reg_912[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub4_i_reg_784[5]_i_1 
       (.I0(last_blk_width_read_reg_767),
        .O(\sub4_i_reg_784[5]_i_1_n_3 ));
  FDRE \sub4_i_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(last_blk_width_read_reg_767),
        .Q(sub4_i_reg_784[4]),
        .R(1'b0));
  FDRE \sub4_i_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sub4_i_reg_784[5]_i_1_n_3 ),
        .Q(sub4_i_reg_784[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_191_p2_carry_n_3,sub_i_fu_191_p2_carry_n_4,sub_i_fu_191_p2_carry_n_5,sub_i_fu_191_p2_carry_n_6}),
        .CYINIT(cols_bound_per_npc_read_reg_760[0]),
        .DI(cols_bound_per_npc_read_reg_760[4:1]),
        .O(sub_i_fu_191_p2[4:1]),
        .S({sub_i_fu_191_p2_carry_i_1_n_3,sub_i_fu_191_p2_carry_i_2_n_3,sub_i_fu_191_p2_carry_i_3_n_3,sub_i_fu_191_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__0
       (.CI(sub_i_fu_191_p2_carry_n_3),
        .CO({sub_i_fu_191_p2_carry__0_n_3,sub_i_fu_191_p2_carry__0_n_4,sub_i_fu_191_p2_carry__0_n_5,sub_i_fu_191_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[8:5]),
        .O(sub_i_fu_191_p2[8:5]),
        .S({sub_i_fu_191_p2_carry__0_i_1_n_3,sub_i_fu_191_p2_carry__0_i_2_n_3,sub_i_fu_191_p2_carry__0_i_3_n_3,sub_i_fu_191_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_760[8]),
        .O(sub_i_fu_191_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_760[7]),
        .O(sub_i_fu_191_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_760[6]),
        .O(sub_i_fu_191_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_760[5]),
        .O(sub_i_fu_191_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__1
       (.CI(sub_i_fu_191_p2_carry__0_n_3),
        .CO({sub_i_fu_191_p2_carry__1_n_3,sub_i_fu_191_p2_carry__1_n_4,sub_i_fu_191_p2_carry__1_n_5,sub_i_fu_191_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[12:9]),
        .O(sub_i_fu_191_p2[12:9]),
        .S({sub_i_fu_191_p2_carry__1_i_1_n_3,sub_i_fu_191_p2_carry__1_i_2_n_3,sub_i_fu_191_p2_carry__1_i_3_n_3,sub_i_fu_191_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_760[12]),
        .O(sub_i_fu_191_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_760[11]),
        .O(sub_i_fu_191_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_760[10]),
        .O(sub_i_fu_191_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_760[9]),
        .O(sub_i_fu_191_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__2
       (.CI(sub_i_fu_191_p2_carry__1_n_3),
        .CO({sub_i_fu_191_p2_carry__2_n_3,sub_i_fu_191_p2_carry__2_n_4,sub_i_fu_191_p2_carry__2_n_5,sub_i_fu_191_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[16:13]),
        .O(sub_i_fu_191_p2[16:13]),
        .S({sub_i_fu_191_p2_carry__2_i_1_n_3,sub_i_fu_191_p2_carry__2_i_2_n_3,sub_i_fu_191_p2_carry__2_i_3_n_3,sub_i_fu_191_p2_carry__2_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_760[16]),
        .O(sub_i_fu_191_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_760[15]),
        .O(sub_i_fu_191_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_760[14]),
        .O(sub_i_fu_191_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_760[13]),
        .O(sub_i_fu_191_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__3
       (.CI(sub_i_fu_191_p2_carry__2_n_3),
        .CO({sub_i_fu_191_p2_carry__3_n_3,sub_i_fu_191_p2_carry__3_n_4,sub_i_fu_191_p2_carry__3_n_5,sub_i_fu_191_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[20:17]),
        .O(sub_i_fu_191_p2[20:17]),
        .S({sub_i_fu_191_p2_carry__3_i_1_n_3,sub_i_fu_191_p2_carry__3_i_2_n_3,sub_i_fu_191_p2_carry__3_i_3_n_3,sub_i_fu_191_p2_carry__3_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_760[20]),
        .O(sub_i_fu_191_p2_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_760[19]),
        .O(sub_i_fu_191_p2_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_760[18]),
        .O(sub_i_fu_191_p2_carry__3_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_760[17]),
        .O(sub_i_fu_191_p2_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__4
       (.CI(sub_i_fu_191_p2_carry__3_n_3),
        .CO({sub_i_fu_191_p2_carry__4_n_3,sub_i_fu_191_p2_carry__4_n_4,sub_i_fu_191_p2_carry__4_n_5,sub_i_fu_191_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[24:21]),
        .O(sub_i_fu_191_p2[24:21]),
        .S({sub_i_fu_191_p2_carry__4_i_1_n_3,sub_i_fu_191_p2_carry__4_i_2_n_3,sub_i_fu_191_p2_carry__4_i_3_n_3,sub_i_fu_191_p2_carry__4_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_760[24]),
        .O(sub_i_fu_191_p2_carry__4_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_760[23]),
        .O(sub_i_fu_191_p2_carry__4_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_760[22]),
        .O(sub_i_fu_191_p2_carry__4_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_760[21]),
        .O(sub_i_fu_191_p2_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__5
       (.CI(sub_i_fu_191_p2_carry__4_n_3),
        .CO({sub_i_fu_191_p2_carry__5_n_3,sub_i_fu_191_p2_carry__5_n_4,sub_i_fu_191_p2_carry__5_n_5,sub_i_fu_191_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_760[28:25]),
        .O(sub_i_fu_191_p2[28:25]),
        .S({sub_i_fu_191_p2_carry__5_i_1_n_3,sub_i_fu_191_p2_carry__5_i_2_n_3,sub_i_fu_191_p2_carry__5_i_3_n_3,sub_i_fu_191_p2_carry__5_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_760[28]),
        .O(sub_i_fu_191_p2_carry__5_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_760[27]),
        .O(sub_i_fu_191_p2_carry__5_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_760[26]),
        .O(sub_i_fu_191_p2_carry__5_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_760[25]),
        .O(sub_i_fu_191_p2_carry__5_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_191_p2_carry__6
       (.CI(sub_i_fu_191_p2_carry__5_n_3),
        .CO({NLW_sub_i_fu_191_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_191_p2_carry__6_n_5,sub_i_fu_191_p2_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_760[30:29]}),
        .O({NLW_sub_i_fu_191_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_191_p2[31:29]}),
        .S({1'b0,sub_i_fu_191_p2_carry__6_i_1_n_3,sub_i_fu_191_p2_carry__6_i_2_n_3,sub_i_fu_191_p2_carry__6_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_760[31]),
        .O(sub_i_fu_191_p2_carry__6_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_760[30]),
        .O(sub_i_fu_191_p2_carry__6_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_760[29]),
        .O(sub_i_fu_191_p2_carry__6_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_760[4]),
        .O(sub_i_fu_191_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_760[3]),
        .O(sub_i_fu_191_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_760[2]),
        .O(sub_i_fu_191_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_191_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_760[1]),
        .O(sub_i_fu_191_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_779[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_760[0]),
        .O(sub_i_fu_191_p2[0]));
  FDRE \sub_i_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[0]),
        .Q(sub_i_reg_779[0]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[10]),
        .Q(sub_i_reg_779[10]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[11]),
        .Q(sub_i_reg_779[11]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[12]),
        .Q(sub_i_reg_779[12]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[13]),
        .Q(sub_i_reg_779[13]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[14]),
        .Q(sub_i_reg_779[14]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[15]),
        .Q(sub_i_reg_779[15]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[16]),
        .Q(sub_i_reg_779[16]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[17]),
        .Q(sub_i_reg_779[17]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[18]),
        .Q(sub_i_reg_779[18]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[19]),
        .Q(sub_i_reg_779[19]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[1]),
        .Q(sub_i_reg_779[1]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[20]),
        .Q(sub_i_reg_779[20]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[21]),
        .Q(sub_i_reg_779[21]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[22]),
        .Q(sub_i_reg_779[22]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[23]),
        .Q(sub_i_reg_779[23]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[24]),
        .Q(sub_i_reg_779[24]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[25]),
        .Q(sub_i_reg_779[25]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[26]),
        .Q(sub_i_reg_779[26]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[27]),
        .Q(sub_i_reg_779[27]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[28]),
        .Q(sub_i_reg_779[28]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[29]),
        .Q(sub_i_reg_779[29]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[2]),
        .Q(sub_i_reg_779[2]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[30]),
        .Q(sub_i_reg_779[30]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[31]),
        .Q(sub_i_reg_779[31]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[3]),
        .Q(sub_i_reg_779[3]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[4]),
        .Q(sub_i_reg_779[4]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[5]),
        .Q(sub_i_reg_779[5]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[6]),
        .Q(sub_i_reg_779[6]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[7]),
        .Q(sub_i_reg_779[7]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[8]),
        .Q(sub_i_reg_779[8]),
        .R(1'b0));
  FDRE \sub_i_reg_779_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_191_p2[9]),
        .Q(sub_i_reg_779[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry
       (.CI(1'b0),
        .CO({sub_ln1093_fu_291_p2_carry_n_3,sub_ln1093_fu_291_p2_carry_n_4,sub_ln1093_fu_291_p2_carry_n_5,sub_ln1093_fu_291_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,sub_ln1093_fu_291_p2_carry_i_1_n_3,zext_ln1093_fu_287_p1,sub_ln1093_fu_291_p2_carry_i_3_n_3}),
        .O({sub_ln1093_fu_291_p2_carry_n_7,sub_ln1093_fu_291_p2_carry_n_8,sub_ln1093_fu_291_p2_carry_n_9,NLW_sub_ln1093_fu_291_p2_carry_O_UNCONNECTED[0]}),
        .S({sub_ln1093_fu_291_p2_carry_i_4_n_3,sub_ln1093_fu_291_p2_carry_i_5_n_3,sub_ln1093_fu_291_p2_carry_i_6_n_3,sub_ln1093_fu_291_p2_carry_i_7_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__0
       (.CI(sub_ln1093_fu_291_p2_carry_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__0_n_3,sub_ln1093_fu_291_p2_carry__0_n_4,sub_ln1093_fu_291_p2_carry__0_n_5,sub_ln1093_fu_291_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__0_n_7,sub_ln1093_fu_291_p2_carry__0_n_8,sub_ln1093_fu_291_p2_carry__0_n_9,sub_ln1093_fu_291_p2_carry__0_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__0_i_1_n_3,sub_ln1093_fu_291_p2_carry__0_i_2_n_3,sub_ln1093_fu_291_p2_carry__0_i_3_n_3,sub_ln1093_fu_291_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__0_i_1
       (.I0(\rem_fu_94_reg_n_3_[10] ),
        .O(sub_ln1093_fu_291_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__0_i_2
       (.I0(\rem_fu_94_reg_n_3_[9] ),
        .O(sub_ln1093_fu_291_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__0_i_3
       (.I0(\rem_fu_94_reg_n_3_[8] ),
        .O(sub_ln1093_fu_291_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__0_i_4
       (.I0(\rem_fu_94_reg_n_3_[7] ),
        .O(sub_ln1093_fu_291_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__1
       (.CI(sub_ln1093_fu_291_p2_carry__0_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__1_n_3,sub_ln1093_fu_291_p2_carry__1_n_4,sub_ln1093_fu_291_p2_carry__1_n_5,sub_ln1093_fu_291_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__1_n_7,sub_ln1093_fu_291_p2_carry__1_n_8,sub_ln1093_fu_291_p2_carry__1_n_9,sub_ln1093_fu_291_p2_carry__1_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__1_i_1_n_3,sub_ln1093_fu_291_p2_carry__1_i_2_n_3,sub_ln1093_fu_291_p2_carry__1_i_3_n_3,sub_ln1093_fu_291_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__1_i_1
       (.I0(\rem_fu_94_reg_n_3_[14] ),
        .O(sub_ln1093_fu_291_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__1_i_2
       (.I0(\rem_fu_94_reg_n_3_[13] ),
        .O(sub_ln1093_fu_291_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__1_i_3
       (.I0(\rem_fu_94_reg_n_3_[12] ),
        .O(sub_ln1093_fu_291_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__1_i_4
       (.I0(\rem_fu_94_reg_n_3_[11] ),
        .O(sub_ln1093_fu_291_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__2
       (.CI(sub_ln1093_fu_291_p2_carry__1_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__2_n_3,sub_ln1093_fu_291_p2_carry__2_n_4,sub_ln1093_fu_291_p2_carry__2_n_5,sub_ln1093_fu_291_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__2_n_7,sub_ln1093_fu_291_p2_carry__2_n_8,sub_ln1093_fu_291_p2_carry__2_n_9,sub_ln1093_fu_291_p2_carry__2_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__2_i_1_n_3,sub_ln1093_fu_291_p2_carry__2_i_2_n_3,sub_ln1093_fu_291_p2_carry__2_i_3_n_3,sub_ln1093_fu_291_p2_carry__2_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__2_i_1
       (.I0(\rem_fu_94_reg_n_3_[18] ),
        .O(sub_ln1093_fu_291_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__2_i_2
       (.I0(\rem_fu_94_reg_n_3_[17] ),
        .O(sub_ln1093_fu_291_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__2_i_3
       (.I0(\rem_fu_94_reg_n_3_[16] ),
        .O(sub_ln1093_fu_291_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__2_i_4
       (.I0(\rem_fu_94_reg_n_3_[15] ),
        .O(sub_ln1093_fu_291_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__3
       (.CI(sub_ln1093_fu_291_p2_carry__2_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__3_n_3,sub_ln1093_fu_291_p2_carry__3_n_4,sub_ln1093_fu_291_p2_carry__3_n_5,sub_ln1093_fu_291_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__3_n_7,sub_ln1093_fu_291_p2_carry__3_n_8,sub_ln1093_fu_291_p2_carry__3_n_9,sub_ln1093_fu_291_p2_carry__3_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__3_i_1_n_3,sub_ln1093_fu_291_p2_carry__3_i_2_n_3,sub_ln1093_fu_291_p2_carry__3_i_3_n_3,sub_ln1093_fu_291_p2_carry__3_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__3_i_1
       (.I0(\rem_fu_94_reg_n_3_[22] ),
        .O(sub_ln1093_fu_291_p2_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__3_i_2
       (.I0(\rem_fu_94_reg_n_3_[21] ),
        .O(sub_ln1093_fu_291_p2_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__3_i_3
       (.I0(\rem_fu_94_reg_n_3_[20] ),
        .O(sub_ln1093_fu_291_p2_carry__3_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__3_i_4
       (.I0(\rem_fu_94_reg_n_3_[19] ),
        .O(sub_ln1093_fu_291_p2_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__4
       (.CI(sub_ln1093_fu_291_p2_carry__3_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__4_n_3,sub_ln1093_fu_291_p2_carry__4_n_4,sub_ln1093_fu_291_p2_carry__4_n_5,sub_ln1093_fu_291_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__4_n_7,sub_ln1093_fu_291_p2_carry__4_n_8,sub_ln1093_fu_291_p2_carry__4_n_9,sub_ln1093_fu_291_p2_carry__4_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__4_i_1_n_3,sub_ln1093_fu_291_p2_carry__4_i_2_n_3,sub_ln1093_fu_291_p2_carry__4_i_3_n_3,sub_ln1093_fu_291_p2_carry__4_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__4_i_1
       (.I0(\rem_fu_94_reg_n_3_[26] ),
        .O(sub_ln1093_fu_291_p2_carry__4_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__4_i_2
       (.I0(\rem_fu_94_reg_n_3_[25] ),
        .O(sub_ln1093_fu_291_p2_carry__4_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__4_i_3
       (.I0(\rem_fu_94_reg_n_3_[24] ),
        .O(sub_ln1093_fu_291_p2_carry__4_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__4_i_4
       (.I0(\rem_fu_94_reg_n_3_[23] ),
        .O(sub_ln1093_fu_291_p2_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__5
       (.CI(sub_ln1093_fu_291_p2_carry__4_n_3),
        .CO({sub_ln1093_fu_291_p2_carry__5_n_3,sub_ln1093_fu_291_p2_carry__5_n_4,sub_ln1093_fu_291_p2_carry__5_n_5,sub_ln1093_fu_291_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1093_fu_291_p2_carry__5_n_7,sub_ln1093_fu_291_p2_carry__5_n_8,sub_ln1093_fu_291_p2_carry__5_n_9,sub_ln1093_fu_291_p2_carry__5_n_10}),
        .S({sub_ln1093_fu_291_p2_carry__5_i_1_n_3,sub_ln1093_fu_291_p2_carry__5_i_2_n_3,sub_ln1093_fu_291_p2_carry__5_i_3_n_3,sub_ln1093_fu_291_p2_carry__5_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__5_i_1
       (.I0(\rem_fu_94_reg_n_3_[30] ),
        .O(sub_ln1093_fu_291_p2_carry__5_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__5_i_2
       (.I0(\rem_fu_94_reg_n_3_[29] ),
        .O(sub_ln1093_fu_291_p2_carry__5_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__5_i_3
       (.I0(\rem_fu_94_reg_n_3_[28] ),
        .O(sub_ln1093_fu_291_p2_carry__5_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__5_i_4
       (.I0(\rem_fu_94_reg_n_3_[27] ),
        .O(sub_ln1093_fu_291_p2_carry__5_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln1093_fu_291_p2_carry__6
       (.CI(sub_ln1093_fu_291_p2_carry__5_n_3),
        .CO(NLW_sub_ln1093_fu_291_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln1093_fu_291_p2_carry__6_O_UNCONNECTED[3:1],sub_ln1093_fu_291_p2_carry__6_n_10}),
        .S({1'b0,1'b0,1'b0,sub_ln1093_fu_291_p2_carry__6_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry__6_i_1
       (.I0(\rem_fu_94_reg_n_3_[31] ),
        .O(sub_ln1093_fu_291_p2_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln1093_fu_291_p2_carry_i_1
       (.I0(sub4_i_reg_784[4]),
        .I1(bLast_reg_803),
        .O(sub_ln1093_fu_291_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln1093_fu_291_p2_carry_i_2
       (.I0(bLast_reg_803),
        .I1(sub4_i_reg_784[5]),
        .O(zext_ln1093_fu_287_p1));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln1093_fu_291_p2_carry_i_3
       (.I0(bLast_reg_803),
        .I1(sub4_i_reg_784[5]),
        .O(sub_ln1093_fu_291_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln1093_fu_291_p2_carry_i_4
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .O(sub_ln1093_fu_291_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    sub_ln1093_fu_291_p2_carry_i_5
       (.I0(bLast_reg_803),
        .I1(sub4_i_reg_784[4]),
        .I2(\rem_fu_94_reg_n_3_[5] ),
        .O(sub_ln1093_fu_291_p2_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    sub_ln1093_fu_291_p2_carry_i_6
       (.I0(sub4_i_reg_784[5]),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[4] ),
        .O(sub_ln1093_fu_291_p2_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    sub_ln1093_fu_291_p2_carry_i_7
       (.I0(sub4_i_reg_784[5]),
        .I1(bLast_reg_803),
        .I2(\rem_fu_94_reg_n_3_[3] ),
        .O(sub_ln1093_fu_291_p2_carry_i_7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_907[3]_i_1 
       (.I0(trunc_ln414_reg_878),
        .O(\sub_ln414_reg_907[3]_i_1_n_3 ));
  FDRE \sub_ln414_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\sub_ln414_reg_907[3]_i_1_n_3 ),
        .Q(sub_ln414_reg_907),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_2_reg_897[3]_i_1 
       (.I0(trunc_ln414_reg_878),
        .I1(icmp_ln674_reg_851),
        .O(\sub_ln674_2_reg_897[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_2_reg_897[4]_i_1 
       (.I0(icmp_ln674_reg_851),
        .I1(trunc_ln674_reg_858[4]),
        .O(\sub_ln674_2_reg_897[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln674_2_reg_897[5]_i_1 
       (.I0(\icmp_ln1085_reg_841_reg_n_3_[0] ),
        .I1(icmp_ln1073_reg_799_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_820),
        .I3(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .O(lshr_ln674_reg_9020));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_2_reg_897[5]_i_2 
       (.I0(icmp_ln674_reg_851),
        .I1(trunc_ln674_reg_858[5]),
        .O(select_ln674_fu_489_p3));
  FDRE \sub_ln674_2_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(icmp_ln674_reg_851),
        .Q(sub_ln674_2_reg_897[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\sub_ln674_2_reg_897[3]_i_1_n_3 ),
        .Q(sub_ln674_2_reg_897[3]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(\sub_ln674_2_reg_897[4]_i_1_n_3 ),
        .Q(sub_ln674_2_reg_897[4]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9020),
        .D(select_ln674_fu_489_p3),
        .Q(sub_ln674_2_reg_897[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln674_7_reg_836[5]_i_2 
       (.I0(sub_ln1093_fu_291_p2_carry_n_9),
        .I1(icmp_ln674_1_fu_297_p2_carry__2_n_5),
        .I2(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .O(\sub_ln674_7_reg_836[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sub_ln674_7_reg_836[5]_i_3 
       (.I0(sub4_i_reg_784[5]),
        .I1(bLast_reg_803),
        .I2(icmp_ln674_1_fu_297_p2_carry__2_n_5),
        .I3(\rem_fu_94_reg_n_3_[3] ),
        .O(\sub_ln674_7_reg_836[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_7_reg_836[5]_i_4 
       (.I0(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .I1(sub_ln1093_fu_291_p2_carry_n_8),
        .O(\sub_ln674_7_reg_836[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln674_7_reg_836[5]_i_5 
       (.I0(sub_ln1093_fu_291_p2_carry_n_9),
        .I1(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .O(\sub_ln674_7_reg_836[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sub_ln674_7_reg_836[5]_i_6 
       (.I0(bLast_reg_803),
        .I1(sub4_i_reg_784[5]),
        .O(\sub_ln674_7_reg_836[5]_i_6_n_3 ));
  FDRE \sub_ln674_7_reg_836_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln674_1_reg_824),
        .Q(sub_ln674_7_reg_836_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_836[3]),
        .Q(sub_ln674_7_reg_836_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_836[4]),
        .Q(sub_ln674_7_reg_836_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_836[5]),
        .Q(sub_ln674_7_reg_836_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(sub_ln674_7_fu_331_p2[3]),
        .Q(sub_ln674_7_reg_836[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(sub_ln674_7_fu_331_p2[4]),
        .Q(sub_ln674_7_reg_836[4]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(sub_ln674_7_fu_331_p2[5]),
        .Q(sub_ln674_7_reg_836[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sub_ln674_7_reg_836_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_sub_ln674_7_reg_836_reg[5]_i_1_CO_UNCONNECTED [3],\sub_ln674_7_reg_836_reg[5]_i_1_n_4 ,\sub_ln674_7_reg_836_reg[5]_i_1_n_5 ,\sub_ln674_7_reg_836_reg[5]_i_1_n_6 }),
        .CYINIT(icmp_ln674_1_fu_297_p2_carry__2_n_5),
        .DI({1'b0,\sub_ln674_7_reg_836[5]_i_2_n_3 ,\sub_ln674_7_reg_836[5]_i_3_n_3 ,1'b0}),
        .O({sub_ln674_7_fu_331_p2,\NLW_sub_ln674_7_reg_836_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln674_7_reg_836[5]_i_4_n_3 ,\sub_ln674_7_reg_836[5]_i_5_n_3 ,\sub_ln674_7_reg_836[5]_i_6_n_3 ,1'b1}));
  LUT4 #(
    .INIT(16'hF704)) 
    \sub_ln674_8_reg_934[3]_i_1 
       (.I0(last_blk_width_read_reg_767),
        .I1(bLast_reg_803_pp0_iter2_reg),
        .I2(\icmp_ln1073_reg_799[0]_i_2_n_3 ),
        .I3(sub_ln674_8_reg_934),
        .O(\sub_ln674_8_reg_934[3]_i_1_n_3 ));
  FDRE \sub_ln674_8_reg_934_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_8_reg_934[3]_i_1_n_3 ),
        .Q(sub_ln674_8_reg_934),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(\rem_fu_94_reg_n_3_[3] ),
        .Q(trunc_ln414_reg_878),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln414_1_reg_886[3]_i_1 
       (.I0(bLast_reg_803),
        .I1(last_blk_width_read_reg_767),
        .O(\trunc_ln414_1_reg_886[3]_i_1_n_3 ));
  FDRE \trunc_ln414_1_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(\trunc_ln414_1_reg_886[3]_i_1_n_3 ),
        .Q(trunc_ln414_1_reg_886),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(\rem_fu_94_reg_n_3_[3] ),
        .Q(trunc_ln674_1_reg_830[3]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .Q(trunc_ln674_1_reg_830[4]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8240),
        .D(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .Q(trunc_ln674_1_reg_830[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_858[5]_i_2 
       (.I0(\rem_fu_94_reg_n_3_[3] ),
        .O(\trunc_ln674_reg_858[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_858[5]_i_3 
       (.I0(\rem_fu_94_reg_n_3_[5] ),
        .O(\trunc_ln674_reg_858[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_858[5]_i_4 
       (.I0(\rem_fu_94_reg_n_3_[7] ),
        .O(\trunc_ln674_reg_858[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_858[5]_i_5 
       (.I0(\rem_fu_94_reg_n_3_[6] ),
        .O(\trunc_ln674_reg_858[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_858[5]_i_6 
       (.I0(\rem_fu_94_reg_n_3_[4] ),
        .O(\trunc_ln674_reg_858[5]_i_6_n_3 ));
  FDRE \trunc_ln674_reg_858_reg[4] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(\trunc_ln674_reg_858_reg[5]_i_1_n_10 ),
        .Q(trunc_ln674_reg_858[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_858_reg[5] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8650),
        .D(\trunc_ln674_reg_858_reg[5]_i_1_n_9 ),
        .Q(trunc_ln674_reg_858[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln674_reg_858_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_858_reg[5]_i_1_n_3 ,\trunc_ln674_reg_858_reg[5]_i_1_n_4 ,\trunc_ln674_reg_858_reg[5]_i_1_n_5 ,\trunc_ln674_reg_858_reg[5]_i_1_n_6 }),
        .CYINIT(\trunc_ln674_reg_858[5]_i_2_n_3 ),
        .DI({1'b0,1'b0,\trunc_ln674_reg_858[5]_i_3_n_3 ,1'b0}),
        .O({\trunc_ln674_reg_858_reg[5]_i_1_n_7 ,\trunc_ln674_reg_858_reg[5]_i_1_n_8 ,\trunc_ln674_reg_858_reg[5]_i_1_n_9 ,\trunc_ln674_reg_858_reg[5]_i_1_n_10 }),
        .S({\trunc_ln674_reg_858[5]_i_4_n_3 ,\trunc_ln674_reg_858[5]_i_5_n_3 ,\rem_fu_94_reg_n_3_[5] ,\trunc_ln674_reg_858[5]_i_6_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Block_split1_proc22
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi
   (E,
    push,
    data_vld_reg,
    data_vld_reg_0,
    pop0,
    \SRL_SIG_reg[0][8] ,
    data_vld_reg_1,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    \filled_V_reg_137_reg[2] ,
    \filled_V_reg_137_reg[1] ,
    \SRL_SIG_reg[0][8]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    \ap_CS_fsm_reg[1] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_1_reg_442_reg[1] ,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
    \tmp_reg_182_reg[31] ,
    ap_clk,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[6] ,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    out_mat_cols_c12_empty_n,
    grp_Mat2Axi_fu_60_ap_start_reg_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_start_reg,
    out_mat_data_empty_n,
    \localbuffer_V_3_reg_437_reg[18] ,
    \localbuffer_V_3_reg_437_reg[3] ,
    \localbuffer_V_3_reg_437_reg[1] ,
    \zext_ln208_reg_428_reg[7] ,
    \localbuffer_V_3_reg_437_reg[0] ,
    \localbuffer_V_3_reg_437_reg[0]_0 ,
    \localbuffer_V_3_reg_437_reg[1]_0 ,
    \localbuffer_V_3_reg_437_reg[4] ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    \localbuffer_V_3_reg_437_reg[5] ,
    \localbuffer_V_3_reg_437_reg[21] ,
    \localbuffer_V_3_reg_437_reg[20] ,
    \localbuffer_V_3_reg_437_reg[25] ,
    \localbuffer_V_3_reg_437_reg[17] ,
    \localbuffer_V_3_reg_437[27]_i_2 ,
    \localbuffer_V_3_reg_437[25]_i_2 ,
    shiftReg_addr,
    \localbuffer_V_3_reg_437_reg[6] ,
    \localbuffer_V_3_reg_437_reg[6]_0 ,
    \localbuffer_V_3_reg_437[6]_i_2 ,
    \localbuffer_V_3_reg_437[6]_i_2_0 ,
    \localbuffer_V_3_reg_437[20]_i_2 ,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \gmem2_addr_reg_167_reg[61] );
  output [0:0]E;
  output push;
  output data_vld_reg;
  output data_vld_reg_0;
  output pop0;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output data_vld_reg_1;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output [2:0]\filled_V_reg_137_reg[2] ;
  output \filled_V_reg_137_reg[1] ;
  output [70:0]\SRL_SIG_reg[0][8]_0 ;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[1] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_1_reg_442_reg[1] ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  output [31:0]\tmp_reg_182_reg[31] ;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[6] ;
  input [1:0]grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input out_mat_cols_c12_empty_n;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input out_mat_data_empty_n;
  input \localbuffer_V_3_reg_437_reg[18] ;
  input \localbuffer_V_3_reg_437_reg[3] ;
  input \localbuffer_V_3_reg_437_reg[1] ;
  input [7:0]\zext_ln208_reg_428_reg[7] ;
  input \localbuffer_V_3_reg_437_reg[0] ;
  input \localbuffer_V_3_reg_437_reg[0]_0 ;
  input \localbuffer_V_3_reg_437_reg[1]_0 ;
  input \localbuffer_V_3_reg_437_reg[4] ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input \localbuffer_V_3_reg_437_reg[5] ;
  input \localbuffer_V_3_reg_437_reg[21] ;
  input \localbuffer_V_3_reg_437_reg[20] ;
  input \localbuffer_V_3_reg_437_reg[25] ;
  input \localbuffer_V_3_reg_437_reg[17] ;
  input \localbuffer_V_3_reg_437[27]_i_2 ;
  input \localbuffer_V_3_reg_437[25]_i_2 ;
  input shiftReg_addr;
  input [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  input [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  input \localbuffer_V_3_reg_437[6]_i_2 ;
  input \localbuffer_V_3_reg_437[6]_i_2_0 ;
  input \localbuffer_V_3_reg_437[20]_i_2 ;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;

  wire [10:0]A;
  wire AxiStream2Axi_U0_ap_start;
  wire AxiStream2Axi_U0_n_10;
  wire AxiStream2Axi_U0_n_17;
  wire AxiStream2Axi_U0_n_18;
  wire AxiStream2Axi_U0_n_24;
  wire AxiStream2Axi_U0_n_26;
  wire AxiStream2Axi_U0_n_4;
  wire AxiStream2Axi_U0_n_5;
  wire [1:0]D;
  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire Mat2AxiStream_U0_n_10;
  wire Mat2AxiStream_U0_n_11;
  wire Mat2AxiStream_U0_n_12;
  wire Mat2AxiStream_U0_n_13;
  wire Mat2AxiStream_U0_n_14;
  wire Mat2AxiStream_U0_n_15;
  wire Mat2AxiStream_U0_n_16;
  wire Mat2AxiStream_U0_n_17;
  wire Mat2AxiStream_U0_n_18;
  wire Mat2AxiStream_U0_n_19;
  wire Mat2AxiStream_U0_n_20;
  wire Mat2AxiStream_U0_n_21;
  wire Mat2AxiStream_U0_n_22;
  wire Mat2AxiStream_U0_n_23;
  wire Mat2AxiStream_U0_n_24;
  wire Mat2AxiStream_U0_n_25;
  wire Mat2AxiStream_U0_n_26;
  wire Mat2AxiStream_U0_n_27;
  wire Mat2AxiStream_U0_n_28;
  wire Mat2AxiStream_U0_n_29;
  wire Mat2AxiStream_U0_n_30;
  wire Mat2AxiStream_U0_n_31;
  wire Mat2AxiStream_U0_n_32;
  wire Mat2AxiStream_U0_n_33;
  wire Mat2AxiStream_U0_n_34;
  wire Mat2AxiStream_U0_n_35;
  wire Mat2AxiStream_U0_n_36;
  wire Mat2AxiStream_U0_n_37;
  wire Mat2AxiStream_U0_n_38;
  wire Mat2AxiStream_U0_n_39;
  wire Mat2AxiStream_U0_n_40;
  wire Mat2AxiStream_U0_n_9;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire Mat2Axi_entry17_U0_n_4;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [70:0]\SRL_SIG_reg[0][8]_0 ;
  wire [0:0]WEBWE;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_ready;
  wire addrbound_U0_ap_start;
  wire addrbound_U0_n_4;
  wire addrbound_U0_n_5;
  wire addrbound_U0_n_6;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_CS_fsm_state10;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_3;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire axibound_V_U_n_23;
  wire axibound_V_U_n_24;
  wire cols_c13_U_n_10;
  wire cols_c13_U_n_11;
  wire cols_c13_U_n_12;
  wire cols_c13_U_n_13;
  wire cols_c13_U_n_14;
  wire cols_c13_U_n_15;
  wire cols_c13_U_n_16;
  wire cols_c13_U_n_17;
  wire cols_c13_U_n_18;
  wire cols_c13_U_n_19;
  wire cols_c13_U_n_20;
  wire cols_c13_U_n_21;
  wire cols_c13_U_n_22;
  wire cols_c13_U_n_23;
  wire cols_c13_U_n_24;
  wire cols_c13_U_n_25;
  wire cols_c13_U_n_26;
  wire cols_c13_U_n_27;
  wire cols_c13_U_n_5;
  wire cols_c13_U_n_6;
  wire cols_c13_U_n_7;
  wire cols_c13_U_n_8;
  wire cols_c13_U_n_9;
  wire cols_c13_empty_n;
  wire cols_c13_full_n;
  wire cols_c_U_n_10;
  wire cols_c_U_n_11;
  wire cols_c_U_n_12;
  wire cols_c_U_n_13;
  wire cols_c_U_n_14;
  wire cols_c_U_n_15;
  wire cols_c_U_n_16;
  wire cols_c_U_n_17;
  wire cols_c_U_n_18;
  wire cols_c_U_n_19;
  wire cols_c_U_n_20;
  wire cols_c_U_n_21;
  wire cols_c_U_n_22;
  wire cols_c_U_n_23;
  wire cols_c_U_n_24;
  wire cols_c_U_n_25;
  wire cols_c_U_n_26;
  wire cols_c_U_n_5;
  wire cols_c_U_n_6;
  wire cols_c_U_n_7;
  wire cols_c_U_n_8;
  wire cols_c_U_n_9;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire \cols_c_i_U/shiftReg_ce ;
  wire [8:0]data;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire [63:2]dout_c_dout;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire empty_n_reg;
  wire \filled_V_1_reg_442_reg[1] ;
  wire \filled_V_reg_137_reg[1] ;
  wire [2:0]\filled_V_reg_137_reg[2] ;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire [1:0]grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg_0;
  wire [2:0]i_V_reg_105_reg;
  wire icmp_ln878_fu_116_p2;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_U_n_10;
  wire ldata_U_n_11;
  wire ldata_U_n_12;
  wire ldata_U_n_13;
  wire ldata_U_n_14;
  wire ldata_U_n_15;
  wire ldata_U_n_16;
  wire ldata_U_n_17;
  wire ldata_U_n_18;
  wire ldata_U_n_19;
  wire ldata_U_n_20;
  wire ldata_U_n_21;
  wire ldata_U_n_22;
  wire ldata_U_n_23;
  wire ldata_U_n_24;
  wire ldata_U_n_25;
  wire ldata_U_n_26;
  wire ldata_U_n_27;
  wire ldata_U_n_28;
  wire ldata_U_n_29;
  wire ldata_U_n_30;
  wire ldata_U_n_31;
  wire ldata_U_n_32;
  wire ldata_U_n_33;
  wire ldata_U_n_34;
  wire ldata_U_n_35;
  wire ldata_U_n_36;
  wire ldata_U_n_5;
  wire ldata_U_n_6;
  wire ldata_U_n_7;
  wire ldata_U_n_8;
  wire ldata_U_n_9;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \localbuffer_V_3_reg_437[20]_i_2 ;
  wire \localbuffer_V_3_reg_437[25]_i_2 ;
  wire \localbuffer_V_3_reg_437[27]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_0 ;
  wire \localbuffer_V_3_reg_437_reg[0] ;
  wire \localbuffer_V_3_reg_437_reg[0]_0 ;
  wire \localbuffer_V_3_reg_437_reg[17] ;
  wire \localbuffer_V_3_reg_437_reg[18] ;
  wire \localbuffer_V_3_reg_437_reg[1] ;
  wire \localbuffer_V_3_reg_437_reg[1]_0 ;
  wire \localbuffer_V_3_reg_437_reg[20] ;
  wire \localbuffer_V_3_reg_437_reg[21] ;
  wire \localbuffer_V_3_reg_437_reg[25] ;
  wire \localbuffer_V_3_reg_437_reg[3] ;
  wire \localbuffer_V_3_reg_437_reg[4] ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire \localbuffer_V_3_reg_437_reg[5] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire p_11_in;
  wire p_channel_U_n_10;
  wire p_channel_U_n_11;
  wire p_channel_U_n_12;
  wire p_channel_U_n_13;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_5;
  wire p_channel_U_n_6;
  wire p_channel_U_n_7;
  wire p_channel_U_n_8;
  wire p_channel_U_n_9;
  wire pop0;
  wire push;
  wire rows_c12_U_n_10;
  wire rows_c12_U_n_11;
  wire rows_c12_U_n_12;
  wire rows_c12_U_n_13;
  wire rows_c12_U_n_14;
  wire rows_c12_U_n_15;
  wire rows_c12_U_n_16;
  wire rows_c12_U_n_17;
  wire rows_c12_U_n_18;
  wire rows_c12_U_n_19;
  wire rows_c12_U_n_20;
  wire rows_c12_U_n_21;
  wire rows_c12_U_n_22;
  wire rows_c12_U_n_23;
  wire rows_c12_U_n_24;
  wire rows_c12_U_n_25;
  wire rows_c12_U_n_26;
  wire rows_c12_U_n_27;
  wire rows_c12_U_n_28;
  wire rows_c12_U_n_5;
  wire rows_c12_U_n_6;
  wire rows_c12_U_n_7;
  wire rows_c12_U_n_8;
  wire rows_c12_U_n_9;
  wire rows_c12_empty_n;
  wire rows_c12_full_n;
  wire rows_c_U_n_10;
  wire rows_c_U_n_11;
  wire rows_c_U_n_12;
  wire rows_c_U_n_13;
  wire rows_c_U_n_14;
  wire rows_c_U_n_15;
  wire rows_c_U_n_5;
  wire rows_c_U_n_6;
  wire rows_c_U_n_7;
  wire rows_c_U_n_8;
  wire rows_c_U_n_9;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_U_n_5;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire [31:0]\tmp_reg_182_reg[31] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [7:0]\zext_ln208_reg_428_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_AxiStream2Axi AxiStream2Axi_U0
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state10,AxiStream2Axi_U0_n_10}),
        .S(axibound_V_U_n_23),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7]_0 (AxiStream2Axi_U0_n_17),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(grp_Mat2Axi_fu_60_ap_start_reg_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(AxiStream2Axi_U0_n_4),
        .ap_enable_reg_pp0_iter1_reg_1(AxiStream2Axi_U0_n_24),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .data_vld_reg_1(data_vld_reg_1),
        .dout_c_empty_n(dout_c_empty_n),
        .empty_n_reg(empty_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_167_reg[61]_0 (\SRL_SIG_reg[0][8]_0 [61:0]),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .\i_V_reg_105_reg[2]_0 (i_V_reg_105_reg),
        .icmp_ln1402_fu_152_p2_carry_0(\SRL_SIG_reg[0][8]_0 [70:65]),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .\icmp_ln878_reg_163_reg[0]_0 (AxiStream2Axi_U0_n_5),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(AxiStream2Axi_U0_n_18),
        .internal_empty_n_reg_0(AxiStream2Axi_U0_n_26),
        .ldata_empty_n(ldata_empty_n),
        .mem_reg(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .out(dout_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .p_11_in(p_11_in),
        .pop0(pop0),
        .push(push),
        .shiftReg_ce(shiftReg_ce_1),
        .\tmp_reg_182_reg[31]_0 (\tmp_reg_182_reg[31] ),
        .\tmp_reg_182_reg[31]_1 ({ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9,ldata_U_n_10,ldata_U_n_11,ldata_U_n_12,ldata_U_n_13,ldata_U_n_14,ldata_U_n_15,ldata_U_n_16,ldata_U_n_17,ldata_U_n_18,ldata_U_n_19,ldata_U_n_20,ldata_U_n_21,ldata_U_n_22,ldata_U_n_23,ldata_U_n_24,ldata_U_n_25,ldata_U_n_26,ldata_U_n_27,ldata_U_n_28,ldata_U_n_29,ldata_U_n_30,ldata_U_n_31,ldata_U_n_32,ldata_U_n_33,ldata_U_n_34,ldata_U_n_35,ldata_U_n_36}),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2AxiStream Mat2AxiStream_U0
       (.D({Mat2AxiStream_U0_n_9,Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17,Mat2AxiStream_U0_n_18,Mat2AxiStream_U0_n_19,Mat2AxiStream_U0_n_20,Mat2AxiStream_U0_n_21,Mat2AxiStream_U0_n_22,Mat2AxiStream_U0_n_23,Mat2AxiStream_U0_n_24,Mat2AxiStream_U0_n_25,Mat2AxiStream_U0_n_26,Mat2AxiStream_U0_n_27,Mat2AxiStream_U0_n_28,Mat2AxiStream_U0_n_29,Mat2AxiStream_U0_n_30,Mat2AxiStream_U0_n_31,Mat2AxiStream_U0_n_32,Mat2AxiStream_U0_n_33,Mat2AxiStream_U0_n_34,Mat2AxiStream_U0_n_35,Mat2AxiStream_U0_n_36,Mat2AxiStream_U0_n_37,Mat2AxiStream_U0_n_38,Mat2AxiStream_U0_n_39,Mat2AxiStream_U0_n_40}),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .\SRL_SIG_reg[0][31] ({cols_c13_U_n_7,cols_c13_U_n_8,cols_c13_U_n_9,cols_c13_U_n_10,cols_c13_U_n_11,cols_c13_U_n_12,cols_c13_U_n_13,cols_c13_U_n_14,cols_c13_U_n_15,cols_c13_U_n_16,cols_c13_U_n_17,cols_c13_U_n_18,cols_c13_U_n_19,cols_c13_U_n_20,cols_c13_U_n_21,cols_c13_U_n_22,cols_c13_U_n_23,cols_c13_U_n_24,cols_c13_U_n_25,cols_c13_U_n_26,cols_c13_U_n_27,cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12,cols_c_U_n_13,cols_c_U_n_14,cols_c_U_n_15}),
        .\SRL_SIG_reg[0][31]_0 ({rows_c12_U_n_7,rows_c12_U_n_8,rows_c12_U_n_9,rows_c12_U_n_10,rows_c12_U_n_11,rows_c12_U_n_12,rows_c12_U_n_13,rows_c12_U_n_14,rows_c12_U_n_15,rows_c12_U_n_16,rows_c12_U_n_17,rows_c12_U_n_18,rows_c12_U_n_19,rows_c12_U_n_20,rows_c12_U_n_21,rows_c12_U_n_22,rows_c12_U_n_23,rows_c12_U_n_24,rows_c12_U_n_25,rows_c12_U_n_26,rows_c12_U_n_27,rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12,rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .\filled_V_1_reg_442_reg[0] (\filled_V_reg_137_reg[2] [0]),
        .\filled_V_1_reg_442_reg[1] (\filled_V_reg_137_reg[2] [1]),
        .\filled_V_1_reg_442_reg[1]_0 (\filled_V_1_reg_442_reg[1] ),
        .\filled_V_reg_137_reg[1] (\filled_V_reg_137_reg[1] ),
        .\filled_V_reg_137_reg[2] (\filled_V_reg_137_reg[2] [2]),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .\localbuffer_V_3_reg_437[20]_i_2 (\localbuffer_V_3_reg_437[20]_i_2 ),
        .\localbuffer_V_3_reg_437[25]_i_2 (\localbuffer_V_3_reg_437[25]_i_2 ),
        .\localbuffer_V_3_reg_437[27]_i_2 (\localbuffer_V_3_reg_437[27]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2 (\localbuffer_V_3_reg_437[6]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2_0 (\localbuffer_V_3_reg_437[6]_i_2_0 ),
        .\localbuffer_V_3_reg_437_reg[0] (\localbuffer_V_3_reg_437_reg[0] ),
        .\localbuffer_V_3_reg_437_reg[0]_0 (\localbuffer_V_3_reg_437_reg[0]_0 ),
        .\localbuffer_V_3_reg_437_reg[17] (\localbuffer_V_3_reg_437_reg[17] ),
        .\localbuffer_V_3_reg_437_reg[18] (\localbuffer_V_3_reg_437_reg[18] ),
        .\localbuffer_V_3_reg_437_reg[1] (\localbuffer_V_3_reg_437_reg[1] ),
        .\localbuffer_V_3_reg_437_reg[1]_0 (\localbuffer_V_3_reg_437_reg[1]_0 ),
        .\localbuffer_V_3_reg_437_reg[20] (\localbuffer_V_3_reg_437_reg[20] ),
        .\localbuffer_V_3_reg_437_reg[21] (\localbuffer_V_3_reg_437_reg[21] ),
        .\localbuffer_V_3_reg_437_reg[25] (\localbuffer_V_3_reg_437_reg[25] ),
        .\localbuffer_V_3_reg_437_reg[3] (\localbuffer_V_3_reg_437_reg[3] ),
        .\localbuffer_V_3_reg_437_reg[4] (\localbuffer_V_3_reg_437_reg[4] ),
        .\localbuffer_V_3_reg_437_reg[4]_0 (\localbuffer_V_3_reg_437_reg[4]_0 ),
        .\localbuffer_V_3_reg_437_reg[5] (\localbuffer_V_3_reg_437_reg[5] ),
        .\localbuffer_V_3_reg_437_reg[6] (\localbuffer_V_3_reg_437_reg[6] ),
        .\localbuffer_V_3_reg_437_reg[6]_0 (\localbuffer_V_3_reg_437_reg[6]_0 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (grp_Mat2Axi_fu_60_ap_start_reg_reg[1]),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .rows_c12_empty_n(rows_c12_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce),
        .\zext_ln208_reg_428_reg[7] (\zext_ln208_reg_428_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi_Block_split35_proc Mat2Axi_Block_split35_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(axibound_V_U_n_24),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_20),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_21),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_22),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[8]_1 (p_channel_U_n_23),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi_entry17 Mat2Axi_entry17_U0
       (.E(Mat2Axi_entry17_U0_n_4),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .cols_c13_full_n(cols_c13_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(grp_Mat2Axi_fu_60_ap_start_reg_reg[1]),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg_0(grp_Mat2Axi_fu_60_ap_start_reg_reg_0),
        .rows_c12_full_n(rows_c12_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(\cols_c_i_U/shiftReg_ce ),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(rows_c12_U_n_28),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_addrbound addrbound_U0
       (.A(A),
        .B({cols_c_U_n_16,cols_c_U_n_17,cols_c_U_n_18,cols_c_U_n_19,cols_c_U_n_20,cols_c_U_n_21,cols_c_U_n_22,cols_c_U_n_23,cols_c_U_n_24,cols_c_U_n_25,cols_c_U_n_26}),
        .D(data),
        .E(addrbound_U0_n_4),
        .Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (addrbound_U0_n_6),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg(addrbound_U0_n_5),
        .rows_c_empty_n(rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S axibound_V_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D({p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12,p_channel_U_n_13}),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .Q(ap_CS_fsm_state10),
        .S(axibound_V_U_n_23),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8]_0 [70:62]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .gmem2_BVALID(gmem2_BVALID),
        .icmp_ln1402_fu_152_p2_carry(i_V_reg_105_reg),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .internal_full_n_reg_0(axibound_V_U_n_24),
        .internal_full_n_reg_1(AxiStream2Axi_U0_n_26),
        .\mOutPtr_reg[0]_0 (AxiStream2Axi_U0_n_5),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0 cols_c13_U
       (.E(Mat2Axi_entry17_U0_n_4),
        .Q({cols_c13_U_n_5,cols_c13_U_n_6}),
        .\SRL_SIG_reg[0][31] ({cols_c13_U_n_7,cols_c13_U_n_8,cols_c13_U_n_9,cols_c13_U_n_10,cols_c13_U_n_11,cols_c13_U_n_12,cols_c13_U_n_13,cols_c13_U_n_14,cols_c13_U_n_15,cols_c13_U_n_16,cols_c13_U_n_17,cols_c13_U_n_18,cols_c13_U_n_19,cols_c13_U_n_20,cols_c13_U_n_21,cols_c13_U_n_22,cols_c13_U_n_23,cols_c13_U_n_24,cols_c13_U_n_25,cols_c13_U_n_26,cols_c13_U_n_27}),
        .\SRL_SIG_reg[0][31]_0 (Q[31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .cols_c13_full_n(cols_c13_full_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S cols_c_U
       (.B({cols_c_U_n_16,cols_c_U_n_17,cols_c_U_n_18,cols_c_U_n_19,cols_c_U_n_20,cols_c_U_n_21,cols_c_U_n_22,cols_c_U_n_23,cols_c_U_n_24,cols_c_U_n_25,cols_c_U_n_26}),
        .E(addrbound_U0_n_4),
        .Q(Q[10:0]),
        .\SRL_SIG_reg[0][10] ({cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12,cols_c_U_n_13,cols_c_U_n_14,cols_c_U_n_15}),
        .\SRL_SIG_reg[0][10]_0 ({cols_c13_U_n_5,cols_c13_U_n_6}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .internal_full_n_reg_0(addrbound_U0_n_6),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_5),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x dout_c_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .Q(AxiStream2Axi_U0_n_10),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_c_empty_n(dout_c_empty_n),
        .dout_c_full_n(dout_c_full_n),
        .\gmem2_addr_reg_167_reg[61] (\gmem2_addr_reg_167_reg[61] ),
        .\mOutPtr_reg[2]_0 (AxiStream2Axi_U0_n_18),
        .out(dout_c_dout),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_7 ldata_U
       (.D({Mat2AxiStream_U0_n_9,Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17,Mat2AxiStream_U0_n_18,Mat2AxiStream_U0_n_19,Mat2AxiStream_U0_n_20,Mat2AxiStream_U0_n_21,Mat2AxiStream_U0_n_22,Mat2AxiStream_U0_n_23,Mat2AxiStream_U0_n_24,Mat2AxiStream_U0_n_25,Mat2AxiStream_U0_n_26,Mat2AxiStream_U0_n_27,Mat2AxiStream_U0_n_28,Mat2AxiStream_U0_n_29,Mat2AxiStream_U0_n_30,Mat2AxiStream_U0_n_31,Mat2AxiStream_U0_n_32,Mat2AxiStream_U0_n_33,Mat2AxiStream_U0_n_34,Mat2AxiStream_U0_n_35,Mat2AxiStream_U0_n_36,Mat2AxiStream_U0_n_37,Mat2AxiStream_U0_n_38,Mat2AxiStream_U0_n_39,Mat2AxiStream_U0_n_40}),
        .\SRL_SIG_reg[0][31] ({ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9,ldata_U_n_10,ldata_U_n_11,ldata_U_n_12,ldata_U_n_13,ldata_U_n_14,ldata_U_n_15,ldata_U_n_16,ldata_U_n_17,ldata_U_n_18,ldata_U_n_19,ldata_U_n_20,ldata_U_n_21,ldata_U_n_22,ldata_U_n_23,ldata_U_n_24,ldata_U_n_25,ldata_U_n_26,ldata_U_n_27,ldata_U_n_28,ldata_U_n_29,ldata_U_n_30,ldata_U_n_31,ldata_U_n_32,ldata_U_n_33,ldata_U_n_34,ldata_U_n_35,ldata_U_n_36}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(AxiStream2Axi_U0_n_24),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_4),
        .p_11_in(p_11_in),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_8 p_channel_U
       (.D({p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12,p_channel_U_n_13}),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .Q(addrbound_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_21),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_22),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_23),
        .\SRL_SIG_reg[0][8]_0 (data),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_0(ap_done_reg_3),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_14),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_9 rows_c12_U
       (.E(Mat2Axi_entry17_U0_n_4),
        .Q({rows_c12_U_n_5,rows_c12_U_n_6}),
        .\SRL_SIG_reg[0][31] ({rows_c12_U_n_7,rows_c12_U_n_8,rows_c12_U_n_9,rows_c12_U_n_10,rows_c12_U_n_11,rows_c12_U_n_12,rows_c12_U_n_13,rows_c12_U_n_14,rows_c12_U_n_15,rows_c12_U_n_16,rows_c12_U_n_17,rows_c12_U_n_18,rows_c12_U_n_19,rows_c12_U_n_20,rows_c12_U_n_21,rows_c12_U_n_22,rows_c12_U_n_23,rows_c12_U_n_24,rows_c12_U_n_25,rows_c12_U_n_26,rows_c12_U_n_27}),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] [31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_full_n(cols_c13_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(rows_c12_U_n_28),
        .rows_c12_empty_n(rows_c12_empty_n),
        .rows_c12_full_n(rows_c12_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_10 rows_c_U
       (.A(A),
        .E(addrbound_U0_n_4),
        .Q({rows_c12_U_n_5,rows_c12_U_n_6}),
        .\SRL_SIG_reg[0][10] ({rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12,rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15}),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][31] [10:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(addrbound_U0_n_6),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_5),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_Mat2AxiStream_U0 start_for_Mat2AxiStream_U0_U
       (.Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .\mOutPtr_reg[1]_0 (start_for_addrbound_U0_U_n_5),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_addrbound_U0 start_for_addrbound_U0_U
       (.Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .internal_full_n_reg_0(start_for_addrbound_U0_U_n_5),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2AxiStream
   (shiftReg_ce,
    shiftReg_ce_0,
    \filled_V_reg_137_reg[2] ,
    \filled_V_1_reg_442_reg[0] ,
    \filled_V_1_reg_442_reg[1] ,
    \filled_V_reg_137_reg[1] ,
    D,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_1_reg_442_reg[1]_0 ,
    ap_clk,
    ap_rst_n,
    Mat2AxiStream_U0_ap_start,
    rows_c12_empty_n,
    cols_c13_empty_n,
    ldata_full_n,
    out_mat_data_empty_n,
    \localbuffer_V_3_reg_437_reg[18] ,
    \localbuffer_V_3_reg_437_reg[3] ,
    \localbuffer_V_3_reg_437_reg[1] ,
    \zext_ln208_reg_428_reg[7] ,
    \localbuffer_V_3_reg_437_reg[0] ,
    \localbuffer_V_3_reg_437_reg[0]_0 ,
    \localbuffer_V_3_reg_437_reg[1]_0 ,
    \localbuffer_V_3_reg_437_reg[4] ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    \localbuffer_V_3_reg_437_reg[5] ,
    \localbuffer_V_3_reg_437_reg[21] ,
    \localbuffer_V_3_reg_437_reg[20] ,
    \localbuffer_V_3_reg_437_reg[25] ,
    \localbuffer_V_3_reg_437_reg[17] ,
    \localbuffer_V_3_reg_437[27]_i_2 ,
    \localbuffer_V_3_reg_437[25]_i_2 ,
    shiftReg_addr,
    \localbuffer_V_3_reg_437_reg[6] ,
    \localbuffer_V_3_reg_437_reg[6]_0 ,
    \localbuffer_V_3_reg_437[6]_i_2 ,
    \localbuffer_V_3_reg_437[6]_i_2_0 ,
    \localbuffer_V_3_reg_437[20]_i_2 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 );
  output shiftReg_ce;
  output shiftReg_ce_0;
  output \filled_V_reg_137_reg[2] ;
  output \filled_V_1_reg_442_reg[0] ;
  output \filled_V_1_reg_442_reg[1] ;
  output \filled_V_reg_137_reg[1] ;
  output [31:0]D;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_1_reg_442_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Mat2AxiStream_U0_ap_start;
  input rows_c12_empty_n;
  input cols_c13_empty_n;
  input ldata_full_n;
  input out_mat_data_empty_n;
  input \localbuffer_V_3_reg_437_reg[18] ;
  input \localbuffer_V_3_reg_437_reg[3] ;
  input \localbuffer_V_3_reg_437_reg[1] ;
  input [7:0]\zext_ln208_reg_428_reg[7] ;
  input \localbuffer_V_3_reg_437_reg[0] ;
  input \localbuffer_V_3_reg_437_reg[0]_0 ;
  input \localbuffer_V_3_reg_437_reg[1]_0 ;
  input \localbuffer_V_3_reg_437_reg[4] ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input \localbuffer_V_3_reg_437_reg[5] ;
  input \localbuffer_V_3_reg_437_reg[21] ;
  input \localbuffer_V_3_reg_437_reg[20] ;
  input \localbuffer_V_3_reg_437_reg[25] ;
  input \localbuffer_V_3_reg_437_reg[17] ;
  input \localbuffer_V_3_reg_437[27]_i_2 ;
  input \localbuffer_V_3_reg_437[25]_i_2 ;
  input shiftReg_addr;
  input [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  input [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  input \localbuffer_V_3_reg_437[6]_i_2 ;
  input \localbuffer_V_3_reg_437[6]_i_2_0 ;
  input \localbuffer_V_3_reg_437[20]_i_2 ;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire [31:0]D;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_n_41;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_CS_fsm_state1;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c_i_U_n_10;
  wire cols_c_i_U_n_11;
  wire cols_c_i_U_n_12;
  wire cols_c_i_U_n_13;
  wire cols_c_i_U_n_14;
  wire cols_c_i_U_n_15;
  wire cols_c_i_U_n_16;
  wire cols_c_i_U_n_17;
  wire cols_c_i_U_n_18;
  wire cols_c_i_U_n_19;
  wire cols_c_i_U_n_20;
  wire cols_c_i_U_n_21;
  wire cols_c_i_U_n_22;
  wire cols_c_i_U_n_23;
  wire cols_c_i_U_n_24;
  wire cols_c_i_U_n_25;
  wire cols_c_i_U_n_26;
  wire cols_c_i_U_n_27;
  wire cols_c_i_U_n_28;
  wire cols_c_i_U_n_29;
  wire cols_c_i_U_n_30;
  wire cols_c_i_U_n_31;
  wire cols_c_i_U_n_32;
  wire cols_c_i_U_n_33;
  wire cols_c_i_U_n_34;
  wire cols_c_i_U_n_35;
  wire cols_c_i_U_n_36;
  wire cols_c_i_U_n_5;
  wire cols_c_i_U_n_6;
  wire cols_c_i_U_n_7;
  wire cols_c_i_U_n_8;
  wire cols_c_i_U_n_9;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire \filled_V_1_reg_442_reg[0] ;
  wire \filled_V_1_reg_442_reg[1] ;
  wire \filled_V_1_reg_442_reg[1]_0 ;
  wire \filled_V_reg_137_reg[1] ;
  wire \filled_V_reg_137_reg[2] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire last_blk_pxl_width14_U0_n_6;
  wire last_blk_pxl_width14_U0_n_7;
  wire ldata_full_n;
  wire \localbuffer_V_3_reg_437[20]_i_2 ;
  wire \localbuffer_V_3_reg_437[25]_i_2 ;
  wire \localbuffer_V_3_reg_437[27]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_0 ;
  wire \localbuffer_V_3_reg_437_reg[0] ;
  wire \localbuffer_V_3_reg_437_reg[0]_0 ;
  wire \localbuffer_V_3_reg_437_reg[17] ;
  wire \localbuffer_V_3_reg_437_reg[18] ;
  wire \localbuffer_V_3_reg_437_reg[1] ;
  wire \localbuffer_V_3_reg_437_reg[1]_0 ;
  wire \localbuffer_V_3_reg_437_reg[20] ;
  wire \localbuffer_V_3_reg_437_reg[21] ;
  wire \localbuffer_V_3_reg_437_reg[25] ;
  wire \localbuffer_V_3_reg_437_reg[3] ;
  wire \localbuffer_V_3_reg_437_reg[4] ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire \localbuffer_V_3_reg_437_reg[5] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_data_empty_n;
  wire p_channel_U_n_3;
  wire [3:3]p_channel_dout;
  wire rows_c12_empty_n;
  wire rows_c_i_U_n_10;
  wire rows_c_i_U_n_11;
  wire rows_c_i_U_n_12;
  wire rows_c_i_U_n_13;
  wire rows_c_i_U_n_14;
  wire rows_c_i_U_n_15;
  wire rows_c_i_U_n_16;
  wire rows_c_i_U_n_17;
  wire rows_c_i_U_n_18;
  wire rows_c_i_U_n_19;
  wire rows_c_i_U_n_20;
  wire rows_c_i_U_n_21;
  wire rows_c_i_U_n_22;
  wire rows_c_i_U_n_23;
  wire rows_c_i_U_n_24;
  wire rows_c_i_U_n_25;
  wire rows_c_i_U_n_26;
  wire rows_c_i_U_n_27;
  wire rows_c_i_U_n_28;
  wire rows_c_i_U_n_29;
  wire rows_c_i_U_n_30;
  wire rows_c_i_U_n_31;
  wire rows_c_i_U_n_32;
  wire rows_c_i_U_n_33;
  wire rows_c_i_U_n_34;
  wire rows_c_i_U_n_35;
  wire rows_c_i_U_n_36;
  wire rows_c_i_U_n_5;
  wire rows_c_i_U_n_6;
  wire rows_c_i_U_n_7;
  wire rows_c_i_U_n_8;
  wire rows_c_i_U_n_9;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]\zext_ln208_reg_428_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_MatStream2AxiStream MatStream2AxiStream_U0
       (.A({rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33,rows_c_i_U_n_34,rows_c_i_U_n_35,rows_c_i_U_n_36}),
        .D({cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33,cols_c_i_U_n_34,cols_c_i_U_n_35,cols_c_i_U_n_36}),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\filled_V_1_reg_442_reg[1]_0 (\filled_V_1_reg_442_reg[1]_0 ),
        .\filled_V_reg_137_reg[1]_0 (\filled_V_reg_137_reg[1] ),
        .\filled_V_reg_137_reg[2]_0 ({\filled_V_reg_137_reg[2] ,\filled_V_1_reg_442_reg[1] ,\filled_V_1_reg_442_reg[0] }),
        .internal_empty_n_reg(MatStream2AxiStream_U0_n_41),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .internal_empty_n_reg_1(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .\localbuffer_V_3_reg_437[20]_i_2_0 (\localbuffer_V_3_reg_437[20]_i_2 ),
        .\localbuffer_V_3_reg_437[25]_i_2_0 (\localbuffer_V_3_reg_437[25]_i_2 ),
        .\localbuffer_V_3_reg_437[27]_i_2_0 (\localbuffer_V_3_reg_437[27]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2_0 (\localbuffer_V_3_reg_437[6]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2_1 (\localbuffer_V_3_reg_437[6]_i_2_0 ),
        .\localbuffer_V_3_reg_437_reg[0]_0 (\localbuffer_V_3_reg_437_reg[0] ),
        .\localbuffer_V_3_reg_437_reg[0]_1 (\localbuffer_V_3_reg_437_reg[0]_0 ),
        .\localbuffer_V_3_reg_437_reg[17]_0 (\localbuffer_V_3_reg_437_reg[17] ),
        .\localbuffer_V_3_reg_437_reg[18]_0 (\localbuffer_V_3_reg_437_reg[18] ),
        .\localbuffer_V_3_reg_437_reg[1]_0 (\localbuffer_V_3_reg_437_reg[1] ),
        .\localbuffer_V_3_reg_437_reg[1]_1 (\localbuffer_V_3_reg_437_reg[1]_0 ),
        .\localbuffer_V_3_reg_437_reg[20]_0 (\localbuffer_V_3_reg_437_reg[20] ),
        .\localbuffer_V_3_reg_437_reg[21]_0 (\localbuffer_V_3_reg_437_reg[21] ),
        .\localbuffer_V_3_reg_437_reg[25]_0 (\localbuffer_V_3_reg_437_reg[25] ),
        .\localbuffer_V_3_reg_437_reg[3]_0 (\localbuffer_V_3_reg_437_reg[3] ),
        .\localbuffer_V_3_reg_437_reg[4]_0 (\localbuffer_V_3_reg_437_reg[4] ),
        .\localbuffer_V_3_reg_437_reg[4]_1 (\localbuffer_V_3_reg_437_reg[4]_0 ),
        .\localbuffer_V_3_reg_437_reg[5]_0 (\localbuffer_V_3_reg_437_reg[5] ),
        .\localbuffer_V_3_reg_437_reg[6]_0 (\localbuffer_V_3_reg_437_reg[6] ),
        .\localbuffer_V_3_reg_437_reg[6]_1 (\localbuffer_V_3_reg_437_reg[6]_0 ),
        .\localbuffer_V_fu_80_reg[31]_0 (D),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .p_channel_dout(p_channel_dout),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce_0(shiftReg_ce_0),
        .tmp_product__0({rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18,rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21}),
        .\zext_ln208_reg_428_reg[7]_0 (\zext_ln208_reg_428_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x cols_c_i_U
       (.D({cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33,cols_c_i_U_n_34,cols_c_i_U_n_35,cols_c_i_U_n_36}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .internal_full_n_reg_0(ap_NS_fsm),
        .\mOutPtr_reg[1]_0 (last_blk_pxl_width14_U0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_last_blk_pxl_width14 last_blk_pxl_width14_U0
       (.E(shiftReg_ce),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_3),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .internal_empty_n_reg(last_blk_pxl_width14_U0_n_6),
        .last_blk_pxl_width14_U0_ap_continue(last_blk_pxl_width14_U0_ap_continue),
        .\return_r_preg_reg[3]_0 (last_blk_pxl_width14_U0_n_7),
        .rows_c12_empty_n(rows_c12_empty_n),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d2_S p_channel_U
       (.E(shiftReg_ce),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_3),
        .\SRL_SIG_reg[0][3]_0 (last_blk_pxl_width14_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .internal_empty_n_reg_0(ap_NS_fsm),
        .last_blk_pxl_width14_U0_ap_continue(last_blk_pxl_width14_U0_ap_continue),
        .\mOutPtr_reg[1]_0 (MatStream2AxiStream_U0_n_41),
        .p_channel_dout(p_channel_dout),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_15 rows_c_i_U
       (.A({rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33,rows_c_i_U_n_34,rows_c_i_U_n_35,rows_c_i_U_n_36}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][16] ({rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18,rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21}),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(ap_NS_fsm),
        .\mOutPtr_reg[0]_0 (last_blk_pxl_width14_U0_n_6),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi_Block_split35_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[8]_1 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [8:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[8]_1 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[8]_1 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[8]_1 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi_entry17
   (start_once_reg,
    E,
    shiftReg_ce,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk,
    shiftReg_ce_0,
    cols_c_full_n,
    dout_c_full_n,
    rows_c_full_n,
    cols_c13_full_n,
    rows_c12_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_for_Mat2AxiStream_U0_full_n,
    start_for_addrbound_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    grp_Mat2Axi_fu_60_ap_start_reg_reg_0,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    ap_rst_n,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_done,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0);
  output start_once_reg;
  output [0:0]E;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;
  input shiftReg_ce_0;
  input cols_c_full_n;
  input dout_c_full_n;
  input rows_c_full_n;
  input cols_c13_full_n;
  input rows_c12_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_for_Mat2AxiStream_U0_full_n;
  input start_for_addrbound_U0_full_n;
  input [0:0]grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg_0;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input ap_rst_n;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_done;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;

  wire [0:0]E;
  wire \SRL_SIG_reg[3][2]_srl4_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire cols_c13_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire [0:0]grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg_0;
  wire rows_c12_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[3][2]_srl4_i_4__0_n_3 ),
        .I1(cols_c_full_n),
        .I2(dout_c_full_n),
        .I3(rows_c_full_n),
        .I4(cols_c13_full_n),
        .I5(rows_c12_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hA888)) 
    \SRL_SIG_reg[3][2]_srl4_i_4__0 
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg),
        .I1(start_once_reg),
        .I2(start_for_Mat2AxiStream_U0_full_n),
        .I3(start_for_addrbound_U0_full_n),
        .O(\SRL_SIG_reg[3][2]_srl4_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg_0),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I4(grp_Mat2Axi_fu_60_ap_done),
        .I5(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_i_1
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg_reg_0),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_1
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg_0),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(grp_Mat2Axi_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__12 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_MatStream2AxiStream
   (Q,
    shiftReg_ce_0,
    \filled_V_reg_137_reg[2]_0 ,
    \filled_V_reg_137_reg[1]_0 ,
    \localbuffer_V_fu_80_reg[31]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    \filled_V_1_reg_442_reg[1]_0 ,
    ap_clk,
    A,
    D,
    tmp_product__0,
    p_channel_dout,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    ldata_full_n,
    out_mat_data_empty_n,
    \localbuffer_V_3_reg_437_reg[18]_0 ,
    \localbuffer_V_3_reg_437_reg[3]_0 ,
    \localbuffer_V_3_reg_437_reg[1]_0 ,
    \zext_ln208_reg_428_reg[7]_0 ,
    \localbuffer_V_3_reg_437_reg[0]_0 ,
    \localbuffer_V_3_reg_437_reg[0]_1 ,
    \localbuffer_V_3_reg_437_reg[1]_1 ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    \localbuffer_V_3_reg_437_reg[4]_1 ,
    \localbuffer_V_3_reg_437_reg[5]_0 ,
    \localbuffer_V_3_reg_437_reg[21]_0 ,
    \localbuffer_V_3_reg_437_reg[20]_0 ,
    \localbuffer_V_3_reg_437_reg[25]_0 ,
    \localbuffer_V_3_reg_437_reg[17]_0 ,
    \localbuffer_V_3_reg_437[27]_i_2_0 ,
    \localbuffer_V_3_reg_437[25]_i_2_0 ,
    shiftReg_addr,
    \localbuffer_V_3_reg_437_reg[6]_0 ,
    \localbuffer_V_3_reg_437_reg[6]_1 ,
    \localbuffer_V_3_reg_437[6]_i_2_0 ,
    \localbuffer_V_3_reg_437[6]_i_2_1 ,
    \localbuffer_V_3_reg_437[20]_i_2_0 ,
    MatStream2AxiStream_U0_ap_start,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv);
  output [0:0]Q;
  output shiftReg_ce_0;
  output [2:0]\filled_V_reg_137_reg[2]_0 ;
  output \filled_V_reg_137_reg[1]_0 ;
  output [31:0]\localbuffer_V_fu_80_reg[31]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output internal_empty_n_reg_1;
  output \filled_V_1_reg_442_reg[1]_0 ;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0;
  input [0:0]p_channel_dout;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ldata_full_n;
  input out_mat_data_empty_n;
  input \localbuffer_V_3_reg_437_reg[18]_0 ;
  input \localbuffer_V_3_reg_437_reg[3]_0 ;
  input \localbuffer_V_3_reg_437_reg[1]_0 ;
  input [7:0]\zext_ln208_reg_428_reg[7]_0 ;
  input \localbuffer_V_3_reg_437_reg[0]_0 ;
  input \localbuffer_V_3_reg_437_reg[0]_1 ;
  input \localbuffer_V_3_reg_437_reg[1]_1 ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input \localbuffer_V_3_reg_437_reg[4]_1 ;
  input \localbuffer_V_3_reg_437_reg[5]_0 ;
  input \localbuffer_V_3_reg_437_reg[21]_0 ;
  input \localbuffer_V_3_reg_437_reg[20]_0 ;
  input \localbuffer_V_3_reg_437_reg[25]_0 ;
  input \localbuffer_V_3_reg_437_reg[17]_0 ;
  input \localbuffer_V_3_reg_437[27]_i_2_0 ;
  input \localbuffer_V_3_reg_437[25]_i_2_0 ;
  input shiftReg_addr;
  input [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  input [0:0]\localbuffer_V_3_reg_437_reg[6]_1 ;
  input \localbuffer_V_3_reg_437[6]_i_2_0 ;
  input \localbuffer_V_3_reg_437[6]_i_2_1 ;
  input \localbuffer_V_3_reg_437[20]_i_2_0 ;
  input MatStream2AxiStream_U0_ap_start;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;

  wire [14:0]A;
  wire [31:0]D;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG[0][31]_i_3_n_3 ;
  wire [30:1]add_ln1329_fu_221_p2;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_2__0_n_3 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bLast_fu_216_p2;
  wire bLast_fu_216_p2_carry__0_i_1_n_3;
  wire bLast_fu_216_p2_carry__0_i_2_n_3;
  wire bLast_fu_216_p2_carry__0_i_3_n_3;
  wire bLast_fu_216_p2_carry__0_i_4_n_3;
  wire bLast_fu_216_p2_carry__0_i_5_n_3;
  wire bLast_fu_216_p2_carry__0_i_6_n_3;
  wire bLast_fu_216_p2_carry__0_i_7_n_3;
  wire bLast_fu_216_p2_carry__0_i_8_n_3;
  wire bLast_fu_216_p2_carry__0_n_3;
  wire bLast_fu_216_p2_carry__0_n_4;
  wire bLast_fu_216_p2_carry__0_n_5;
  wire bLast_fu_216_p2_carry__0_n_6;
  wire bLast_fu_216_p2_carry__1_i_1_n_3;
  wire bLast_fu_216_p2_carry__1_i_2_n_3;
  wire bLast_fu_216_p2_carry__1_i_3_n_3;
  wire bLast_fu_216_p2_carry__1_i_4_n_3;
  wire bLast_fu_216_p2_carry__1_i_5_n_3;
  wire bLast_fu_216_p2_carry__1_n_5;
  wire bLast_fu_216_p2_carry__1_n_6;
  wire bLast_fu_216_p2_carry_i_1_n_3;
  wire bLast_fu_216_p2_carry_i_2_n_3;
  wire bLast_fu_216_p2_carry_i_3_n_3;
  wire bLast_fu_216_p2_carry_i_4_n_3;
  wire bLast_fu_216_p2_carry_i_5_n_3;
  wire bLast_fu_216_p2_carry_i_6_n_3;
  wire bLast_fu_216_p2_carry_i_7_n_3;
  wire bLast_fu_216_p2_carry_i_8_n_3;
  wire bLast_fu_216_p2_carry_n_3;
  wire bLast_fu_216_p2_carry_n_4;
  wire bLast_fu_216_p2_carry_n_5;
  wire bLast_fu_216_p2_carry_n_6;
  wire bLast_reg_418;
  wire \bLast_reg_418[0]_i_1_n_3 ;
  wire [31:0]cols_bound_per_npc_read_reg_377;
  wire [5:3]filled_V_1_fu_327_p2;
  wire [5:0]filled_V_1_reg_442_reg;
  wire \filled_V_1_reg_442_reg[1]_0 ;
  wire filled_V_reg_137;
  wire filled_V_reg_1370;
  wire \filled_V_reg_137_reg[1]_0 ;
  wire [2:0]\filled_V_reg_137_reg[2]_0 ;
  wire \filled_V_reg_137_reg_n_3_[0] ;
  wire \filled_V_reg_137_reg_n_3_[1] ;
  wire \filled_V_reg_137_reg_n_3_[2] ;
  wire \filled_V_reg_137_reg_n_3_[3] ;
  wire \filled_V_reg_137_reg_n_3_[4] ;
  wire \filled_V_reg_137_reg_n_3_[5] ;
  wire grp_Mat2Axi_fu_60_out_mat_419_read;
  wire icmp_ln1324_fu_199_p2;
  wire icmp_ln1324_fu_199_p2_carry__0_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__0_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__0_i_3_n_3;
  wire icmp_ln1324_fu_199_p2_carry__0_i_4_n_3;
  wire icmp_ln1324_fu_199_p2_carry__0_n_3;
  wire icmp_ln1324_fu_199_p2_carry__0_n_4;
  wire icmp_ln1324_fu_199_p2_carry__0_n_5;
  wire icmp_ln1324_fu_199_p2_carry__0_n_6;
  wire icmp_ln1324_fu_199_p2_carry__1_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__1_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__1_i_3_n_3;
  wire icmp_ln1324_fu_199_p2_carry__1_i_4_n_3;
  wire icmp_ln1324_fu_199_p2_carry__1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__1_n_4;
  wire icmp_ln1324_fu_199_p2_carry__1_n_5;
  wire icmp_ln1324_fu_199_p2_carry__1_n_6;
  wire icmp_ln1324_fu_199_p2_carry__2_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__2_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__2_i_3_n_3;
  wire icmp_ln1324_fu_199_p2_carry__2_i_4_n_3;
  wire icmp_ln1324_fu_199_p2_carry__2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__2_n_4;
  wire icmp_ln1324_fu_199_p2_carry__2_n_5;
  wire icmp_ln1324_fu_199_p2_carry__2_n_6;
  wire icmp_ln1324_fu_199_p2_carry__3_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__3_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__3_i_3_n_3;
  wire icmp_ln1324_fu_199_p2_carry__3_i_4_n_3;
  wire icmp_ln1324_fu_199_p2_carry__3_n_3;
  wire icmp_ln1324_fu_199_p2_carry__3_n_4;
  wire icmp_ln1324_fu_199_p2_carry__3_n_5;
  wire icmp_ln1324_fu_199_p2_carry__3_n_6;
  wire icmp_ln1324_fu_199_p2_carry__4_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry__4_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry__4_n_6;
  wire icmp_ln1324_fu_199_p2_carry_i_1_n_3;
  wire icmp_ln1324_fu_199_p2_carry_i_2_n_3;
  wire icmp_ln1324_fu_199_p2_carry_i_3_n_3;
  wire icmp_ln1324_fu_199_p2_carry_i_4_n_3;
  wire icmp_ln1324_fu_199_p2_carry_n_3;
  wire icmp_ln1324_fu_199_p2_carry_n_4;
  wire icmp_ln1324_fu_199_p2_carry_n_5;
  wire icmp_ln1324_fu_199_p2_carry_n_6;
  wire \icmp_ln1324_reg_414[0]_i_1_n_3 ;
  wire \icmp_ln1324_reg_414_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln1324_reg_414_reg_n_3_[0] ;
  wire icmp_ln1329_fu_194_p2_carry__0_i_1_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_2_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_3_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_4_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_5_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_6_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_7_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_i_8_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_n_3;
  wire icmp_ln1329_fu_194_p2_carry__0_n_4;
  wire icmp_ln1329_fu_194_p2_carry__0_n_5;
  wire icmp_ln1329_fu_194_p2_carry__0_n_6;
  wire icmp_ln1329_fu_194_p2_carry__1_i_1_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_2_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_3_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_4_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_5_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_6_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_7_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_i_8_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_n_3;
  wire icmp_ln1329_fu_194_p2_carry__1_n_4;
  wire icmp_ln1329_fu_194_p2_carry__1_n_5;
  wire icmp_ln1329_fu_194_p2_carry__1_n_6;
  wire icmp_ln1329_fu_194_p2_carry__2_i_1_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_2_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_3_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_4_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_5_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_6_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_7_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_i_8_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_n_3;
  wire icmp_ln1329_fu_194_p2_carry__2_n_4;
  wire icmp_ln1329_fu_194_p2_carry__2_n_5;
  wire icmp_ln1329_fu_194_p2_carry__2_n_6;
  wire icmp_ln1329_fu_194_p2_carry_i_1_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_2_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_3_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_4_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_5_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_6_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_7_n_3;
  wire icmp_ln1329_fu_194_p2_carry_i_8_n_3;
  wire icmp_ln1329_fu_194_p2_carry_n_3;
  wire icmp_ln1329_fu_194_p2_carry_n_4;
  wire icmp_ln1329_fu_194_p2_carry_n_5;
  wire icmp_ln1329_fu_194_p2_carry_n_6;
  wire icmp_ln878_fu_256_p2;
  wire icmp_ln878_reg_433;
  wire \icmp_ln878_reg_433[0]_i_1_n_3 ;
  wire \icmp_ln878_reg_433[0]_i_3_n_3 ;
  wire \icmp_ln878_reg_433[0]_i_4_n_3 ;
  wire \icmp_ln878_reg_433[0]_i_5_n_3 ;
  wire indvar_flatten_reg_1150;
  wire \indvar_flatten_reg_115[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_115[0]_i_3_n_3 ;
  wire [63:0]indvar_flatten_reg_115_reg;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_10 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_8 ;
  wire \indvar_flatten_reg_115_reg[0]_i_2_n_9 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_9 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire [30:30]j_reg_126;
  wire \j_reg_126[0]_i_1_n_3 ;
  wire \j_reg_126_reg[12]_i_1_n_3 ;
  wire \j_reg_126_reg[12]_i_1_n_4 ;
  wire \j_reg_126_reg[12]_i_1_n_5 ;
  wire \j_reg_126_reg[12]_i_1_n_6 ;
  wire \j_reg_126_reg[16]_i_1_n_3 ;
  wire \j_reg_126_reg[16]_i_1_n_4 ;
  wire \j_reg_126_reg[16]_i_1_n_5 ;
  wire \j_reg_126_reg[16]_i_1_n_6 ;
  wire \j_reg_126_reg[20]_i_1_n_3 ;
  wire \j_reg_126_reg[20]_i_1_n_4 ;
  wire \j_reg_126_reg[20]_i_1_n_5 ;
  wire \j_reg_126_reg[20]_i_1_n_6 ;
  wire \j_reg_126_reg[24]_i_1_n_3 ;
  wire \j_reg_126_reg[24]_i_1_n_4 ;
  wire \j_reg_126_reg[24]_i_1_n_5 ;
  wire \j_reg_126_reg[24]_i_1_n_6 ;
  wire \j_reg_126_reg[28]_i_1_n_3 ;
  wire \j_reg_126_reg[28]_i_1_n_4 ;
  wire \j_reg_126_reg[28]_i_1_n_5 ;
  wire \j_reg_126_reg[28]_i_1_n_6 ;
  wire \j_reg_126_reg[30]_i_3_n_6 ;
  wire \j_reg_126_reg[4]_i_1_n_3 ;
  wire \j_reg_126_reg[4]_i_1_n_4 ;
  wire \j_reg_126_reg[4]_i_1_n_5 ;
  wire \j_reg_126_reg[4]_i_1_n_6 ;
  wire \j_reg_126_reg[8]_i_1_n_3 ;
  wire \j_reg_126_reg[8]_i_1_n_4 ;
  wire \j_reg_126_reg[8]_i_1_n_5 ;
  wire \j_reg_126_reg[8]_i_1_n_6 ;
  wire \j_reg_126_reg_n_3_[0] ;
  wire \j_reg_126_reg_n_3_[10] ;
  wire \j_reg_126_reg_n_3_[11] ;
  wire \j_reg_126_reg_n_3_[12] ;
  wire \j_reg_126_reg_n_3_[13] ;
  wire \j_reg_126_reg_n_3_[14] ;
  wire \j_reg_126_reg_n_3_[15] ;
  wire \j_reg_126_reg_n_3_[16] ;
  wire \j_reg_126_reg_n_3_[17] ;
  wire \j_reg_126_reg_n_3_[18] ;
  wire \j_reg_126_reg_n_3_[19] ;
  wire \j_reg_126_reg_n_3_[1] ;
  wire \j_reg_126_reg_n_3_[20] ;
  wire \j_reg_126_reg_n_3_[21] ;
  wire \j_reg_126_reg_n_3_[22] ;
  wire \j_reg_126_reg_n_3_[23] ;
  wire \j_reg_126_reg_n_3_[24] ;
  wire \j_reg_126_reg_n_3_[25] ;
  wire \j_reg_126_reg_n_3_[26] ;
  wire \j_reg_126_reg_n_3_[27] ;
  wire \j_reg_126_reg_n_3_[28] ;
  wire \j_reg_126_reg_n_3_[29] ;
  wire \j_reg_126_reg_n_3_[2] ;
  wire \j_reg_126_reg_n_3_[30] ;
  wire \j_reg_126_reg_n_3_[3] ;
  wire \j_reg_126_reg_n_3_[4] ;
  wire \j_reg_126_reg_n_3_[5] ;
  wire \j_reg_126_reg_n_3_[6] ;
  wire \j_reg_126_reg_n_3_[7] ;
  wire \j_reg_126_reg_n_3_[8] ;
  wire \j_reg_126_reg_n_3_[9] ;
  wire [3:3]last_blk_width_read_reg_394;
  wire ldata_full_n;
  wire [31:0]localbuffer_V_3_fu_310_p3;
  wire [15:15]localbuffer_V_3_reg_437;
  wire localbuffer_V_3_reg_4370;
  wire \localbuffer_V_3_reg_437[15]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[19]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[1]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[20]_i_2_0 ;
  wire \localbuffer_V_3_reg_437[20]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[21]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[21]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[24]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[24]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[25]_i_2_0 ;
  wire \localbuffer_V_3_reg_437[25]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[26]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[27]_i_2_0 ;
  wire \localbuffer_V_3_reg_437[27]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[27]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[28]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[28]_i_5_n_3 ;
  wire \localbuffer_V_3_reg_437[29]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[29]_i_4_n_3 ;
  wire \localbuffer_V_3_reg_437[2]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[30]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[30]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[30]_i_4_n_3 ;
  wire \localbuffer_V_3_reg_437[31]_i_4_n_3 ;
  wire \localbuffer_V_3_reg_437[31]_i_5_n_3 ;
  wire \localbuffer_V_3_reg_437[31]_i_6_n_3 ;
  wire \localbuffer_V_3_reg_437[31]_i_7_n_3 ;
  wire \localbuffer_V_3_reg_437[31]_i_8_n_3 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_0 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_1 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_n_3 ;
  wire \localbuffer_V_3_reg_437[6]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437[6]_i_4_n_3 ;
  wire \localbuffer_V_3_reg_437_reg[0]_0 ;
  wire \localbuffer_V_3_reg_437_reg[0]_1 ;
  wire \localbuffer_V_3_reg_437_reg[17]_0 ;
  wire \localbuffer_V_3_reg_437_reg[18]_0 ;
  wire \localbuffer_V_3_reg_437_reg[1]_0 ;
  wire \localbuffer_V_3_reg_437_reg[1]_1 ;
  wire \localbuffer_V_3_reg_437_reg[20]_0 ;
  wire \localbuffer_V_3_reg_437_reg[21]_0 ;
  wire \localbuffer_V_3_reg_437_reg[25]_0 ;
  wire \localbuffer_V_3_reg_437_reg[3]_0 ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire \localbuffer_V_3_reg_437_reg[4]_1 ;
  wire \localbuffer_V_3_reg_437_reg[5]_0 ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6]_1 ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[0] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[10] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[11] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[12] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[13] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[14] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[15] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[16] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[17] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[18] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[19] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[1] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[20] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[21] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[22] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[23] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[24] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[25] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[26] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[27] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[28] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[29] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[2] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[30] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[31] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[3] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[4] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[5] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[6] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[7] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[8] ;
  wire \localbuffer_V_3_reg_437_reg_n_3_[9] ;
  wire [31:0]localbuffer_V_fu_80;
  wire \localbuffer_V_fu_80[0]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[10]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[10]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[10]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[11]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[11]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[11]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[11]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[12]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[12]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[12]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[13]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[13]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[13]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[13]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[14]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[14]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[14]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[15]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[15]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[15]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[15]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[16]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[16]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[16]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[17]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[17]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[17]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[17]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[18]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[18]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[18]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[19]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[19]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[19]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[19]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[1]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[1]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[20]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[20]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[20]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[21]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[21]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[21]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[21]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[22]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[22]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[22]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[23]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[23]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[23]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[23]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[24]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[24]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[24]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[25]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[25]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[25]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[25]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[26]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[26]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[26]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[27]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[27]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[27]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[27]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[28]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[28]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[28]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[29]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[29]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[29]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[29]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[2]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[2]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[2]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[2]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[30]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[30]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[30]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_5_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_6_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_7_n_3 ;
  wire \localbuffer_V_fu_80[31]_i_8_n_3 ;
  wire \localbuffer_V_fu_80[3]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[3]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[3]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[4]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[4]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[4]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[5]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[5]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[5]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[6]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[6]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[6]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[7]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[7]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[7]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[7]_i_4_n_3 ;
  wire \localbuffer_V_fu_80[8]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[8]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[8]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[9]_i_1_n_3 ;
  wire \localbuffer_V_fu_80[9]_i_2_n_3 ;
  wire \localbuffer_V_fu_80[9]_i_3_n_3 ;
  wire \localbuffer_V_fu_80[9]_i_4_n_3 ;
  wire [31:0]\localbuffer_V_fu_80_reg[31]_0 ;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mul_32ns_32ns_64_2_1_U122_n_51;
  wire mul_32ns_32ns_64_2_1_U122_n_52;
  wire mul_32ns_32ns_64_2_1_U122_n_53;
  wire mul_32ns_32ns_64_2_1_U122_n_54;
  wire mul_32ns_32ns_64_2_1_U122_n_55;
  wire mul_32ns_32ns_64_2_1_U122_n_56;
  wire mul_32ns_32ns_64_2_1_U122_n_57;
  wire mul_32ns_32ns_64_2_1_U122_n_58;
  wire mul_32ns_32ns_64_2_1_U122_n_59;
  wire mul_32ns_32ns_64_2_1_U122_n_60;
  wire mul_32ns_32ns_64_2_1_U122_n_61;
  wire mul_32ns_32ns_64_2_1_U122_n_62;
  wire mul_32ns_32ns_64_2_1_U122_n_63;
  wire mul_32ns_32ns_64_2_1_U122_n_64;
  wire mul_32ns_32ns_64_2_1_U122_n_65;
  wire mul_32ns_32ns_64_2_1_U122_n_66;
  wire [63:0]mul_ln1310_reg_404;
  wire out_mat_data_empty_n;
  wire [0:0]p_channel_dout;
  wire [63:16]\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 ;
  wire shiftReg_addr;
  wire shiftReg_ce_0;
  wire [31:0]sub_i_fu_179_p2;
  wire sub_i_fu_179_p2_carry__0_i_1_n_3;
  wire sub_i_fu_179_p2_carry__0_i_2_n_3;
  wire sub_i_fu_179_p2_carry__0_i_3_n_3;
  wire sub_i_fu_179_p2_carry__0_i_4_n_3;
  wire sub_i_fu_179_p2_carry__0_n_3;
  wire sub_i_fu_179_p2_carry__0_n_4;
  wire sub_i_fu_179_p2_carry__0_n_5;
  wire sub_i_fu_179_p2_carry__0_n_6;
  wire sub_i_fu_179_p2_carry__1_i_1_n_3;
  wire sub_i_fu_179_p2_carry__1_i_2_n_3;
  wire sub_i_fu_179_p2_carry__1_i_3_n_3;
  wire sub_i_fu_179_p2_carry__1_i_4_n_3;
  wire sub_i_fu_179_p2_carry__1_n_3;
  wire sub_i_fu_179_p2_carry__1_n_4;
  wire sub_i_fu_179_p2_carry__1_n_5;
  wire sub_i_fu_179_p2_carry__1_n_6;
  wire sub_i_fu_179_p2_carry__2_i_1_n_3;
  wire sub_i_fu_179_p2_carry__2_i_2_n_3;
  wire sub_i_fu_179_p2_carry__2_i_3_n_3;
  wire sub_i_fu_179_p2_carry__2_i_4_n_3;
  wire sub_i_fu_179_p2_carry__2_n_3;
  wire sub_i_fu_179_p2_carry__2_n_4;
  wire sub_i_fu_179_p2_carry__2_n_5;
  wire sub_i_fu_179_p2_carry__2_n_6;
  wire sub_i_fu_179_p2_carry__3_i_1_n_3;
  wire sub_i_fu_179_p2_carry__3_i_2_n_3;
  wire sub_i_fu_179_p2_carry__3_i_3_n_3;
  wire sub_i_fu_179_p2_carry__3_i_4_n_3;
  wire sub_i_fu_179_p2_carry__3_n_3;
  wire sub_i_fu_179_p2_carry__3_n_4;
  wire sub_i_fu_179_p2_carry__3_n_5;
  wire sub_i_fu_179_p2_carry__3_n_6;
  wire sub_i_fu_179_p2_carry__4_i_1_n_3;
  wire sub_i_fu_179_p2_carry__4_i_2_n_3;
  wire sub_i_fu_179_p2_carry__4_i_3_n_3;
  wire sub_i_fu_179_p2_carry__4_i_4_n_3;
  wire sub_i_fu_179_p2_carry__4_n_3;
  wire sub_i_fu_179_p2_carry__4_n_4;
  wire sub_i_fu_179_p2_carry__4_n_5;
  wire sub_i_fu_179_p2_carry__4_n_6;
  wire sub_i_fu_179_p2_carry__5_i_1_n_3;
  wire sub_i_fu_179_p2_carry__5_i_2_n_3;
  wire sub_i_fu_179_p2_carry__5_i_3_n_3;
  wire sub_i_fu_179_p2_carry__5_i_4_n_3;
  wire sub_i_fu_179_p2_carry__5_n_3;
  wire sub_i_fu_179_p2_carry__5_n_4;
  wire sub_i_fu_179_p2_carry__5_n_5;
  wire sub_i_fu_179_p2_carry__5_n_6;
  wire sub_i_fu_179_p2_carry__6_i_1_n_3;
  wire sub_i_fu_179_p2_carry__6_i_2_n_3;
  wire sub_i_fu_179_p2_carry__6_i_3_n_3;
  wire sub_i_fu_179_p2_carry__6_n_5;
  wire sub_i_fu_179_p2_carry__6_n_6;
  wire sub_i_fu_179_p2_carry_i_1_n_3;
  wire sub_i_fu_179_p2_carry_i_2_n_3;
  wire sub_i_fu_179_p2_carry_i_3_n_3;
  wire sub_i_fu_179_p2_carry_i_4_n_3;
  wire sub_i_fu_179_p2_carry_n_3;
  wire sub_i_fu_179_p2_carry_n_4;
  wire sub_i_fu_179_p2_carry_n_5;
  wire sub_i_fu_179_p2_carry_n_6;
  wire [31:0]sub_i_reg_399;
  wire [16:0]tmp_product__0;
  wire [7:0]zext_ln208_reg_428;
  wire [7:0]\zext_ln208_reg_428_reg[7]_0 ;
  wire [3:0]NLW_bLast_fu_216_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_216_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_216_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_216_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1324_fu_199_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_199_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_194_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_194_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_194_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_194_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_reg_126_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_126_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_179_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_179_p2_carry__6_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(localbuffer_V_fu_80[0]),
        .I1(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I2(zext_ln208_reg_428[0]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(localbuffer_V_fu_80[10]),
        .I1(\localbuffer_V_fu_80[10]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(localbuffer_V_fu_80[11]),
        .I1(\localbuffer_V_fu_80[11]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(localbuffer_V_fu_80[12]),
        .I1(\localbuffer_V_fu_80[12]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(localbuffer_V_fu_80[13]),
        .I1(\localbuffer_V_fu_80[13]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(localbuffer_V_fu_80[14]),
        .I1(\localbuffer_V_fu_80[14]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(localbuffer_V_fu_80[15]),
        .I1(\localbuffer_V_fu_80[15]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(localbuffer_V_fu_80[16]),
        .I1(\localbuffer_V_fu_80[16]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(localbuffer_V_fu_80[17]),
        .I1(\localbuffer_V_fu_80[17]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(localbuffer_V_fu_80[18]),
        .I1(\localbuffer_V_fu_80[18]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(localbuffer_V_fu_80[19]),
        .I1(\localbuffer_V_fu_80[19]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\localbuffer_V_fu_80[1]_i_2_n_3 ),
        .I1(\SRL_SIG[0][31]_i_3_n_3 ),
        .I2(localbuffer_V_fu_80[1]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(localbuffer_V_fu_80[20]),
        .I1(\localbuffer_V_fu_80[20]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(localbuffer_V_fu_80[21]),
        .I1(\localbuffer_V_fu_80[21]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(localbuffer_V_fu_80[22]),
        .I1(\localbuffer_V_fu_80[22]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(localbuffer_V_fu_80[23]),
        .I1(\localbuffer_V_fu_80[23]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(localbuffer_V_fu_80[24]),
        .I1(\localbuffer_V_fu_80[24]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(localbuffer_V_fu_80[25]),
        .I1(\localbuffer_V_fu_80[25]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(localbuffer_V_fu_80[26]),
        .I1(\localbuffer_V_fu_80[26]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(localbuffer_V_fu_80[27]),
        .I1(\localbuffer_V_fu_80[27]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(localbuffer_V_fu_80[28]),
        .I1(\localbuffer_V_fu_80[28]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(localbuffer_V_fu_80[29]),
        .I1(\localbuffer_V_fu_80[29]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\localbuffer_V_fu_80[2]_i_2_n_3 ),
        .I1(\SRL_SIG[0][31]_i_3_n_3 ),
        .I2(localbuffer_V_fu_80[2]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][30]_i_1__1 
       (.I0(localbuffer_V_fu_80[30]),
        .I1(\localbuffer_V_fu_80[30]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(icmp_ln878_reg_433),
        .I4(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(localbuffer_V_fu_80[31]),
        .I1(\localbuffer_V_fu_80[31]_i_3_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hF7)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(ap_CS_fsm_state7),
        .I1(ldata_full_n),
        .I2(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .O(\SRL_SIG[0][31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\localbuffer_V_fu_80[3]_i_2_n_3 ),
        .I1(\SRL_SIG[0][31]_i_3_n_3 ),
        .I2(localbuffer_V_fu_80[3]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(localbuffer_V_fu_80[4]),
        .I1(\localbuffer_V_fu_80[4]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(localbuffer_V_fu_80[5]),
        .I1(\localbuffer_V_fu_80[5]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(localbuffer_V_fu_80[6]),
        .I1(\localbuffer_V_fu_80[6]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(localbuffer_V_fu_80[7]),
        .I1(\localbuffer_V_fu_80[7]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(localbuffer_V_fu_80[8]),
        .I1(\localbuffer_V_fu_80[8]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(localbuffer_V_fu_80[9]),
        .I1(\localbuffer_V_fu_80[9]_i_2_n_3 ),
        .I2(\SRL_SIG[0][31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q),
        .I2(ap_CS_fsm_state7),
        .I3(ldata_full_n),
        .I4(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(ldata_full_n),
        .I3(out_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1324_reg_414_reg_n_3_[0] ),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln878_reg_433),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(ldata_full_n),
        .I2(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[4]_i_3_n_3 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\filled_V_reg_137_reg_n_3_[1] ),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(\filled_V_reg_137_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[5] ),
        .I5(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\ap_CS_fsm[4]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(icmp_ln1324_fu_199_p2),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F00088008800)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state3),
        .I5(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  CARRY4 bLast_fu_216_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_216_p2_carry_n_3,bLast_fu_216_p2_carry_n_4,bLast_fu_216_p2_carry_n_5,bLast_fu_216_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_216_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_216_p2_carry_i_1_n_3,bLast_fu_216_p2_carry_i_2_n_3,bLast_fu_216_p2_carry_i_3_n_3,bLast_fu_216_p2_carry_i_4_n_3}));
  CARRY4 bLast_fu_216_p2_carry__0
       (.CI(bLast_fu_216_p2_carry_n_3),
        .CO({bLast_fu_216_p2_carry__0_n_3,bLast_fu_216_p2_carry__0_n_4,bLast_fu_216_p2_carry__0_n_5,bLast_fu_216_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_216_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_216_p2_carry__0_i_1_n_3,bLast_fu_216_p2_carry__0_i_2_n_3,bLast_fu_216_p2_carry__0_i_3_n_3,bLast_fu_216_p2_carry__0_i_4_n_3}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__0_i_1
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[23] ),
        .I2(sub_i_reg_399[23]),
        .I3(bLast_fu_216_p2_carry__0_i_5_n_3),
        .O(bLast_fu_216_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__0_i_2
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[18] ),
        .I2(sub_i_reg_399[18]),
        .I3(bLast_fu_216_p2_carry__0_i_6_n_3),
        .O(bLast_fu_216_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__0_i_3
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[15] ),
        .I2(sub_i_reg_399[15]),
        .I3(bLast_fu_216_p2_carry__0_i_7_n_3),
        .O(bLast_fu_216_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__0_i_4
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[13] ),
        .I2(sub_i_reg_399[13]),
        .I3(bLast_fu_216_p2_carry__0_i_8_n_3),
        .O(bLast_fu_216_p2_carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__0_i_5
       (.I0(\j_reg_126_reg_n_3_[22] ),
        .I1(sub_i_reg_399[22]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[21] ),
        .I4(sub_i_reg_399[21]),
        .O(bLast_fu_216_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__0_i_6
       (.I0(\j_reg_126_reg_n_3_[20] ),
        .I1(sub_i_reg_399[20]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[19] ),
        .I4(sub_i_reg_399[19]),
        .O(bLast_fu_216_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__0_i_7
       (.I0(\j_reg_126_reg_n_3_[16] ),
        .I1(sub_i_reg_399[16]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[17] ),
        .I4(sub_i_reg_399[17]),
        .O(bLast_fu_216_p2_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__0_i_8
       (.I0(\j_reg_126_reg_n_3_[12] ),
        .I1(sub_i_reg_399[12]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[14] ),
        .I4(sub_i_reg_399[14]),
        .O(bLast_fu_216_p2_carry__0_i_8_n_3));
  CARRY4 bLast_fu_216_p2_carry__1
       (.CI(bLast_fu_216_p2_carry__0_n_3),
        .CO({NLW_bLast_fu_216_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_216_p2,bLast_fu_216_p2_carry__1_n_5,bLast_fu_216_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_216_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_216_p2_carry__1_i_1_n_3,bLast_fu_216_p2_carry__1_i_2_n_3,bLast_fu_216_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__1_i_1
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[30] ),
        .I2(sub_i_reg_399[30]),
        .I3(sub_i_reg_399[31]),
        .O(bLast_fu_216_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__1_i_2
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[29] ),
        .I2(sub_i_reg_399[29]),
        .I3(bLast_fu_216_p2_carry__1_i_4_n_3),
        .O(bLast_fu_216_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry__1_i_3
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[26] ),
        .I2(sub_i_reg_399[26]),
        .I3(bLast_fu_216_p2_carry__1_i_5_n_3),
        .O(bLast_fu_216_p2_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__1_i_4
       (.I0(\j_reg_126_reg_n_3_[27] ),
        .I1(sub_i_reg_399[27]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[28] ),
        .I4(sub_i_reg_399[28]),
        .O(bLast_fu_216_p2_carry__1_i_4_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry__1_i_5
       (.I0(\j_reg_126_reg_n_3_[24] ),
        .I1(sub_i_reg_399[24]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[25] ),
        .I4(sub_i_reg_399[25]),
        .O(bLast_fu_216_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry_i_1
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[11] ),
        .I2(sub_i_reg_399[11]),
        .I3(bLast_fu_216_p2_carry_i_5_n_3),
        .O(bLast_fu_216_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry_i_2
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[6] ),
        .I2(sub_i_reg_399[6]),
        .I3(bLast_fu_216_p2_carry_i_6_n_3),
        .O(bLast_fu_216_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry_i_3
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[5] ),
        .I2(sub_i_reg_399[5]),
        .I3(bLast_fu_216_p2_carry_i_7_n_3),
        .O(bLast_fu_216_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_216_p2_carry_i_4
       (.I0(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I1(\j_reg_126_reg_n_3_[2] ),
        .I2(sub_i_reg_399[2]),
        .I3(bLast_fu_216_p2_carry_i_8_n_3),
        .O(bLast_fu_216_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry_i_5
       (.I0(\j_reg_126_reg_n_3_[9] ),
        .I1(sub_i_reg_399[9]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[10] ),
        .I4(sub_i_reg_399[10]),
        .O(bLast_fu_216_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry_i_6
       (.I0(\j_reg_126_reg_n_3_[7] ),
        .I1(sub_i_reg_399[7]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[8] ),
        .I4(sub_i_reg_399[8]),
        .O(bLast_fu_216_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry_i_7
       (.I0(\j_reg_126_reg_n_3_[3] ),
        .I1(sub_i_reg_399[3]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[4] ),
        .I4(sub_i_reg_399[4]),
        .O(bLast_fu_216_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_216_p2_carry_i_8
       (.I0(\j_reg_126_reg_n_3_[0] ),
        .I1(sub_i_reg_399[0]),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(\j_reg_126_reg_n_3_[1] ),
        .I4(sub_i_reg_399[1]),
        .O(bLast_fu_216_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \bLast_reg_418[0]_i_1 
       (.I0(bLast_reg_418),
        .I1(icmp_ln1324_fu_199_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(bLast_fu_216_p2),
        .O(\bLast_reg_418[0]_i_1_n_3 ));
  FDRE \bLast_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_418[0]_i_1_n_3 ),
        .Q(bLast_reg_418),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(cols_bound_per_npc_read_reg_377[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(cols_bound_per_npc_read_reg_377[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(cols_bound_per_npc_read_reg_377[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(cols_bound_per_npc_read_reg_377[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(cols_bound_per_npc_read_reg_377[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(cols_bound_per_npc_read_reg_377[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(cols_bound_per_npc_read_reg_377[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(cols_bound_per_npc_read_reg_377[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(cols_bound_per_npc_read_reg_377[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(cols_bound_per_npc_read_reg_377[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(cols_bound_per_npc_read_reg_377[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(cols_bound_per_npc_read_reg_377[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(cols_bound_per_npc_read_reg_377[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(cols_bound_per_npc_read_reg_377[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(cols_bound_per_npc_read_reg_377[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(cols_bound_per_npc_read_reg_377[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(cols_bound_per_npc_read_reg_377[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(cols_bound_per_npc_read_reg_377[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(cols_bound_per_npc_read_reg_377[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(cols_bound_per_npc_read_reg_377[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(cols_bound_per_npc_read_reg_377[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(cols_bound_per_npc_read_reg_377[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(cols_bound_per_npc_read_reg_377[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(cols_bound_per_npc_read_reg_377[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(cols_bound_per_npc_read_reg_377[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(cols_bound_per_npc_read_reg_377[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(cols_bound_per_npc_read_reg_377[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(cols_bound_per_npc_read_reg_377[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(cols_bound_per_npc_read_reg_377[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(cols_bound_per_npc_read_reg_377[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(cols_bound_per_npc_read_reg_377[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(cols_bound_per_npc_read_reg_377[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \filled_V_1_reg_442[0]_i_1 
       (.I0(filled_V_1_reg_442_reg[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[0] ),
        .O(\filled_V_reg_137_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \filled_V_1_reg_442[1]_i_1 
       (.I0(filled_V_1_reg_442_reg[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[1] ),
        .O(\filled_V_reg_137_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \filled_V_1_reg_442[2]_i_1 
       (.I0(\filled_V_reg_137_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(filled_V_1_reg_442_reg[2]),
        .O(\filled_V_reg_137_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h4B444B4B4BBB4B4B)) 
    \filled_V_1_reg_442[3]_i_1 
       (.I0(last_blk_width_read_reg_394),
        .I1(bLast_reg_418),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(filled_V_1_reg_442_reg[3]),
        .O(filled_V_1_fu_327_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT4 #(
    .INIT(16'h6656)) 
    \filled_V_1_reg_442[4]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(bLast_reg_418),
        .I3(last_blk_width_read_reg_394),
        .O(filled_V_1_fu_327_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \filled_V_1_reg_442[5]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_Mat2Axi_fu_60_out_mat_419_read));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'h0000008A)) 
    \filled_V_1_reg_442[5]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(last_blk_width_read_reg_394),
        .I2(bLast_reg_418),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I4(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(filled_V_1_fu_327_p2[5]));
  FDRE \filled_V_1_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(\filled_V_reg_137_reg[2]_0 [0]),
        .Q(filled_V_1_reg_442_reg[0]),
        .R(1'b0));
  FDRE \filled_V_1_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(\filled_V_reg_137_reg[2]_0 [1]),
        .Q(filled_V_1_reg_442_reg[1]),
        .R(1'b0));
  FDRE \filled_V_1_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(\filled_V_reg_137_reg[2]_0 [2]),
        .Q(filled_V_1_reg_442_reg[2]),
        .R(1'b0));
  FDRE \filled_V_1_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(filled_V_1_fu_327_p2[3]),
        .Q(filled_V_1_reg_442_reg[3]),
        .R(1'b0));
  FDRE \filled_V_1_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(filled_V_1_fu_327_p2[4]),
        .Q(filled_V_1_reg_442_reg[4]),
        .R(1'b0));
  FDRE \filled_V_1_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(grp_Mat2Axi_fu_60_out_mat_419_read),
        .D(filled_V_1_fu_327_p2[5]),
        .Q(filled_V_1_reg_442_reg[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB00)) 
    \filled_V_reg_137[5]_i_1 
       (.I0(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(ap_CS_fsm_state3),
        .O(filled_V_reg_137));
  LUT3 #(
    .INIT(8'h04)) 
    \filled_V_reg_137[5]_i_2 
       (.I0(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(filled_V_reg_1370));
  FDRE \filled_V_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[0]),
        .Q(\filled_V_reg_137_reg_n_3_[0] ),
        .R(filled_V_reg_137));
  FDRE \filled_V_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[1]),
        .Q(\filled_V_reg_137_reg_n_3_[1] ),
        .R(filled_V_reg_137));
  FDRE \filled_V_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[2]),
        .Q(\filled_V_reg_137_reg_n_3_[2] ),
        .R(filled_V_reg_137));
  FDRE \filled_V_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[3]),
        .Q(\filled_V_reg_137_reg_n_3_[3] ),
        .R(filled_V_reg_137));
  FDRE \filled_V_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[4]),
        .Q(\filled_V_reg_137_reg_n_3_[4] ),
        .R(filled_V_reg_137));
  FDRE \filled_V_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(filled_V_1_reg_442_reg[5]),
        .Q(\filled_V_reg_137_reg_n_3_[5] ),
        .R(filled_V_reg_137));
  CARRY4 icmp_ln1324_fu_199_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1324_fu_199_p2_carry_n_3,icmp_ln1324_fu_199_p2_carry_n_4,icmp_ln1324_fu_199_p2_carry_n_5,icmp_ln1324_fu_199_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_199_p2_carry_i_1_n_3,icmp_ln1324_fu_199_p2_carry_i_2_n_3,icmp_ln1324_fu_199_p2_carry_i_3_n_3,icmp_ln1324_fu_199_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1324_fu_199_p2_carry__0
       (.CI(icmp_ln1324_fu_199_p2_carry_n_3),
        .CO({icmp_ln1324_fu_199_p2_carry__0_n_3,icmp_ln1324_fu_199_p2_carry__0_n_4,icmp_ln1324_fu_199_p2_carry__0_n_5,icmp_ln1324_fu_199_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_199_p2_carry__0_i_1_n_3,icmp_ln1324_fu_199_p2_carry__0_i_2_n_3,icmp_ln1324_fu_199_p2_carry__0_i_3_n_3,icmp_ln1324_fu_199_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_115_reg[21]),
        .I1(mul_ln1310_reg_404[21]),
        .I2(indvar_flatten_reg_115_reg[22]),
        .I3(mul_ln1310_reg_404[22]),
        .I4(mul_ln1310_reg_404[23]),
        .I5(indvar_flatten_reg_115_reg[23]),
        .O(icmp_ln1324_fu_199_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_115_reg[19]),
        .I1(mul_ln1310_reg_404[19]),
        .I2(indvar_flatten_reg_115_reg[18]),
        .I3(mul_ln1310_reg_404[18]),
        .I4(mul_ln1310_reg_404[20]),
        .I5(indvar_flatten_reg_115_reg[20]),
        .O(icmp_ln1324_fu_199_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_115_reg[15]),
        .I1(mul_ln1310_reg_404[15]),
        .I2(indvar_flatten_reg_115_reg[16]),
        .I3(mul_ln1310_reg_404[16]),
        .I4(mul_ln1310_reg_404[17]),
        .I5(indvar_flatten_reg_115_reg[17]),
        .O(icmp_ln1324_fu_199_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_115_reg[12]),
        .I1(mul_ln1310_reg_404[12]),
        .I2(indvar_flatten_reg_115_reg[13]),
        .I3(mul_ln1310_reg_404[13]),
        .I4(mul_ln1310_reg_404[14]),
        .I5(indvar_flatten_reg_115_reg[14]),
        .O(icmp_ln1324_fu_199_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln1324_fu_199_p2_carry__1
       (.CI(icmp_ln1324_fu_199_p2_carry__0_n_3),
        .CO({icmp_ln1324_fu_199_p2_carry__1_n_3,icmp_ln1324_fu_199_p2_carry__1_n_4,icmp_ln1324_fu_199_p2_carry__1_n_5,icmp_ln1324_fu_199_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_199_p2_carry__1_i_1_n_3,icmp_ln1324_fu_199_p2_carry__1_i_2_n_3,icmp_ln1324_fu_199_p2_carry__1_i_3_n_3,icmp_ln1324_fu_199_p2_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__1_i_1
       (.I0(indvar_flatten_reg_115_reg[35]),
        .I1(mul_ln1310_reg_404[35]),
        .I2(indvar_flatten_reg_115_reg[33]),
        .I3(mul_ln1310_reg_404[33]),
        .I4(mul_ln1310_reg_404[34]),
        .I5(indvar_flatten_reg_115_reg[34]),
        .O(icmp_ln1324_fu_199_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_115_reg[30]),
        .I1(mul_ln1310_reg_404[30]),
        .I2(indvar_flatten_reg_115_reg[31]),
        .I3(mul_ln1310_reg_404[31]),
        .I4(mul_ln1310_reg_404[32]),
        .I5(indvar_flatten_reg_115_reg[32]),
        .O(icmp_ln1324_fu_199_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_115_reg[27]),
        .I1(mul_ln1310_reg_404[27]),
        .I2(indvar_flatten_reg_115_reg[28]),
        .I3(mul_ln1310_reg_404[28]),
        .I4(mul_ln1310_reg_404[29]),
        .I5(indvar_flatten_reg_115_reg[29]),
        .O(icmp_ln1324_fu_199_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__1_i_4
       (.I0(indvar_flatten_reg_115_reg[24]),
        .I1(mul_ln1310_reg_404[24]),
        .I2(indvar_flatten_reg_115_reg[25]),
        .I3(mul_ln1310_reg_404[25]),
        .I4(mul_ln1310_reg_404[26]),
        .I5(indvar_flatten_reg_115_reg[26]),
        .O(icmp_ln1324_fu_199_p2_carry__1_i_4_n_3));
  CARRY4 icmp_ln1324_fu_199_p2_carry__2
       (.CI(icmp_ln1324_fu_199_p2_carry__1_n_3),
        .CO({icmp_ln1324_fu_199_p2_carry__2_n_3,icmp_ln1324_fu_199_p2_carry__2_n_4,icmp_ln1324_fu_199_p2_carry__2_n_5,icmp_ln1324_fu_199_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_199_p2_carry__2_i_1_n_3,icmp_ln1324_fu_199_p2_carry__2_i_2_n_3,icmp_ln1324_fu_199_p2_carry__2_i_3_n_3,icmp_ln1324_fu_199_p2_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__2_i_1
       (.I0(indvar_flatten_reg_115_reg[45]),
        .I1(mul_ln1310_reg_404[45]),
        .I2(indvar_flatten_reg_115_reg[46]),
        .I3(mul_ln1310_reg_404[46]),
        .I4(mul_ln1310_reg_404[47]),
        .I5(indvar_flatten_reg_115_reg[47]),
        .O(icmp_ln1324_fu_199_p2_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__2_i_2
       (.I0(indvar_flatten_reg_115_reg[42]),
        .I1(mul_ln1310_reg_404[42]),
        .I2(indvar_flatten_reg_115_reg[43]),
        .I3(mul_ln1310_reg_404[43]),
        .I4(mul_ln1310_reg_404[44]),
        .I5(indvar_flatten_reg_115_reg[44]),
        .O(icmp_ln1324_fu_199_p2_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__2_i_3
       (.I0(indvar_flatten_reg_115_reg[39]),
        .I1(mul_ln1310_reg_404[39]),
        .I2(indvar_flatten_reg_115_reg[40]),
        .I3(mul_ln1310_reg_404[40]),
        .I4(mul_ln1310_reg_404[41]),
        .I5(indvar_flatten_reg_115_reg[41]),
        .O(icmp_ln1324_fu_199_p2_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__2_i_4
       (.I0(indvar_flatten_reg_115_reg[37]),
        .I1(mul_ln1310_reg_404[37]),
        .I2(indvar_flatten_reg_115_reg[36]),
        .I3(mul_ln1310_reg_404[36]),
        .I4(mul_ln1310_reg_404[38]),
        .I5(indvar_flatten_reg_115_reg[38]),
        .O(icmp_ln1324_fu_199_p2_carry__2_i_4_n_3));
  CARRY4 icmp_ln1324_fu_199_p2_carry__3
       (.CI(icmp_ln1324_fu_199_p2_carry__2_n_3),
        .CO({icmp_ln1324_fu_199_p2_carry__3_n_3,icmp_ln1324_fu_199_p2_carry__3_n_4,icmp_ln1324_fu_199_p2_carry__3_n_5,icmp_ln1324_fu_199_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_199_p2_carry__3_i_1_n_3,icmp_ln1324_fu_199_p2_carry__3_i_2_n_3,icmp_ln1324_fu_199_p2_carry__3_i_3_n_3,icmp_ln1324_fu_199_p2_carry__3_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__3_i_1
       (.I0(indvar_flatten_reg_115_reg[57]),
        .I1(mul_ln1310_reg_404[57]),
        .I2(indvar_flatten_reg_115_reg[58]),
        .I3(mul_ln1310_reg_404[58]),
        .I4(mul_ln1310_reg_404[59]),
        .I5(indvar_flatten_reg_115_reg[59]),
        .O(icmp_ln1324_fu_199_p2_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__3_i_2
       (.I0(indvar_flatten_reg_115_reg[54]),
        .I1(mul_ln1310_reg_404[54]),
        .I2(indvar_flatten_reg_115_reg[55]),
        .I3(mul_ln1310_reg_404[55]),
        .I4(mul_ln1310_reg_404[56]),
        .I5(indvar_flatten_reg_115_reg[56]),
        .O(icmp_ln1324_fu_199_p2_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__3_i_3
       (.I0(indvar_flatten_reg_115_reg[53]),
        .I1(mul_ln1310_reg_404[53]),
        .I2(indvar_flatten_reg_115_reg[51]),
        .I3(mul_ln1310_reg_404[51]),
        .I4(mul_ln1310_reg_404[52]),
        .I5(indvar_flatten_reg_115_reg[52]),
        .O(icmp_ln1324_fu_199_p2_carry__3_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__3_i_4
       (.I0(indvar_flatten_reg_115_reg[48]),
        .I1(mul_ln1310_reg_404[48]),
        .I2(indvar_flatten_reg_115_reg[49]),
        .I3(mul_ln1310_reg_404[49]),
        .I4(mul_ln1310_reg_404[50]),
        .I5(indvar_flatten_reg_115_reg[50]),
        .O(icmp_ln1324_fu_199_p2_carry__3_i_4_n_3));
  CARRY4 icmp_ln1324_fu_199_p2_carry__4
       (.CI(icmp_ln1324_fu_199_p2_carry__3_n_3),
        .CO({NLW_icmp_ln1324_fu_199_p2_carry__4_CO_UNCONNECTED[3:2],icmp_ln1324_fu_199_p2,icmp_ln1324_fu_199_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_199_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1324_fu_199_p2_carry__4_i_1_n_3,icmp_ln1324_fu_199_p2_carry__4_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1324_fu_199_p2_carry__4_i_1
       (.I0(mul_ln1310_reg_404[63]),
        .I1(indvar_flatten_reg_115_reg[63]),
        .O(icmp_ln1324_fu_199_p2_carry__4_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry__4_i_2
       (.I0(indvar_flatten_reg_115_reg[60]),
        .I1(mul_ln1310_reg_404[60]),
        .I2(indvar_flatten_reg_115_reg[61]),
        .I3(mul_ln1310_reg_404[61]),
        .I4(mul_ln1310_reg_404[62]),
        .I5(indvar_flatten_reg_115_reg[62]),
        .O(icmp_ln1324_fu_199_p2_carry__4_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry_i_1
       (.I0(indvar_flatten_reg_115_reg[9]),
        .I1(mul_ln1310_reg_404[9]),
        .I2(indvar_flatten_reg_115_reg[10]),
        .I3(mul_ln1310_reg_404[10]),
        .I4(mul_ln1310_reg_404[11]),
        .I5(indvar_flatten_reg_115_reg[11]),
        .O(icmp_ln1324_fu_199_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry_i_2
       (.I0(indvar_flatten_reg_115_reg[6]),
        .I1(mul_ln1310_reg_404[6]),
        .I2(indvar_flatten_reg_115_reg[7]),
        .I3(mul_ln1310_reg_404[7]),
        .I4(mul_ln1310_reg_404[8]),
        .I5(indvar_flatten_reg_115_reg[8]),
        .O(icmp_ln1324_fu_199_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry_i_3
       (.I0(indvar_flatten_reg_115_reg[4]),
        .I1(mul_ln1310_reg_404[4]),
        .I2(indvar_flatten_reg_115_reg[3]),
        .I3(mul_ln1310_reg_404[3]),
        .I4(mul_ln1310_reg_404[5]),
        .I5(indvar_flatten_reg_115_reg[5]),
        .O(icmp_ln1324_fu_199_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_199_p2_carry_i_4
       (.I0(indvar_flatten_reg_115_reg[1]),
        .I1(mul_ln1310_reg_404[1]),
        .I2(indvar_flatten_reg_115_reg[0]),
        .I3(mul_ln1310_reg_404[0]),
        .I4(mul_ln1310_reg_404[2]),
        .I5(indvar_flatten_reg_115_reg[2]),
        .O(icmp_ln1324_fu_199_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_414[0]_i_1 
       (.I0(icmp_ln1324_fu_199_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(\icmp_ln1324_reg_414_reg_n_3_[0] ),
        .O(\icmp_ln1324_reg_414[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_414_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1324_reg_414_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .O(\icmp_ln1324_reg_414_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln1324_reg_414_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_414_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1324_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_414[0]_i_1_n_3 ),
        .Q(\icmp_ln1324_reg_414_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_194_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1329_fu_194_p2_carry_n_3,icmp_ln1329_fu_194_p2_carry_n_4,icmp_ln1329_fu_194_p2_carry_n_5,icmp_ln1329_fu_194_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_194_p2_carry_i_1_n_3,icmp_ln1329_fu_194_p2_carry_i_2_n_3,icmp_ln1329_fu_194_p2_carry_i_3_n_3,icmp_ln1329_fu_194_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1329_fu_194_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_194_p2_carry_i_5_n_3,icmp_ln1329_fu_194_p2_carry_i_6_n_3,icmp_ln1329_fu_194_p2_carry_i_7_n_3,icmp_ln1329_fu_194_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_194_p2_carry__0
       (.CI(icmp_ln1329_fu_194_p2_carry_n_3),
        .CO({icmp_ln1329_fu_194_p2_carry__0_n_3,icmp_ln1329_fu_194_p2_carry__0_n_4,icmp_ln1329_fu_194_p2_carry__0_n_5,icmp_ln1329_fu_194_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_194_p2_carry__0_i_1_n_3,icmp_ln1329_fu_194_p2_carry__0_i_2_n_3,icmp_ln1329_fu_194_p2_carry__0_i_3_n_3,icmp_ln1329_fu_194_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1329_fu_194_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_194_p2_carry__0_i_5_n_3,icmp_ln1329_fu_194_p2_carry__0_i_6_n_3,icmp_ln1329_fu_194_p2_carry__0_i_7_n_3,icmp_ln1329_fu_194_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_377[15]),
        .I1(\j_reg_126_reg_n_3_[15] ),
        .I2(cols_bound_per_npc_read_reg_377[14]),
        .I3(\j_reg_126_reg_n_3_[14] ),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_377[13]),
        .I1(\j_reg_126_reg_n_3_[13] ),
        .I2(cols_bound_per_npc_read_reg_377[12]),
        .I3(\j_reg_126_reg_n_3_[12] ),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_377[11]),
        .I1(\j_reg_126_reg_n_3_[11] ),
        .I2(cols_bound_per_npc_read_reg_377[10]),
        .I3(\j_reg_126_reg_n_3_[10] ),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_377[9]),
        .I1(\j_reg_126_reg_n_3_[9] ),
        .I2(cols_bound_per_npc_read_reg_377[8]),
        .I3(\j_reg_126_reg_n_3_[8] ),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__0_i_5
       (.I0(\j_reg_126_reg_n_3_[15] ),
        .I1(cols_bound_per_npc_read_reg_377[15]),
        .I2(\j_reg_126_reg_n_3_[14] ),
        .I3(cols_bound_per_npc_read_reg_377[14]),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__0_i_6
       (.I0(\j_reg_126_reg_n_3_[13] ),
        .I1(cols_bound_per_npc_read_reg_377[13]),
        .I2(\j_reg_126_reg_n_3_[12] ),
        .I3(cols_bound_per_npc_read_reg_377[12]),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__0_i_7
       (.I0(\j_reg_126_reg_n_3_[11] ),
        .I1(cols_bound_per_npc_read_reg_377[11]),
        .I2(\j_reg_126_reg_n_3_[10] ),
        .I3(cols_bound_per_npc_read_reg_377[10]),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__0_i_8
       (.I0(\j_reg_126_reg_n_3_[9] ),
        .I1(cols_bound_per_npc_read_reg_377[9]),
        .I2(\j_reg_126_reg_n_3_[8] ),
        .I3(cols_bound_per_npc_read_reg_377[8]),
        .O(icmp_ln1329_fu_194_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_194_p2_carry__1
       (.CI(icmp_ln1329_fu_194_p2_carry__0_n_3),
        .CO({icmp_ln1329_fu_194_p2_carry__1_n_3,icmp_ln1329_fu_194_p2_carry__1_n_4,icmp_ln1329_fu_194_p2_carry__1_n_5,icmp_ln1329_fu_194_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_194_p2_carry__1_i_1_n_3,icmp_ln1329_fu_194_p2_carry__1_i_2_n_3,icmp_ln1329_fu_194_p2_carry__1_i_3_n_3,icmp_ln1329_fu_194_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln1329_fu_194_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_194_p2_carry__1_i_5_n_3,icmp_ln1329_fu_194_p2_carry__1_i_6_n_3,icmp_ln1329_fu_194_p2_carry__1_i_7_n_3,icmp_ln1329_fu_194_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_377[23]),
        .I1(\j_reg_126_reg_n_3_[23] ),
        .I2(cols_bound_per_npc_read_reg_377[22]),
        .I3(\j_reg_126_reg_n_3_[22] ),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_377[21]),
        .I1(\j_reg_126_reg_n_3_[21] ),
        .I2(cols_bound_per_npc_read_reg_377[20]),
        .I3(\j_reg_126_reg_n_3_[20] ),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_377[19]),
        .I1(\j_reg_126_reg_n_3_[19] ),
        .I2(cols_bound_per_npc_read_reg_377[18]),
        .I3(\j_reg_126_reg_n_3_[18] ),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_377[17]),
        .I1(\j_reg_126_reg_n_3_[17] ),
        .I2(cols_bound_per_npc_read_reg_377[16]),
        .I3(\j_reg_126_reg_n_3_[16] ),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__1_i_5
       (.I0(\j_reg_126_reg_n_3_[23] ),
        .I1(cols_bound_per_npc_read_reg_377[23]),
        .I2(\j_reg_126_reg_n_3_[22] ),
        .I3(cols_bound_per_npc_read_reg_377[22]),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__1_i_6
       (.I0(\j_reg_126_reg_n_3_[21] ),
        .I1(cols_bound_per_npc_read_reg_377[21]),
        .I2(\j_reg_126_reg_n_3_[20] ),
        .I3(cols_bound_per_npc_read_reg_377[20]),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__1_i_7
       (.I0(\j_reg_126_reg_n_3_[19] ),
        .I1(cols_bound_per_npc_read_reg_377[19]),
        .I2(\j_reg_126_reg_n_3_[18] ),
        .I3(cols_bound_per_npc_read_reg_377[18]),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__1_i_8
       (.I0(\j_reg_126_reg_n_3_[17] ),
        .I1(cols_bound_per_npc_read_reg_377[17]),
        .I2(\j_reg_126_reg_n_3_[16] ),
        .I3(cols_bound_per_npc_read_reg_377[16]),
        .O(icmp_ln1329_fu_194_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_194_p2_carry__2
       (.CI(icmp_ln1329_fu_194_p2_carry__1_n_3),
        .CO({icmp_ln1329_fu_194_p2_carry__2_n_3,icmp_ln1329_fu_194_p2_carry__2_n_4,icmp_ln1329_fu_194_p2_carry__2_n_5,icmp_ln1329_fu_194_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_194_p2_carry__2_i_1_n_3,icmp_ln1329_fu_194_p2_carry__2_i_2_n_3,icmp_ln1329_fu_194_p2_carry__2_i_3_n_3,icmp_ln1329_fu_194_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln1329_fu_194_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_194_p2_carry__2_i_5_n_3,icmp_ln1329_fu_194_p2_carry__2_i_6_n_3,icmp_ln1329_fu_194_p2_carry__2_i_7_n_3,icmp_ln1329_fu_194_p2_carry__2_i_8_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1329_fu_194_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_377[31]),
        .I1(cols_bound_per_npc_read_reg_377[30]),
        .I2(\j_reg_126_reg_n_3_[30] ),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_377[29]),
        .I1(\j_reg_126_reg_n_3_[29] ),
        .I2(cols_bound_per_npc_read_reg_377[28]),
        .I3(\j_reg_126_reg_n_3_[28] ),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_377[27]),
        .I1(\j_reg_126_reg_n_3_[27] ),
        .I2(cols_bound_per_npc_read_reg_377[26]),
        .I3(\j_reg_126_reg_n_3_[26] ),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_377[25]),
        .I1(\j_reg_126_reg_n_3_[25] ),
        .I2(cols_bound_per_npc_read_reg_377[24]),
        .I3(\j_reg_126_reg_n_3_[24] ),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1329_fu_194_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_377[31]),
        .I1(\j_reg_126_reg_n_3_[30] ),
        .I2(cols_bound_per_npc_read_reg_377[30]),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__2_i_6
       (.I0(\j_reg_126_reg_n_3_[29] ),
        .I1(cols_bound_per_npc_read_reg_377[29]),
        .I2(\j_reg_126_reg_n_3_[28] ),
        .I3(cols_bound_per_npc_read_reg_377[28]),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__2_i_7
       (.I0(\j_reg_126_reg_n_3_[27] ),
        .I1(cols_bound_per_npc_read_reg_377[27]),
        .I2(\j_reg_126_reg_n_3_[26] ),
        .I3(cols_bound_per_npc_read_reg_377[26]),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry__2_i_8
       (.I0(\j_reg_126_reg_n_3_[25] ),
        .I1(cols_bound_per_npc_read_reg_377[25]),
        .I2(\j_reg_126_reg_n_3_[24] ),
        .I3(cols_bound_per_npc_read_reg_377[24]),
        .O(icmp_ln1329_fu_194_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_377[7]),
        .I1(\j_reg_126_reg_n_3_[7] ),
        .I2(cols_bound_per_npc_read_reg_377[6]),
        .I3(\j_reg_126_reg_n_3_[6] ),
        .O(icmp_ln1329_fu_194_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_377[5]),
        .I1(\j_reg_126_reg_n_3_[5] ),
        .I2(cols_bound_per_npc_read_reg_377[4]),
        .I3(\j_reg_126_reg_n_3_[4] ),
        .O(icmp_ln1329_fu_194_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_377[3]),
        .I1(\j_reg_126_reg_n_3_[3] ),
        .I2(cols_bound_per_npc_read_reg_377[2]),
        .I3(\j_reg_126_reg_n_3_[2] ),
        .O(icmp_ln1329_fu_194_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_194_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_377[1]),
        .I1(\j_reg_126_reg_n_3_[1] ),
        .I2(cols_bound_per_npc_read_reg_377[0]),
        .I3(\j_reg_126_reg_n_3_[0] ),
        .O(icmp_ln1329_fu_194_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry_i_5
       (.I0(\j_reg_126_reg_n_3_[7] ),
        .I1(cols_bound_per_npc_read_reg_377[7]),
        .I2(\j_reg_126_reg_n_3_[6] ),
        .I3(cols_bound_per_npc_read_reg_377[6]),
        .O(icmp_ln1329_fu_194_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry_i_6
       (.I0(\j_reg_126_reg_n_3_[5] ),
        .I1(cols_bound_per_npc_read_reg_377[5]),
        .I2(\j_reg_126_reg_n_3_[4] ),
        .I3(cols_bound_per_npc_read_reg_377[4]),
        .O(icmp_ln1329_fu_194_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry_i_7
       (.I0(\j_reg_126_reg_n_3_[3] ),
        .I1(cols_bound_per_npc_read_reg_377[3]),
        .I2(\j_reg_126_reg_n_3_[2] ),
        .I3(cols_bound_per_npc_read_reg_377[2]),
        .O(icmp_ln1329_fu_194_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_194_p2_carry_i_8
       (.I0(\j_reg_126_reg_n_3_[1] ),
        .I1(cols_bound_per_npc_read_reg_377[1]),
        .I2(\j_reg_126_reg_n_3_[0] ),
        .I3(cols_bound_per_npc_read_reg_377[0]),
        .O(icmp_ln1329_fu_194_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln878_reg_433[0]_i_1 
       (.I0(\icmp_ln1324_reg_414_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(\icmp_ln878_reg_433[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h55555510)) 
    \icmp_ln878_reg_433[0]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(last_blk_width_read_reg_394),
        .I2(bLast_reg_418),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I4(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(icmp_ln878_fu_256_p2));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln878_reg_433[0]_i_3 
       (.I0(filled_V_1_reg_442_reg[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\icmp_ln878_reg_433[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \icmp_ln878_reg_433[0]_i_4 
       (.I0(filled_V_1_reg_442_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\icmp_ln878_reg_433[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \icmp_ln878_reg_433[0]_i_5 
       (.I0(filled_V_1_reg_442_reg[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\icmp_ln878_reg_433[0]_i_5_n_3 ));
  FDRE \icmp_ln878_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(icmp_ln878_fu_256_p2),
        .Q(icmp_ln878_reg_433),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_115[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(indvar_flatten_reg_1150),
        .O(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_115[0]_i_3 
       (.I0(indvar_flatten_reg_115_reg[0]),
        .O(\indvar_flatten_reg_115[0]_i_3_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten_reg_115_reg[0]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_115_reg[0]_i_2_n_3 ,\indvar_flatten_reg_115_reg[0]_i_2_n_4 ,\indvar_flatten_reg_115_reg[0]_i_2_n_5 ,\indvar_flatten_reg_115_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_115_reg[0]_i_2_n_7 ,\indvar_flatten_reg_115_reg[0]_i_2_n_8 ,\indvar_flatten_reg_115_reg[0]_i_2_n_9 ,\indvar_flatten_reg_115_reg[0]_i_2_n_10 }),
        .S({indvar_flatten_reg_115_reg[3:1],\indvar_flatten_reg_115[0]_i_3_n_3 }));
  FDRE \indvar_flatten_reg_115_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[10]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[11]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[12]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[12]_i_1_n_3 ,\indvar_flatten_reg_115_reg[12]_i_1_n_4 ,\indvar_flatten_reg_115_reg[12]_i_1_n_5 ,\indvar_flatten_reg_115_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[12]_i_1_n_7 ,\indvar_flatten_reg_115_reg[12]_i_1_n_8 ,\indvar_flatten_reg_115_reg[12]_i_1_n_9 ,\indvar_flatten_reg_115_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[15:12]));
  FDRE \indvar_flatten_reg_115_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[13]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[14]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[15]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[16]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[16]_i_1_n_3 ,\indvar_flatten_reg_115_reg[16]_i_1_n_4 ,\indvar_flatten_reg_115_reg[16]_i_1_n_5 ,\indvar_flatten_reg_115_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[16]_i_1_n_7 ,\indvar_flatten_reg_115_reg[16]_i_1_n_8 ,\indvar_flatten_reg_115_reg[16]_i_1_n_9 ,\indvar_flatten_reg_115_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[19:16]));
  FDRE \indvar_flatten_reg_115_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[17]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[18]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[19]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_2_n_9 ),
        .Q(indvar_flatten_reg_115_reg[1]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[20]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[20]_i_1_n_3 ,\indvar_flatten_reg_115_reg[20]_i_1_n_4 ,\indvar_flatten_reg_115_reg[20]_i_1_n_5 ,\indvar_flatten_reg_115_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[20]_i_1_n_7 ,\indvar_flatten_reg_115_reg[20]_i_1_n_8 ,\indvar_flatten_reg_115_reg[20]_i_1_n_9 ,\indvar_flatten_reg_115_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[23:20]));
  FDRE \indvar_flatten_reg_115_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[21]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[22]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[23]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[24]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[24]_i_1_n_3 ,\indvar_flatten_reg_115_reg[24]_i_1_n_4 ,\indvar_flatten_reg_115_reg[24]_i_1_n_5 ,\indvar_flatten_reg_115_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[24]_i_1_n_7 ,\indvar_flatten_reg_115_reg[24]_i_1_n_8 ,\indvar_flatten_reg_115_reg[24]_i_1_n_9 ,\indvar_flatten_reg_115_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[27:24]));
  FDRE \indvar_flatten_reg_115_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[25]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[26]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[27]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[28]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[28]_i_1_n_3 ,\indvar_flatten_reg_115_reg[28]_i_1_n_4 ,\indvar_flatten_reg_115_reg[28]_i_1_n_5 ,\indvar_flatten_reg_115_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[28]_i_1_n_7 ,\indvar_flatten_reg_115_reg[28]_i_1_n_8 ,\indvar_flatten_reg_115_reg[28]_i_1_n_9 ,\indvar_flatten_reg_115_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[31:28]));
  FDRE \indvar_flatten_reg_115_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[29]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_2_n_8 ),
        .Q(indvar_flatten_reg_115_reg[2]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[30]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[31]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[32]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[32]_i_1_n_3 ,\indvar_flatten_reg_115_reg[32]_i_1_n_4 ,\indvar_flatten_reg_115_reg[32]_i_1_n_5 ,\indvar_flatten_reg_115_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[32]_i_1_n_7 ,\indvar_flatten_reg_115_reg[32]_i_1_n_8 ,\indvar_flatten_reg_115_reg[32]_i_1_n_9 ,\indvar_flatten_reg_115_reg[32]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[35:32]));
  FDRE \indvar_flatten_reg_115_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[33]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[34]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[35]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[36]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[36]_i_1_n_3 ,\indvar_flatten_reg_115_reg[36]_i_1_n_4 ,\indvar_flatten_reg_115_reg[36]_i_1_n_5 ,\indvar_flatten_reg_115_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[36]_i_1_n_7 ,\indvar_flatten_reg_115_reg[36]_i_1_n_8 ,\indvar_flatten_reg_115_reg[36]_i_1_n_9 ,\indvar_flatten_reg_115_reg[36]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[39:36]));
  FDRE \indvar_flatten_reg_115_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[37]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[38]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[39]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_reg_115_reg[3]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[40]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[40]_i_1_n_3 ,\indvar_flatten_reg_115_reg[40]_i_1_n_4 ,\indvar_flatten_reg_115_reg[40]_i_1_n_5 ,\indvar_flatten_reg_115_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[40]_i_1_n_7 ,\indvar_flatten_reg_115_reg[40]_i_1_n_8 ,\indvar_flatten_reg_115_reg[40]_i_1_n_9 ,\indvar_flatten_reg_115_reg[40]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[43:40]));
  FDRE \indvar_flatten_reg_115_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[41]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[42] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[42]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[43] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[43]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[44] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[44]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[44]_i_1_n_3 ,\indvar_flatten_reg_115_reg[44]_i_1_n_4 ,\indvar_flatten_reg_115_reg[44]_i_1_n_5 ,\indvar_flatten_reg_115_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[44]_i_1_n_7 ,\indvar_flatten_reg_115_reg[44]_i_1_n_8 ,\indvar_flatten_reg_115_reg[44]_i_1_n_9 ,\indvar_flatten_reg_115_reg[44]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[47:44]));
  FDRE \indvar_flatten_reg_115_reg[45] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[45]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[46] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[46]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[47] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[47]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[48] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[48]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[48]_i_1_n_3 ,\indvar_flatten_reg_115_reg[48]_i_1_n_4 ,\indvar_flatten_reg_115_reg[48]_i_1_n_5 ,\indvar_flatten_reg_115_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[48]_i_1_n_7 ,\indvar_flatten_reg_115_reg[48]_i_1_n_8 ,\indvar_flatten_reg_115_reg[48]_i_1_n_9 ,\indvar_flatten_reg_115_reg[48]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[51:48]));
  FDRE \indvar_flatten_reg_115_reg[49] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[49]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[4]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[0]_i_2_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[4]_i_1_n_3 ,\indvar_flatten_reg_115_reg[4]_i_1_n_4 ,\indvar_flatten_reg_115_reg[4]_i_1_n_5 ,\indvar_flatten_reg_115_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[4]_i_1_n_7 ,\indvar_flatten_reg_115_reg[4]_i_1_n_8 ,\indvar_flatten_reg_115_reg[4]_i_1_n_9 ,\indvar_flatten_reg_115_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[7:4]));
  FDRE \indvar_flatten_reg_115_reg[50] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[50]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[51] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[51]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[52] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[52]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[52]_i_1_n_3 ,\indvar_flatten_reg_115_reg[52]_i_1_n_4 ,\indvar_flatten_reg_115_reg[52]_i_1_n_5 ,\indvar_flatten_reg_115_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[52]_i_1_n_7 ,\indvar_flatten_reg_115_reg[52]_i_1_n_8 ,\indvar_flatten_reg_115_reg[52]_i_1_n_9 ,\indvar_flatten_reg_115_reg[52]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[55:52]));
  FDRE \indvar_flatten_reg_115_reg[53] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[53]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[54] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[54]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[55] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[55]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[56] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[56]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[56]_i_1_n_3 ,\indvar_flatten_reg_115_reg[56]_i_1_n_4 ,\indvar_flatten_reg_115_reg[56]_i_1_n_5 ,\indvar_flatten_reg_115_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[56]_i_1_n_7 ,\indvar_flatten_reg_115_reg[56]_i_1_n_8 ,\indvar_flatten_reg_115_reg[56]_i_1_n_9 ,\indvar_flatten_reg_115_reg[56]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[59:56]));
  FDRE \indvar_flatten_reg_115_reg[57] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[57]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[58] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[58]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[59] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[59]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[5]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[60] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[60]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_115_reg[60]_i_1_n_4 ,\indvar_flatten_reg_115_reg[60]_i_1_n_5 ,\indvar_flatten_reg_115_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[60]_i_1_n_7 ,\indvar_flatten_reg_115_reg[60]_i_1_n_8 ,\indvar_flatten_reg_115_reg[60]_i_1_n_9 ,\indvar_flatten_reg_115_reg[60]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[63:60]));
  FDRE \indvar_flatten_reg_115_reg[61] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[61]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[62] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[62]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[63] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[63]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_115_reg[6]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[7]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  FDRE \indvar_flatten_reg_115_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_115_reg[8]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_115_reg[8]_i_1_n_3 ,\indvar_flatten_reg_115_reg[8]_i_1_n_4 ,\indvar_flatten_reg_115_reg[8]_i_1_n_5 ,\indvar_flatten_reg_115_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[8]_i_1_n_7 ,\indvar_flatten_reg_115_reg[8]_i_1_n_8 ,\indvar_flatten_reg_115_reg[8]_i_1_n_9 ,\indvar_flatten_reg_115_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_115_reg[11:8]));
  FDRE \indvar_flatten_reg_115_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_115_reg[9]),
        .R(\indvar_flatten_reg_115[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5F22)) 
    \j_reg_126[0]_i_1 
       (.I0(\j_reg_126_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I3(indvar_flatten_reg_1150),
        .O(\j_reg_126[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \j_reg_126[30]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln1329_fu_194_p2_carry__2_n_3),
        .I2(indvar_flatten_reg_1150),
        .O(j_reg_126));
  LUT4 #(
    .INIT(16'h0020)) 
    \j_reg_126[30]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_fu_199_p2),
        .O(indvar_flatten_reg_1150));
  FDRE \j_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_reg_126[0]_i_1_n_3 ),
        .Q(\j_reg_126_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \j_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[10]),
        .Q(\j_reg_126_reg_n_3_[10] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[11]),
        .Q(\j_reg_126_reg_n_3_[11] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[12]),
        .Q(\j_reg_126_reg_n_3_[12] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[12]_i_1 
       (.CI(\j_reg_126_reg[8]_i_1_n_3 ),
        .CO({\j_reg_126_reg[12]_i_1_n_3 ,\j_reg_126_reg[12]_i_1_n_4 ,\j_reg_126_reg[12]_i_1_n_5 ,\j_reg_126_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[12:9]),
        .S({\j_reg_126_reg_n_3_[12] ,\j_reg_126_reg_n_3_[11] ,\j_reg_126_reg_n_3_[10] ,\j_reg_126_reg_n_3_[9] }));
  FDRE \j_reg_126_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[13]),
        .Q(\j_reg_126_reg_n_3_[13] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[14]),
        .Q(\j_reg_126_reg_n_3_[14] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[15]),
        .Q(\j_reg_126_reg_n_3_[15] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[16]),
        .Q(\j_reg_126_reg_n_3_[16] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[16]_i_1 
       (.CI(\j_reg_126_reg[12]_i_1_n_3 ),
        .CO({\j_reg_126_reg[16]_i_1_n_3 ,\j_reg_126_reg[16]_i_1_n_4 ,\j_reg_126_reg[16]_i_1_n_5 ,\j_reg_126_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[16:13]),
        .S({\j_reg_126_reg_n_3_[16] ,\j_reg_126_reg_n_3_[15] ,\j_reg_126_reg_n_3_[14] ,\j_reg_126_reg_n_3_[13] }));
  FDRE \j_reg_126_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[17]),
        .Q(\j_reg_126_reg_n_3_[17] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[18]),
        .Q(\j_reg_126_reg_n_3_[18] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[19]),
        .Q(\j_reg_126_reg_n_3_[19] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[1]),
        .Q(\j_reg_126_reg_n_3_[1] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[20]),
        .Q(\j_reg_126_reg_n_3_[20] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[20]_i_1 
       (.CI(\j_reg_126_reg[16]_i_1_n_3 ),
        .CO({\j_reg_126_reg[20]_i_1_n_3 ,\j_reg_126_reg[20]_i_1_n_4 ,\j_reg_126_reg[20]_i_1_n_5 ,\j_reg_126_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[20:17]),
        .S({\j_reg_126_reg_n_3_[20] ,\j_reg_126_reg_n_3_[19] ,\j_reg_126_reg_n_3_[18] ,\j_reg_126_reg_n_3_[17] }));
  FDRE \j_reg_126_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[21]),
        .Q(\j_reg_126_reg_n_3_[21] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[22]),
        .Q(\j_reg_126_reg_n_3_[22] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[23]),
        .Q(\j_reg_126_reg_n_3_[23] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[24]),
        .Q(\j_reg_126_reg_n_3_[24] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[24]_i_1 
       (.CI(\j_reg_126_reg[20]_i_1_n_3 ),
        .CO({\j_reg_126_reg[24]_i_1_n_3 ,\j_reg_126_reg[24]_i_1_n_4 ,\j_reg_126_reg[24]_i_1_n_5 ,\j_reg_126_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[24:21]),
        .S({\j_reg_126_reg_n_3_[24] ,\j_reg_126_reg_n_3_[23] ,\j_reg_126_reg_n_3_[22] ,\j_reg_126_reg_n_3_[21] }));
  FDRE \j_reg_126_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[25]),
        .Q(\j_reg_126_reg_n_3_[25] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[26]),
        .Q(\j_reg_126_reg_n_3_[26] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[27]),
        .Q(\j_reg_126_reg_n_3_[27] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[28]),
        .Q(\j_reg_126_reg_n_3_[28] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[28]_i_1 
       (.CI(\j_reg_126_reg[24]_i_1_n_3 ),
        .CO({\j_reg_126_reg[28]_i_1_n_3 ,\j_reg_126_reg[28]_i_1_n_4 ,\j_reg_126_reg[28]_i_1_n_5 ,\j_reg_126_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[28:25]),
        .S({\j_reg_126_reg_n_3_[28] ,\j_reg_126_reg_n_3_[27] ,\j_reg_126_reg_n_3_[26] ,\j_reg_126_reg_n_3_[25] }));
  FDRE \j_reg_126_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[29]),
        .Q(\j_reg_126_reg_n_3_[29] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[2]),
        .Q(\j_reg_126_reg_n_3_[2] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[30]),
        .Q(\j_reg_126_reg_n_3_[30] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[30]_i_3 
       (.CI(\j_reg_126_reg[28]_i_1_n_3 ),
        .CO({\NLW_j_reg_126_reg[30]_i_3_CO_UNCONNECTED [3:1],\j_reg_126_reg[30]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_126_reg[30]_i_3_O_UNCONNECTED [3:2],add_ln1329_fu_221_p2[30:29]}),
        .S({1'b0,1'b0,\j_reg_126_reg_n_3_[30] ,\j_reg_126_reg_n_3_[29] }));
  FDRE \j_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[3]),
        .Q(\j_reg_126_reg_n_3_[3] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[4]),
        .Q(\j_reg_126_reg_n_3_[4] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_reg_126_reg[4]_i_1_n_3 ,\j_reg_126_reg[4]_i_1_n_4 ,\j_reg_126_reg[4]_i_1_n_5 ,\j_reg_126_reg[4]_i_1_n_6 }),
        .CYINIT(\j_reg_126_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[4:1]),
        .S({\j_reg_126_reg_n_3_[4] ,\j_reg_126_reg_n_3_[3] ,\j_reg_126_reg_n_3_[2] ,\j_reg_126_reg_n_3_[1] }));
  FDRE \j_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[5]),
        .Q(\j_reg_126_reg_n_3_[5] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[6]),
        .Q(\j_reg_126_reg_n_3_[6] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[7]),
        .Q(\j_reg_126_reg_n_3_[7] ),
        .R(j_reg_126));
  FDRE \j_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[8]),
        .Q(\j_reg_126_reg_n_3_[8] ),
        .R(j_reg_126));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_126_reg[8]_i_1 
       (.CI(\j_reg_126_reg[4]_i_1_n_3 ),
        .CO({\j_reg_126_reg[8]_i_1_n_3 ,\j_reg_126_reg[8]_i_1_n_4 ,\j_reg_126_reg[8]_i_1_n_5 ,\j_reg_126_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_221_p2[8:5]),
        .S({\j_reg_126_reg_n_3_[8] ,\j_reg_126_reg_n_3_[7] ,\j_reg_126_reg_n_3_[6] ,\j_reg_126_reg_n_3_[5] }));
  FDRE \j_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(add_ln1329_fu_221_p2[9]),
        .Q(\j_reg_126_reg_n_3_[9] ),
        .R(j_reg_126));
  FDRE \last_blk_width_read_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_channel_dout),
        .Q(last_blk_width_read_reg_394),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \localbuffer_V_3_reg_437[0]_i_1 
       (.I0(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437_reg[0]_0 ),
        .I2(\filled_V_reg_137_reg[2]_0 [1]),
        .I3(\localbuffer_V_3_reg_437_reg[0]_1 ),
        .I4(\filled_V_reg_137_reg[2]_0 [0]),
        .I5(\localbuffer_V_3_reg_437_reg[1]_1 ),
        .O(localbuffer_V_3_fu_310_p3[0]));
  LUT5 #(
    .INIT(32'h00002227)) 
    \localbuffer_V_3_reg_437[10]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[26]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .I4(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h0027)) 
    \localbuffer_V_3_reg_437[11]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[27]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437[27]_i_3_n_3 ),
        .I3(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[11]));
  LUT5 #(
    .INIT(32'h0000085D)) 
    \localbuffer_V_3_reg_437[12]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [2]),
        .I2(\localbuffer_V_3_reg_437_reg[20]_0 ),
        .I3(\localbuffer_V_3_reg_437[28]_i_3_n_3 ),
        .I4(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[12]));
  LUT6 #(
    .INIT(64'h0000000008005D55)) 
    \localbuffer_V_3_reg_437[13]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [2]),
        .I2(\localbuffer_V_3_reg_437_reg[21]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [1]),
        .I4(\localbuffer_V_3_reg_437[29]_i_3_n_3 ),
        .I5(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \localbuffer_V_3_reg_437[14]_i_1 
       (.I0(\localbuffer_V_3_reg_437[30]_i_2_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437[30]_i_3_n_3 ),
        .I3(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[14]));
  LUT6 #(
    .INIT(64'h0000000055450040)) 
    \localbuffer_V_3_reg_437[15]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_5_n_3 ),
        .I1(filled_V_1_reg_442_reg[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .I5(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[15]));
  LUT6 #(
    .INIT(64'h55575555FFFFFFFF)) 
    \localbuffer_V_3_reg_437[15]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [1]),
        .I2(\filled_V_reg_137_reg[2]_0 [0]),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .I4(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I5(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(\localbuffer_V_3_reg_437[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2200000008080808)) 
    \localbuffer_V_3_reg_437[16]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I2(\localbuffer_V_3_reg_437[24]_i_3_n_3 ),
        .I3(\localbuffer_V_3_reg_437[24]_i_2_n_3 ),
        .I4(\zext_ln208_reg_428_reg[7]_0 [0]),
        .I5(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[16]));
  LUT6 #(
    .INIT(64'h0000222200080008)) 
    \localbuffer_V_3_reg_437[17]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[17]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .I4(\localbuffer_V_3_reg_437[25]_i_2_n_3 ),
        .I5(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[17]));
  LUT6 #(
    .INIT(64'h0000222200080008)) 
    \localbuffer_V_3_reg_437[18]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .I4(\localbuffer_V_3_reg_437[26]_i_2_n_3 ),
        .I5(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[18]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \localbuffer_V_3_reg_437[19]_i_1 
       (.I0(\localbuffer_V_3_reg_437[21]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[19]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437[27]_i_2_n_3 ),
        .I3(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[19]));
  LUT6 #(
    .INIT(64'h0202000202022202)) 
    \localbuffer_V_3_reg_437[19]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[31]_i_7_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[2] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(filled_V_1_reg_442_reg[2]),
        .O(\localbuffer_V_3_reg_437[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \localbuffer_V_3_reg_437[1]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg[1]_0 ),
        .I1(\filled_V_reg_137_reg[2]_0 [0]),
        .I2(\localbuffer_V_3_reg_437_reg[1]_1 ),
        .I3(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .I4(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I5(\localbuffer_V_3_reg_437[1]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    \localbuffer_V_3_reg_437[1]_i_3 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [1]),
        .I2(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .O(\localbuffer_V_3_reg_437[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h88A88888)) 
    \localbuffer_V_3_reg_437[20]_i_1 
       (.I0(\localbuffer_V_3_reg_437[21]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[20]_i_2_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437_reg[20]_0 ),
        .I4(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[20]));
  LUT6 #(
    .INIT(64'h020202020202A202)) 
    \localbuffer_V_3_reg_437[20]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[28]_i_5_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\zext_ln208_reg_428_reg[7]_0 [0]),
        .I4(\filled_V_reg_137_reg[2]_0 [1]),
        .I5(\filled_V_reg_137_reg[2]_0 [0]),
        .O(\localbuffer_V_3_reg_437[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    \localbuffer_V_3_reg_437[21]_i_1 
       (.I0(\localbuffer_V_3_reg_437[21]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[21]_i_3_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437_reg[21]_0 ),
        .I4(\filled_V_reg_137_reg[2]_0 [1]),
        .I5(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[21]));
  LUT6 #(
    .INIT(64'h0000BA8ABA8ABA8A)) 
    \localbuffer_V_3_reg_437[21]_i_2 
       (.I0(\filled_V_reg_137_reg_n_3_[5] ),
        .I1(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(filled_V_1_reg_442_reg[5]),
        .I4(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I5(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(\localbuffer_V_3_reg_437[21]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT5 #(
    .INIT(32'h020202A2)) 
    \localbuffer_V_3_reg_437[21]_i_3 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[29]_i_4_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I4(\filled_V_reg_137_reg[2]_0 [1]),
        .O(\localbuffer_V_3_reg_437[21]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0CA00000)) 
    \localbuffer_V_3_reg_437[22]_i_1 
       (.I0(\localbuffer_V_3_reg_437[30]_i_3_n_3 ),
        .I1(\localbuffer_V_3_reg_437[30]_i_2_n_3 ),
        .I2(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I4(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[22]));
  LUT6 #(
    .INIT(64'h0000020022220222)) 
    \localbuffer_V_3_reg_437[23]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\localbuffer_V_3_reg_437[31]_i_5_n_3 ),
        .I2(filled_V_1_reg_442_reg[3]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[3] ),
        .O(localbuffer_V_3_fu_310_p3[23]));
  LUT5 #(
    .INIT(32'h2000A888)) 
    \localbuffer_V_3_reg_437[24]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437[24]_i_2_n_3 ),
        .I3(\zext_ln208_reg_428_reg[7]_0 [0]),
        .I4(\localbuffer_V_3_reg_437[24]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[24]));
  LUT6 #(
    .INIT(64'h0000010011110111)) 
    \localbuffer_V_3_reg_437[24]_i_2 
       (.I0(\filled_V_reg_137_reg[2]_0 [2]),
        .I1(\filled_V_reg_137_reg[2]_0 [0]),
        .I2(filled_V_1_reg_442_reg[1]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[1] ),
        .O(\localbuffer_V_3_reg_437[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBABBBFB88A88808)) 
    \localbuffer_V_3_reg_437[24]_i_3 
       (.I0(\localbuffer_V_3_reg_437[28]_i_5_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(filled_V_1_reg_442_reg[2]),
        .I5(\localbuffer_V_3_reg_437_reg[20]_0 ),
        .O(\localbuffer_V_3_reg_437[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h080808080808082A)) 
    \localbuffer_V_3_reg_437[25]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437[25]_i_2_n_3 ),
        .I3(\filled_V_reg_137_reg[2]_0 [1]),
        .I4(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I5(\filled_V_reg_137_reg[2]_0 [2]),
        .O(localbuffer_V_3_fu_310_p3[25]));
  LUT6 #(
    .INIT(64'h888BBB8BBBBBBBBB)) 
    \localbuffer_V_3_reg_437[25]_i_2 
       (.I0(\localbuffer_V_3_reg_437[29]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [2]),
        .I2(\zext_ln208_reg_428_reg[7]_0 [7]),
        .I3(\filled_V_reg_137_reg[2]_0 [0]),
        .I4(\zext_ln208_reg_428_reg[7]_0 [6]),
        .I5(\filled_V_reg_137_reg[2]_0 [1]),
        .O(\localbuffer_V_3_reg_437[25]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0808082A)) 
    \localbuffer_V_3_reg_437[26]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437[26]_i_2_n_3 ),
        .I3(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I4(\filled_V_reg_137_reg[2]_0 [2]),
        .O(localbuffer_V_3_fu_310_p3[26]));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    \localbuffer_V_3_reg_437[26]_i_2 
       (.I0(\localbuffer_V_3_reg_437[30]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg[2]_0 [2]),
        .I2(\filled_V_reg_137_reg[2]_0 [0]),
        .I3(\zext_ln208_reg_428_reg[7]_0 [7]),
        .I4(\filled_V_reg_137_reg[2]_0 [1]),
        .O(\localbuffer_V_3_reg_437[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h082A)) 
    \localbuffer_V_3_reg_437[27]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437[27]_i_2_n_3 ),
        .I3(\localbuffer_V_3_reg_437[27]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[27]));
  LUT5 #(
    .INIT(32'hABAAFBFF)) 
    \localbuffer_V_3_reg_437[27]_i_2 
       (.I0(\localbuffer_V_3_reg_437[31]_i_8_n_3 ),
        .I1(filled_V_1_reg_442_reg[2]),
        .I2(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\filled_V_reg_137_reg_n_3_[2] ),
        .O(\localbuffer_V_3_reg_437[27]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'hFFFFEF20)) 
    \localbuffer_V_3_reg_437[27]_i_3 
       (.I0(filled_V_1_reg_442_reg[2]),
        .I1(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\filled_V_reg_137_reg_n_3_[2] ),
        .I4(\localbuffer_V_3_reg_437[31]_i_7_n_3 ),
        .O(\localbuffer_V_3_reg_437[27]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h008022A2)) 
    \localbuffer_V_3_reg_437[28]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437_reg[20]_0 ),
        .I4(\localbuffer_V_3_reg_437[28]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[28]));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \localbuffer_V_3_reg_437[28]_i_3 
       (.I0(\filled_V_reg_137_reg[2]_0 [0]),
        .I1(\filled_V_reg_137_reg[2]_0 [1]),
        .I2(\zext_ln208_reg_428_reg[7]_0 [0]),
        .I3(\filled_V_reg_137_reg[2]_0 [2]),
        .I4(\localbuffer_V_3_reg_437[28]_i_5_n_3 ),
        .O(\localbuffer_V_3_reg_437[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
    \localbuffer_V_3_reg_437[28]_i_5 
       (.I0(\localbuffer_V_3_reg_437[20]_i_2_0 ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_3_reg_437[6]_i_2_0 ),
        .O(\localbuffer_V_3_reg_437[28]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0080000022A22222)) 
    \localbuffer_V_3_reg_437[29]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437_reg[21]_0 ),
        .I4(\filled_V_reg_137_reg[2]_0 [1]),
        .I5(\localbuffer_V_3_reg_437[29]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \localbuffer_V_3_reg_437[29]_i_3 
       (.I0(\filled_V_reg_137_reg[2]_0 [1]),
        .I1(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\localbuffer_V_3_reg_437[29]_i_4_n_3 ),
        .O(\localbuffer_V_3_reg_437[29]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
    \localbuffer_V_3_reg_437[29]_i_4 
       (.I0(\localbuffer_V_3_reg_437[25]_i_2_0 ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_3_reg_437[27]_i_2_0 ),
        .O(\localbuffer_V_3_reg_437[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \localbuffer_V_3_reg_437[2]_i_1 
       (.I0(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[2]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[3]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [0]),
        .I4(\localbuffer_V_3_reg_437_reg[1]_0 ),
        .I5(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[2]));
  LUT6 #(
    .INIT(64'h0202000202022202)) 
    \localbuffer_V_3_reg_437[2]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I2(\filled_V_reg_137_reg_n_3_[2] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(filled_V_1_reg_442_reg[2]),
        .O(\localbuffer_V_3_reg_437[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \localbuffer_V_3_reg_437[30]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .I1(\localbuffer_V_3_reg_437[30]_i_2_n_3 ),
        .I2(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I3(\localbuffer_V_3_reg_437[30]_i_3_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[30]));
  LUT6 #(
    .INIT(64'h5353555353533353)) 
    \localbuffer_V_3_reg_437[30]_i_2 
       (.I0(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I1(\localbuffer_V_3_reg_437[30]_i_4_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[2] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(filled_V_1_reg_442_reg[2]),
        .O(\localbuffer_V_3_reg_437[30]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \localbuffer_V_3_reg_437[30]_i_3 
       (.I0(\filled_V_reg_137_reg[2]_0 [2]),
        .I1(\filled_V_reg_137_reg[2]_0 [1]),
        .I2(shiftReg_addr),
        .I3(\localbuffer_V_3_reg_437_reg[6]_0 ),
        .I4(\localbuffer_V_3_reg_437_reg[6]_1 ),
        .I5(\filled_V_reg_137_reg[2]_0 [0]),
        .O(\localbuffer_V_3_reg_437[30]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
    \localbuffer_V_3_reg_437[30]_i_4 
       (.I0(\localbuffer_V_3_reg_437[6]_i_2_0 ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_3_reg_437[6]_i_2_1 ),
        .O(\localbuffer_V_3_reg_437[30]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0020AA2A)) 
    \localbuffer_V_3_reg_437[31]_i_1 
       (.I0(localbuffer_V_3_reg_4370),
        .I1(filled_V_1_reg_442_reg[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[5] ),
        .I5(\localbuffer_V_3_reg_437[31]_i_4_n_3 ),
        .O(localbuffer_V_3_reg_437));
  LUT6 #(
    .INIT(64'hAAAAAAAA02020002)) 
    \localbuffer_V_3_reg_437[31]_i_2 
       (.I0(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I2(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I3(bLast_reg_418),
        .I4(last_blk_width_read_reg_394),
        .I5(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .O(localbuffer_V_3_reg_4370));
  LUT6 #(
    .INIT(64'h5545004000000000)) 
    \localbuffer_V_3_reg_437[31]_i_3 
       (.I0(\localbuffer_V_3_reg_437[31]_i_5_n_3 ),
        .I1(filled_V_1_reg_442_reg[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .I5(\localbuffer_V_3_reg_437[31]_i_6_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[31]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \localbuffer_V_3_reg_437[31]_i_4 
       (.I0(\filled_V_reg_137_reg[2]_0 [1]),
        .I1(\filled_V_reg_137_reg[2]_0 [0]),
        .I2(\filled_V_reg_137_reg[2]_0 [2]),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I4(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .O(\localbuffer_V_3_reg_437[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hBBABBBFB88A88808)) 
    \localbuffer_V_3_reg_437[31]_i_5 
       (.I0(\localbuffer_V_3_reg_437[31]_i_7_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(filled_V_1_reg_442_reg[2]),
        .I5(\localbuffer_V_3_reg_437[31]_i_8_n_3 ),
        .O(\localbuffer_V_3_reg_437[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    \localbuffer_V_3_reg_437[31]_i_6 
       (.I0(\filled_V_reg_137_reg_n_3_[5] ),
        .I1(filled_V_1_reg_442_reg[5]),
        .I2(\filled_V_reg_137_reg_n_3_[4] ),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(filled_V_1_reg_442_reg[4]),
        .O(\localbuffer_V_3_reg_437[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
    \localbuffer_V_3_reg_437[31]_i_7 
       (.I0(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_3_reg_437[25]_i_2_0 ),
        .O(\localbuffer_V_3_reg_437[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
    \localbuffer_V_3_reg_437[31]_i_8 
       (.I0(\localbuffer_V_3_reg_437[27]_i_2_0 ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_3_reg_437_reg[21]_0 ),
        .O(\localbuffer_V_3_reg_437[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \localbuffer_V_3_reg_437[3]_i_1 
       (.I0(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[19]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[4]_0 ),
        .I3(\filled_V_reg_137_reg[2]_0 [0]),
        .I4(\localbuffer_V_3_reg_437_reg[3]_0 ),
        .I5(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[3]));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \localbuffer_V_3_reg_437[4]_i_1 
       (.I0(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[20]_i_2_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[4]_1 ),
        .I3(\filled_V_reg_137_reg[2]_0 [0]),
        .I4(\localbuffer_V_3_reg_437_reg[4]_0 ),
        .I5(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[4]));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \localbuffer_V_3_reg_437[4]_i_4 
       (.I0(\filled_V_reg_137_reg_n_3_[1] ),
        .I1(filled_V_1_reg_442_reg[1]),
        .I2(\filled_V_reg_137_reg_n_3_[0] ),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(filled_V_1_reg_442_reg[0]),
        .O(\filled_V_reg_137_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555565566665666)) 
    \localbuffer_V_3_reg_437[4]_i_5 
       (.I0(\filled_V_reg_137_reg[2]_0 [2]),
        .I1(\filled_V_reg_137_reg[2]_0 [0]),
        .I2(filled_V_1_reg_442_reg[1]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[1] ),
        .O(\filled_V_1_reg_442_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \localbuffer_V_3_reg_437[5]_i_1 
       (.I0(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[21]_i_3_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[5]_0 ),
        .I3(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[5]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \localbuffer_V_3_reg_437[6]_i_1 
       (.I0(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .I1(\localbuffer_V_3_reg_437[6]_i_2_n_3 ),
        .I2(\zext_ln208_reg_428_reg[7]_0 [6]),
        .I3(\localbuffer_V_3_reg_437[6]_i_3_n_3 ),
        .I4(\localbuffer_V_3_reg_437[30]_i_3_n_3 ),
        .I5(\localbuffer_V_3_reg_437[6]_i_4_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[6]));
  LUT4 #(
    .INIT(16'h1B00)) 
    \localbuffer_V_3_reg_437[6]_i_2 
       (.I0(\filled_V_reg_137_reg[2]_0 [2]),
        .I1(\localbuffer_V_3_reg_437[30]_i_4_n_3 ),
        .I2(\localbuffer_V_3_reg_437_reg[18]_0 ),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .O(\localbuffer_V_3_reg_437[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    \localbuffer_V_3_reg_437[6]_i_3 
       (.I0(\filled_V_reg_137_reg_n_3_[5] ),
        .I1(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(filled_V_1_reg_442_reg[5]),
        .I4(\localbuffer_V_3_reg_437[31]_i_4_n_3 ),
        .O(\localbuffer_V_3_reg_437[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0101010101010180)) 
    \localbuffer_V_3_reg_437[6]_i_4 
       (.I0(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I2(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I3(\filled_V_reg_137_reg[2]_0 [1]),
        .I4(\filled_V_reg_137_reg[2]_0 [0]),
        .I5(\filled_V_reg_137_reg[2]_0 [2]),
        .O(\localbuffer_V_3_reg_437[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hC000400000004000)) 
    \localbuffer_V_3_reg_437[7]_i_1 
       (.I0(\localbuffer_V_3_reg_437[31]_i_5_n_3 ),
        .I1(\icmp_ln878_reg_433[0]_i_3_n_3 ),
        .I2(\icmp_ln878_reg_433[0]_i_5_n_3 ),
        .I3(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I4(\localbuffer_V_3_reg_437[24]_i_2_n_3 ),
        .I5(\zext_ln208_reg_428_reg[7]_0 [7]),
        .O(localbuffer_V_3_fu_310_p3[7]));
  LUT5 #(
    .INIT(32'h000040EA)) 
    \localbuffer_V_3_reg_437[8]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[24]_i_2_n_3 ),
        .I2(\zext_ln208_reg_428_reg[7]_0 [0]),
        .I3(\localbuffer_V_3_reg_437[24]_i_3_n_3 ),
        .I4(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[8]));
  LUT6 #(
    .INIT(64'h0000000022222227)) 
    \localbuffer_V_3_reg_437[9]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_4_n_3 ),
        .I1(\localbuffer_V_3_reg_437[25]_i_2_n_3 ),
        .I2(\filled_V_reg_137_reg[2]_0 [1]),
        .I3(\localbuffer_V_3_reg_437_reg[25]_0 ),
        .I4(\filled_V_reg_137_reg[2]_0 [2]),
        .I5(\localbuffer_V_3_reg_437[15]_i_2_n_3 ),
        .O(localbuffer_V_3_fu_310_p3[9]));
  FDRE \localbuffer_V_3_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[0]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[10] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[10]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[10] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[11] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[11]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[11] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[12] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[12]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[12] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[13] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[13]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[13] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[14] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[14]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[14] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[15] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[15]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[15] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[16] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[16]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[16] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[17] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[17]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[17] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[18] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[18]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[18] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[19] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[19]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[19] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[1]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[20] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[20]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[20] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[21] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[21]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[21] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[22] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[22]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[22] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[23] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[23]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[23] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[24] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[24]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[24] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[25] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[25]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[25] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[26] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[26]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[26] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[27] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[27]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[27] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[28] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[28]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[28] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[29] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[29]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[29] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[2]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[30] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[30]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[30] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[31] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[31]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[31] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[3]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[4]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[5]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[6]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[7]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_437_reg[8] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[8]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[8] ),
        .R(localbuffer_V_3_reg_437));
  FDRE \localbuffer_V_3_reg_437_reg[9] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4370),
        .D(localbuffer_V_3_fu_310_p3[9]),
        .Q(\localbuffer_V_3_reg_437_reg_n_3_[9] ),
        .R(localbuffer_V_3_reg_437));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \localbuffer_V_fu_80[0]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[0] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[0]),
        .I3(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I4(zext_ln208_reg_428[0]),
        .O(\localbuffer_V_fu_80[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[10]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[10] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[10]),
        .I3(\localbuffer_V_fu_80[10]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[10]_i_2 
       (.I0(\localbuffer_V_fu_80[10]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[12]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[11]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \localbuffer_V_fu_80[10]_i_3 
       (.I0(zext_ln208_reg_428[3]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[7]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[11]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[11] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[11]),
        .I3(\localbuffer_V_fu_80[11]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[11]_i_2 
       (.I0(\localbuffer_V_fu_80[12]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[14]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[11]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[11]_i_3 
       (.I0(\localbuffer_V_fu_80[11]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[13]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[11]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT5 #(
    .INIT(32'hFFCFFF77)) 
    \localbuffer_V_fu_80[11]_i_4 
       (.I0(zext_ln208_reg_428[4]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[0]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[11]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[12]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[12] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[12]),
        .I3(\localbuffer_V_fu_80[12]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[12]_i_2 
       (.I0(\localbuffer_V_fu_80[12]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[14]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[13]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFCFFF77)) 
    \localbuffer_V_fu_80[12]_i_3 
       (.I0(zext_ln208_reg_428[5]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[1]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[12]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[13]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[13] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[13]),
        .I3(\localbuffer_V_fu_80[13]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[13]_i_2 
       (.I0(\localbuffer_V_fu_80[14]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[16]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[13]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[13]_i_3 
       (.I0(\localbuffer_V_fu_80[13]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[15]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[13]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'hFFCFFF77)) 
    \localbuffer_V_fu_80[13]_i_4 
       (.I0(zext_ln208_reg_428[6]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[2]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[13]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[14]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[14] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[14]),
        .I3(\localbuffer_V_fu_80[14]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[14]_i_2 
       (.I0(\localbuffer_V_fu_80[14]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[16]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[15]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'hFFCFFF77)) 
    \localbuffer_V_fu_80[14]_i_3 
       (.I0(zext_ln208_reg_428[7]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[3]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[14]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[15]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[15] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[15]),
        .I3(\localbuffer_V_fu_80[15]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[15]_i_2 
       (.I0(\localbuffer_V_fu_80[16]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[18]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[15]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[15]_i_3 
       (.I0(\localbuffer_V_fu_80[15]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[17]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \localbuffer_V_fu_80[15]_i_4 
       (.I0(zext_ln208_reg_428[0]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[4]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[16]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[16] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[16]),
        .I3(\localbuffer_V_fu_80[16]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[16]_i_2 
       (.I0(\localbuffer_V_fu_80[16]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[18]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[17]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[16]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \localbuffer_V_fu_80[16]_i_3 
       (.I0(zext_ln208_reg_428[1]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[5]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[16]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[17]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[17] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[17]),
        .I3(\localbuffer_V_fu_80[17]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[17]_i_2 
       (.I0(\localbuffer_V_fu_80[18]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[20]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[17]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[17]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[17]_i_3 
       (.I0(\localbuffer_V_fu_80[17]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[19]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[17]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \localbuffer_V_fu_80[17]_i_4 
       (.I0(zext_ln208_reg_428[2]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[6]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[17]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[18]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[18] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[18]),
        .I3(\localbuffer_V_fu_80[18]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[18]_i_2 
       (.I0(\localbuffer_V_fu_80[18]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[20]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[19]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[18]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \localbuffer_V_fu_80[18]_i_3 
       (.I0(zext_ln208_reg_428[3]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[7]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[18]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[19]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[19] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[19]),
        .I3(\localbuffer_V_fu_80[19]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[19]_i_2 
       (.I0(\localbuffer_V_fu_80[20]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[22]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[19]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[19]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[19]_i_3 
       (.I0(\localbuffer_V_fu_80[19]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[21]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[19]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'hFCFF7F7F)) 
    \localbuffer_V_fu_80[19]_i_4 
       (.I0(zext_ln208_reg_428[4]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[0]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[19]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[1]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[1] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(\localbuffer_V_fu_80[1]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF101010)) 
    \localbuffer_V_fu_80[1]_i_2 
       (.I0(\localbuffer_V_fu_80[2]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[4] ),
        .I2(zext_ln208_reg_428[0]),
        .I3(zext_ln208_reg_428[1]),
        .I4(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .I5(localbuffer_V_fu_80[1]),
        .O(\localbuffer_V_fu_80[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[20]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[20] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[20]),
        .I3(\localbuffer_V_fu_80[20]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[20]_i_2 
       (.I0(\localbuffer_V_fu_80[20]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[22]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[21]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[20]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hFCFF7F7F)) 
    \localbuffer_V_fu_80[20]_i_3 
       (.I0(zext_ln208_reg_428[5]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[1]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[20]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[21]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[21] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[21]),
        .I3(\localbuffer_V_fu_80[21]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[21]_i_2 
       (.I0(\localbuffer_V_fu_80[22]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[24]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[21]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[21]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[21]_i_3 
       (.I0(\localbuffer_V_fu_80[21]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[23]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[21]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'hFCFF7F7F)) 
    \localbuffer_V_fu_80[21]_i_4 
       (.I0(zext_ln208_reg_428[6]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[2]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[21]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[22]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[22] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[22]),
        .I3(\localbuffer_V_fu_80[22]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[22]_i_2 
       (.I0(\localbuffer_V_fu_80[22]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[24]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[23]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[22]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hFCFF7F7F)) 
    \localbuffer_V_fu_80[22]_i_3 
       (.I0(zext_ln208_reg_428[7]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[3]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[22]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[23]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[23] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[23]),
        .I3(\localbuffer_V_fu_80[23]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[23]_i_2 
       (.I0(\localbuffer_V_fu_80[24]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[26]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[23]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[23]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[23]_i_3 
       (.I0(\localbuffer_V_fu_80[23]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[25]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[23]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \localbuffer_V_fu_80[23]_i_4 
       (.I0(zext_ln208_reg_428[0]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[4]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[23]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[24]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[24] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[24]),
        .I3(\localbuffer_V_fu_80[24]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[24]_i_2 
       (.I0(\localbuffer_V_fu_80[24]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[26]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[25]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[24]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \localbuffer_V_fu_80[24]_i_3 
       (.I0(zext_ln208_reg_428[1]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[5]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[24]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[25]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[25] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[25]),
        .I3(\localbuffer_V_fu_80[25]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[25]_i_2 
       (.I0(\localbuffer_V_fu_80[26]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[28]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[25]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[25]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[25]_i_3 
       (.I0(\localbuffer_V_fu_80[25]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[27]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[25]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \localbuffer_V_fu_80[25]_i_4 
       (.I0(zext_ln208_reg_428[2]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[6]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[25]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[26]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[26] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[26]),
        .I3(\localbuffer_V_fu_80[26]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[26]_i_2 
       (.I0(\localbuffer_V_fu_80[26]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[28]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[27]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hF4F7FFFF)) 
    \localbuffer_V_fu_80[26]_i_3 
       (.I0(zext_ln208_reg_428[3]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[7]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[27]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[27] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[27]),
        .I3(\localbuffer_V_fu_80[27]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[27]_i_2 
       (.I0(\localbuffer_V_fu_80[28]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[30]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[27]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[27]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[27]_i_3 
       (.I0(\localbuffer_V_fu_80[27]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[29]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[27]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'hCFFF77FF)) 
    \localbuffer_V_fu_80[27]_i_4 
       (.I0(zext_ln208_reg_428[4]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[0]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[27]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[28]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[28] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[28]),
        .I3(\localbuffer_V_fu_80[28]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[28]_i_2 
       (.I0(\localbuffer_V_fu_80[28]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[30]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[29]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[28]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'hCFFF77FF)) 
    \localbuffer_V_fu_80[28]_i_3 
       (.I0(zext_ln208_reg_428[5]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[1]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[28]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[29]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[29] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[29]),
        .I3(\localbuffer_V_fu_80[29]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[29]_i_2 
       (.I0(\localbuffer_V_fu_80[30]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[31]_i_5_n_3 ),
        .I3(\localbuffer_V_fu_80[29]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[29]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[29]_i_3 
       (.I0(\localbuffer_V_fu_80[29]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[31]_i_7_n_3 ),
        .O(\localbuffer_V_fu_80[29]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT5 #(
    .INIT(32'hCFFF77FF)) 
    \localbuffer_V_fu_80[29]_i_4 
       (.I0(zext_ln208_reg_428[6]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[2]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[29]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[2]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[2] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(\localbuffer_V_fu_80[2]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111111F1)) 
    \localbuffer_V_fu_80[2]_i_2 
       (.I0(\localbuffer_V_fu_80[3]_i_3_n_3 ),
        .I1(\localbuffer_V_fu_80[2]_i_3_n_3 ),
        .I2(zext_ln208_reg_428[1]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\localbuffer_V_fu_80[2]_i_4_n_3 ),
        .I5(localbuffer_V_fu_80[2]),
        .O(\localbuffer_V_fu_80[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \localbuffer_V_fu_80[2]_i_3 
       (.I0(\filled_V_reg_137_reg_n_3_[0] ),
        .I1(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \localbuffer_V_fu_80[2]_i_4 
       (.I0(\filled_V_reg_137_reg_n_3_[1] ),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(\filled_V_reg_137_reg_n_3_[5] ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .O(\localbuffer_V_fu_80[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[30]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[30] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[30]),
        .I3(\localbuffer_V_fu_80[30]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[30]_i_2 
       (.I0(\localbuffer_V_fu_80[30]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[31]_i_5_n_3 ),
        .I3(\localbuffer_V_fu_80[31]_i_4_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[30]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'hCFFF77FF)) 
    \localbuffer_V_fu_80[30]_i_3 
       (.I0(zext_ln208_reg_428[7]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[3]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[30]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \localbuffer_V_fu_80[31]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[31] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[31]),
        .I3(\localbuffer_V_fu_80[31]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \localbuffer_V_fu_80[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(icmp_ln878_reg_433),
        .I3(\icmp_ln1324_reg_414_pp0_iter1_reg_reg_n_3_[0] ),
        .O(\localbuffer_V_fu_80[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000000005555303F)) 
    \localbuffer_V_fu_80[31]_i_3 
       (.I0(\localbuffer_V_fu_80[31]_i_4_n_3 ),
        .I1(\localbuffer_V_fu_80[31]_i_5_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[1] ),
        .I3(\localbuffer_V_fu_80[31]_i_6_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[31]_i_4 
       (.I0(\localbuffer_V_fu_80[31]_i_7_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[31]_i_8_n_3 ),
        .O(\localbuffer_V_fu_80[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \localbuffer_V_fu_80[31]_i_5 
       (.I0(zext_ln208_reg_428[1]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[5]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[31]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \localbuffer_V_fu_80[31]_i_6 
       (.I0(zext_ln208_reg_428[3]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[7]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[31]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \localbuffer_V_fu_80[31]_i_7 
       (.I0(zext_ln208_reg_428[0]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[4]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[31]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \localbuffer_V_fu_80[31]_i_8 
       (.I0(zext_ln208_reg_428[2]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(zext_ln208_reg_428[6]),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[31]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[3]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[3] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(\localbuffer_V_fu_80[3]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'hAABAABBB)) 
    \localbuffer_V_fu_80[3]_i_2 
       (.I0(localbuffer_V_fu_80[3]),
        .I1(\filled_V_reg_137_reg_n_3_[5] ),
        .I2(\filled_V_reg_137_reg_n_3_[0] ),
        .I3(\localbuffer_V_fu_80[3]_i_3_n_3 ),
        .I4(\localbuffer_V_fu_80[4]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \localbuffer_V_fu_80[3]_i_3 
       (.I0(zext_ln208_reg_428[0]),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\filled_V_reg_137_reg_n_3_[2] ),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(zext_ln208_reg_428[2]),
        .I5(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[4]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[4] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[4]),
        .I3(\localbuffer_V_fu_80[4]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \localbuffer_V_fu_80[4]_i_2 
       (.I0(\localbuffer_V_fu_80[5]_i_3_n_3 ),
        .I1(\localbuffer_V_fu_80[4]_i_3_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \localbuffer_V_fu_80[4]_i_3 
       (.I0(zext_ln208_reg_428[1]),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\filled_V_reg_137_reg_n_3_[2] ),
        .I3(\filled_V_reg_137_reg_n_3_[4] ),
        .I4(zext_ln208_reg_428[3]),
        .I5(\filled_V_reg_137_reg_n_3_[3] ),
        .O(\localbuffer_V_fu_80[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[5]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[5] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[5]),
        .I3(\localbuffer_V_fu_80[5]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \localbuffer_V_fu_80[5]_i_2 
       (.I0(\localbuffer_V_fu_80[6]_i_3_n_3 ),
        .I1(\localbuffer_V_fu_80[5]_i_3_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \localbuffer_V_fu_80[5]_i_3 
       (.I0(\filled_V_reg_137_reg_n_3_[2] ),
        .I1(\filled_V_reg_137_reg_n_3_[4] ),
        .I2(zext_ln208_reg_428[2]),
        .I3(\filled_V_reg_137_reg_n_3_[3] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_fu_80[7]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[6]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[6] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[6]),
        .I3(\localbuffer_V_fu_80[6]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFCA)) 
    \localbuffer_V_fu_80[6]_i_2 
       (.I0(\localbuffer_V_fu_80[7]_i_3_n_3 ),
        .I1(\localbuffer_V_fu_80[6]_i_3_n_3 ),
        .I2(\filled_V_reg_137_reg_n_3_[0] ),
        .I3(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \localbuffer_V_fu_80[6]_i_3 
       (.I0(\filled_V_reg_137_reg_n_3_[2] ),
        .I1(\filled_V_reg_137_reg_n_3_[4] ),
        .I2(zext_ln208_reg_428[3]),
        .I3(\filled_V_reg_137_reg_n_3_[3] ),
        .I4(\filled_V_reg_137_reg_n_3_[1] ),
        .I5(\localbuffer_V_fu_80[8]_i_3_n_3 ),
        .O(\localbuffer_V_fu_80[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[7]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[7] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[7]),
        .I3(\localbuffer_V_fu_80[7]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[7]_i_2 
       (.I0(\localbuffer_V_fu_80[8]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[10]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[7]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[7]_i_3 
       (.I0(\localbuffer_V_fu_80[7]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[9]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \localbuffer_V_fu_80[7]_i_4 
       (.I0(zext_ln208_reg_428[0]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[4]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[8]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[8] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[8]),
        .I3(\localbuffer_V_fu_80[8]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    \localbuffer_V_fu_80[8]_i_2 
       (.I0(\localbuffer_V_fu_80[8]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[10]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[9]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \localbuffer_V_fu_80[8]_i_3 
       (.I0(zext_ln208_reg_428[1]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[5]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \localbuffer_V_fu_80[9]_i_1 
       (.I0(\localbuffer_V_3_reg_437_reg_n_3_[9] ),
        .I1(\localbuffer_V_fu_80[31]_i_2_n_3 ),
        .I2(localbuffer_V_fu_80[9]),
        .I3(\localbuffer_V_fu_80[9]_i_2_n_3 ),
        .O(\localbuffer_V_fu_80[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \localbuffer_V_fu_80[9]_i_2 
       (.I0(\localbuffer_V_fu_80[10]_i_3_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[12]_i_3_n_3 ),
        .I3(\localbuffer_V_fu_80[9]_i_3_n_3 ),
        .I4(\filled_V_reg_137_reg_n_3_[0] ),
        .I5(\filled_V_reg_137_reg_n_3_[5] ),
        .O(\localbuffer_V_fu_80[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_80[9]_i_3 
       (.I0(\localbuffer_V_fu_80[9]_i_4_n_3 ),
        .I1(\filled_V_reg_137_reg_n_3_[1] ),
        .I2(\localbuffer_V_fu_80[11]_i_4_n_3 ),
        .O(\localbuffer_V_fu_80[9]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \localbuffer_V_fu_80[9]_i_4 
       (.I0(zext_ln208_reg_428[2]),
        .I1(\filled_V_reg_137_reg_n_3_[2] ),
        .I2(\filled_V_reg_137_reg_n_3_[3] ),
        .I3(zext_ln208_reg_428[6]),
        .I4(\filled_V_reg_137_reg_n_3_[4] ),
        .O(\localbuffer_V_fu_80[9]_i_4_n_3 ));
  FDRE \localbuffer_V_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[0]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[10]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[10]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[11]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[11]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[12]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[12]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[13]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[13]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[14]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[14]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[15]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[15]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[16]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[16]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[17]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[17]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[18]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[18]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[19]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[19]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[1]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[20]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[20]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[21]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[21]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[22]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[22]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[23]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[23]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[24]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[24]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[25]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[25]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[26]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[26]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[27]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[27]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[28]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[28]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[29]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[29]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[2]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[30]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[30]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[31] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[31]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[31]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[3]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[4]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[5]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[5]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[6]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[6]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[7]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[7]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[8]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[8]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(filled_V_reg_1370),
        .D(\localbuffer_V_fu_80[9]_i_1_n_3 ),
        .Q(localbuffer_V_fu_80[9]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__26 
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8880)) 
    \mOutPtr[1]_i_2__6 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(ap_CS_fsm_state7),
        .I2(ldata_full_n),
        .I3(\ap_CS_fsm[4]_i_2__0_n_3 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[1]_i_2__9 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(out_mat_data_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U122
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg__0({\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 ,mul_32ns_32ns_64_2_1_U122_n_51,mul_32ns_32ns_64_2_1_U122_n_52,mul_32ns_32ns_64_2_1_U122_n_53,mul_32ns_32ns_64_2_1_U122_n_54,mul_32ns_32ns_64_2_1_U122_n_55,mul_32ns_32ns_64_2_1_U122_n_56,mul_32ns_32ns_64_2_1_U122_n_57,mul_32ns_32ns_64_2_1_U122_n_58,mul_32ns_32ns_64_2_1_U122_n_59,mul_32ns_32ns_64_2_1_U122_n_60,mul_32ns_32ns_64_2_1_U122_n_61,mul_32ns_32ns_64_2_1_U122_n_62,mul_32ns_32ns_64_2_1_U122_n_63,mul_32ns_32ns_64_2_1_U122_n_64,mul_32ns_32ns_64_2_1_U122_n_65,mul_32ns_32ns_64_2_1_U122_n_66}),
        .tmp_product__0(tmp_product__0));
  FDRE \mul_ln1310_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_66),
        .Q(mul_ln1310_reg_404[0]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_56),
        .Q(mul_ln1310_reg_404[10]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_55),
        .Q(mul_ln1310_reg_404[11]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_54),
        .Q(mul_ln1310_reg_404[12]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_53),
        .Q(mul_ln1310_reg_404[13]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_52),
        .Q(mul_ln1310_reg_404[14]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_51),
        .Q(mul_ln1310_reg_404[15]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [16]),
        .Q(mul_ln1310_reg_404[16]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [17]),
        .Q(mul_ln1310_reg_404[17]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [18]),
        .Q(mul_ln1310_reg_404[18]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [19]),
        .Q(mul_ln1310_reg_404[19]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_65),
        .Q(mul_ln1310_reg_404[1]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [20]),
        .Q(mul_ln1310_reg_404[20]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [21]),
        .Q(mul_ln1310_reg_404[21]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [22]),
        .Q(mul_ln1310_reg_404[22]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [23]),
        .Q(mul_ln1310_reg_404[23]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [24]),
        .Q(mul_ln1310_reg_404[24]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [25]),
        .Q(mul_ln1310_reg_404[25]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [26]),
        .Q(mul_ln1310_reg_404[26]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [27]),
        .Q(mul_ln1310_reg_404[27]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [28]),
        .Q(mul_ln1310_reg_404[28]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [29]),
        .Q(mul_ln1310_reg_404[29]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_64),
        .Q(mul_ln1310_reg_404[2]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [30]),
        .Q(mul_ln1310_reg_404[30]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [31]),
        .Q(mul_ln1310_reg_404[31]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [32]),
        .Q(mul_ln1310_reg_404[32]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [33]),
        .Q(mul_ln1310_reg_404[33]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [34]),
        .Q(mul_ln1310_reg_404[34]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [35]),
        .Q(mul_ln1310_reg_404[35]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [36]),
        .Q(mul_ln1310_reg_404[36]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [37]),
        .Q(mul_ln1310_reg_404[37]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [38]),
        .Q(mul_ln1310_reg_404[38]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [39]),
        .Q(mul_ln1310_reg_404[39]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_63),
        .Q(mul_ln1310_reg_404[3]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [40]),
        .Q(mul_ln1310_reg_404[40]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [41]),
        .Q(mul_ln1310_reg_404[41]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [42]),
        .Q(mul_ln1310_reg_404[42]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [43]),
        .Q(mul_ln1310_reg_404[43]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [44]),
        .Q(mul_ln1310_reg_404[44]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [45]),
        .Q(mul_ln1310_reg_404[45]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [46]),
        .Q(mul_ln1310_reg_404[46]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [47]),
        .Q(mul_ln1310_reg_404[47]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [48]),
        .Q(mul_ln1310_reg_404[48]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [49]),
        .Q(mul_ln1310_reg_404[49]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_62),
        .Q(mul_ln1310_reg_404[4]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [50]),
        .Q(mul_ln1310_reg_404[50]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [51]),
        .Q(mul_ln1310_reg_404[51]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [52]),
        .Q(mul_ln1310_reg_404[52]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [53]),
        .Q(mul_ln1310_reg_404[53]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [54]),
        .Q(mul_ln1310_reg_404[54]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [55]),
        .Q(mul_ln1310_reg_404[55]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [56]),
        .Q(mul_ln1310_reg_404[56]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [57]),
        .Q(mul_ln1310_reg_404[57]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [58]),
        .Q(mul_ln1310_reg_404[58]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [59]),
        .Q(mul_ln1310_reg_404[59]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_61),
        .Q(mul_ln1310_reg_404[5]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [60]),
        .Q(mul_ln1310_reg_404[60]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [61]),
        .Q(mul_ln1310_reg_404[61]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [62]),
        .Q(mul_ln1310_reg_404[62]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U/p_reg__1 [63]),
        .Q(mul_ln1310_reg_404[63]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_60),
        .Q(mul_ln1310_reg_404[6]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_59),
        .Q(mul_ln1310_reg_404[7]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_58),
        .Q(mul_ln1310_reg_404[8]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U122_n_57),
        .Q(mul_ln1310_reg_404[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_179_p2_carry_n_3,sub_i_fu_179_p2_carry_n_4,sub_i_fu_179_p2_carry_n_5,sub_i_fu_179_p2_carry_n_6}),
        .CYINIT(cols_bound_per_npc_read_reg_377[0]),
        .DI(cols_bound_per_npc_read_reg_377[4:1]),
        .O(sub_i_fu_179_p2[4:1]),
        .S({sub_i_fu_179_p2_carry_i_1_n_3,sub_i_fu_179_p2_carry_i_2_n_3,sub_i_fu_179_p2_carry_i_3_n_3,sub_i_fu_179_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__0
       (.CI(sub_i_fu_179_p2_carry_n_3),
        .CO({sub_i_fu_179_p2_carry__0_n_3,sub_i_fu_179_p2_carry__0_n_4,sub_i_fu_179_p2_carry__0_n_5,sub_i_fu_179_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[8:5]),
        .O(sub_i_fu_179_p2[8:5]),
        .S({sub_i_fu_179_p2_carry__0_i_1_n_3,sub_i_fu_179_p2_carry__0_i_2_n_3,sub_i_fu_179_p2_carry__0_i_3_n_3,sub_i_fu_179_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_377[8]),
        .O(sub_i_fu_179_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_377[7]),
        .O(sub_i_fu_179_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_377[6]),
        .O(sub_i_fu_179_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_377[5]),
        .O(sub_i_fu_179_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__1
       (.CI(sub_i_fu_179_p2_carry__0_n_3),
        .CO({sub_i_fu_179_p2_carry__1_n_3,sub_i_fu_179_p2_carry__1_n_4,sub_i_fu_179_p2_carry__1_n_5,sub_i_fu_179_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[12:9]),
        .O(sub_i_fu_179_p2[12:9]),
        .S({sub_i_fu_179_p2_carry__1_i_1_n_3,sub_i_fu_179_p2_carry__1_i_2_n_3,sub_i_fu_179_p2_carry__1_i_3_n_3,sub_i_fu_179_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_377[12]),
        .O(sub_i_fu_179_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_377[11]),
        .O(sub_i_fu_179_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_377[10]),
        .O(sub_i_fu_179_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_377[9]),
        .O(sub_i_fu_179_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__2
       (.CI(sub_i_fu_179_p2_carry__1_n_3),
        .CO({sub_i_fu_179_p2_carry__2_n_3,sub_i_fu_179_p2_carry__2_n_4,sub_i_fu_179_p2_carry__2_n_5,sub_i_fu_179_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[16:13]),
        .O(sub_i_fu_179_p2[16:13]),
        .S({sub_i_fu_179_p2_carry__2_i_1_n_3,sub_i_fu_179_p2_carry__2_i_2_n_3,sub_i_fu_179_p2_carry__2_i_3_n_3,sub_i_fu_179_p2_carry__2_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_377[16]),
        .O(sub_i_fu_179_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_377[15]),
        .O(sub_i_fu_179_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_377[14]),
        .O(sub_i_fu_179_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_377[13]),
        .O(sub_i_fu_179_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__3
       (.CI(sub_i_fu_179_p2_carry__2_n_3),
        .CO({sub_i_fu_179_p2_carry__3_n_3,sub_i_fu_179_p2_carry__3_n_4,sub_i_fu_179_p2_carry__3_n_5,sub_i_fu_179_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[20:17]),
        .O(sub_i_fu_179_p2[20:17]),
        .S({sub_i_fu_179_p2_carry__3_i_1_n_3,sub_i_fu_179_p2_carry__3_i_2_n_3,sub_i_fu_179_p2_carry__3_i_3_n_3,sub_i_fu_179_p2_carry__3_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_377[20]),
        .O(sub_i_fu_179_p2_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_377[19]),
        .O(sub_i_fu_179_p2_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_377[18]),
        .O(sub_i_fu_179_p2_carry__3_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_377[17]),
        .O(sub_i_fu_179_p2_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__4
       (.CI(sub_i_fu_179_p2_carry__3_n_3),
        .CO({sub_i_fu_179_p2_carry__4_n_3,sub_i_fu_179_p2_carry__4_n_4,sub_i_fu_179_p2_carry__4_n_5,sub_i_fu_179_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[24:21]),
        .O(sub_i_fu_179_p2[24:21]),
        .S({sub_i_fu_179_p2_carry__4_i_1_n_3,sub_i_fu_179_p2_carry__4_i_2_n_3,sub_i_fu_179_p2_carry__4_i_3_n_3,sub_i_fu_179_p2_carry__4_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_377[24]),
        .O(sub_i_fu_179_p2_carry__4_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_377[23]),
        .O(sub_i_fu_179_p2_carry__4_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_377[22]),
        .O(sub_i_fu_179_p2_carry__4_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_377[21]),
        .O(sub_i_fu_179_p2_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__5
       (.CI(sub_i_fu_179_p2_carry__4_n_3),
        .CO({sub_i_fu_179_p2_carry__5_n_3,sub_i_fu_179_p2_carry__5_n_4,sub_i_fu_179_p2_carry__5_n_5,sub_i_fu_179_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_377[28:25]),
        .O(sub_i_fu_179_p2[28:25]),
        .S({sub_i_fu_179_p2_carry__5_i_1_n_3,sub_i_fu_179_p2_carry__5_i_2_n_3,sub_i_fu_179_p2_carry__5_i_3_n_3,sub_i_fu_179_p2_carry__5_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_377[28]),
        .O(sub_i_fu_179_p2_carry__5_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_377[27]),
        .O(sub_i_fu_179_p2_carry__5_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_377[26]),
        .O(sub_i_fu_179_p2_carry__5_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_377[25]),
        .O(sub_i_fu_179_p2_carry__5_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_179_p2_carry__6
       (.CI(sub_i_fu_179_p2_carry__5_n_3),
        .CO({NLW_sub_i_fu_179_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_179_p2_carry__6_n_5,sub_i_fu_179_p2_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_377[30:29]}),
        .O({NLW_sub_i_fu_179_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_179_p2[31:29]}),
        .S({1'b0,sub_i_fu_179_p2_carry__6_i_1_n_3,sub_i_fu_179_p2_carry__6_i_2_n_3,sub_i_fu_179_p2_carry__6_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_377[31]),
        .O(sub_i_fu_179_p2_carry__6_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_377[30]),
        .O(sub_i_fu_179_p2_carry__6_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_377[29]),
        .O(sub_i_fu_179_p2_carry__6_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_377[4]),
        .O(sub_i_fu_179_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_377[3]),
        .O(sub_i_fu_179_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_377[2]),
        .O(sub_i_fu_179_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_179_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_377[1]),
        .O(sub_i_fu_179_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_399[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_377[0]),
        .O(sub_i_fu_179_p2[0]));
  FDRE \sub_i_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[0]),
        .Q(sub_i_reg_399[0]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[10]),
        .Q(sub_i_reg_399[10]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[11]),
        .Q(sub_i_reg_399[11]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[12]),
        .Q(sub_i_reg_399[12]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[13]),
        .Q(sub_i_reg_399[13]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[14]),
        .Q(sub_i_reg_399[14]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[15]),
        .Q(sub_i_reg_399[15]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[16]),
        .Q(sub_i_reg_399[16]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[17]),
        .Q(sub_i_reg_399[17]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[18]),
        .Q(sub_i_reg_399[18]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[19]),
        .Q(sub_i_reg_399[19]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[1]),
        .Q(sub_i_reg_399[1]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[20]),
        .Q(sub_i_reg_399[20]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[21]),
        .Q(sub_i_reg_399[21]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[22]),
        .Q(sub_i_reg_399[22]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[23]),
        .Q(sub_i_reg_399[23]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[24]),
        .Q(sub_i_reg_399[24]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[25]),
        .Q(sub_i_reg_399[25]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[26]),
        .Q(sub_i_reg_399[26]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[27]),
        .Q(sub_i_reg_399[27]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[28]),
        .Q(sub_i_reg_399[28]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[29]),
        .Q(sub_i_reg_399[29]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[2]),
        .Q(sub_i_reg_399[2]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[30]),
        .Q(sub_i_reg_399[30]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[31]),
        .Q(sub_i_reg_399[31]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[3]),
        .Q(sub_i_reg_399[3]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[4]),
        .Q(sub_i_reg_399[4]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[5]),
        .Q(sub_i_reg_399[5]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[6]),
        .Q(sub_i_reg_399[6]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[7]),
        .Q(sub_i_reg_399[7]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[8]),
        .Q(sub_i_reg_399[8]),
        .R(1'b0));
  FDRE \sub_i_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_179_p2[9]),
        .Q(sub_i_reg_399[9]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [0]),
        .Q(zext_ln208_reg_428[0]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [1]),
        .Q(zext_ln208_reg_428[1]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [2]),
        .Q(zext_ln208_reg_428[2]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [3]),
        .Q(zext_ln208_reg_428[3]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [4]),
        .Q(zext_ln208_reg_428[4]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [5]),
        .Q(zext_ln208_reg_428[5]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [6]),
        .Q(zext_ln208_reg_428[6]),
        .R(1'b0));
  FDRE \zext_ln208_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_3 ),
        .D(\zext_ln208_reg_428_reg[7]_0 [7]),
        .Q(zext_ln208_reg_428[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_addrbound
   (ap_done_reg,
    E,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    shiftReg_ce,
    D,
    ap_clk,
    B,
    A,
    shiftReg_ce_0,
    cols_c_empty_n,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    addrbound_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output shiftReg_ce;
  output [8:0]D;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input shiftReg_ce_0;
  input cols_c_empty_n;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input addrbound_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [10:0]A;
  wire [10:0]B;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_start;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__4_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire internal_empty_n_reg;
  wire mul_mul_11s_11s_11_4_1_U111_n_12;
  wire mul_mul_11s_11s_11_4_1_U111_n_13;
  wire mul_mul_11s_11s_11_4_1_U111_n_14;
  wire mul_mul_11s_11s_11_4_1_U111_n_15;
  wire mul_mul_11s_11s_11_4_1_U111_n_16;
  wire mul_mul_11s_11s_11_4_1_U111_n_17;
  wire mul_mul_11s_11s_11_4_1_U111_n_18;
  wire mul_mul_11s_11s_11_4_1_U111_n_19;
  wire mul_mul_11s_11s_11_4_1_U111_n_20;
  wire \return_r_preg_reg_n_3_[0] ;
  wire \return_r_preg_reg_n_3_[1] ;
  wire \return_r_preg_reg_n_3_[2] ;
  wire \return_r_preg_reg_n_3_[3] ;
  wire \return_r_preg_reg_n_3_[4] ;
  wire \return_r_preg_reg_n_3_[5] ;
  wire \return_r_preg_reg_n_3_[6] ;
  wire \return_r_preg_reg_n_3_[7] ;
  wire \return_r_preg_reg_n_3_[8] ;
  wire rows_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(addrbound_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q),
        .I1(cols_c_empty_n),
        .I2(ap_done_reg),
        .I3(addrbound_U0_ap_start),
        .I4(rows_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_3_[1] ),
        .I3(\ap_CS_fsm_reg_n_3_[2] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(rows_c_empty_n),
        .I2(addrbound_U0_ap_start),
        .I3(ap_done_reg),
        .I4(cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__4
       (.I0(addrbound_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__4_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_1__11 
       (.I0(shiftReg_ce_0),
        .I1(cols_c_empty_n),
        .I2(ap_done_reg),
        .I3(addrbound_U0_ap_start),
        .I4(rows_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(cols_c_empty_n),
        .I1(ap_done_reg),
        .I2(addrbound_U0_ap_start),
        .I3(rows_c_empty_n),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(shiftReg_ce_0),
        .O(internal_empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_11s_11s_11_4_1 mul_mul_11s_11s_11_4_1_U111
       (.A(A),
        .B(B),
        .D(D),
        .Q({Q,\ap_CS_fsm_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][0] (\return_r_preg_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][1] (\return_r_preg_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][2] (\return_r_preg_reg_n_3_[2] ),
        .\SRL_SIG_reg[0][3] (\return_r_preg_reg_n_3_[3] ),
        .\SRL_SIG_reg[0][4] (\return_r_preg_reg_n_3_[4] ),
        .\SRL_SIG_reg[0][5] (\return_r_preg_reg_n_3_[5] ),
        .\SRL_SIG_reg[0][6] (\return_r_preg_reg_n_3_[6] ),
        .\SRL_SIG_reg[0][7] (\return_r_preg_reg_n_3_[7] ),
        .\SRL_SIG_reg[0][8] (\return_r_preg_reg_n_3_[8] ),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .cols_c_empty_n(cols_c_empty_n),
        .p_reg_reg(mul_mul_11s_11s_11_4_1_U111_n_12),
        .p_reg_reg_0(mul_mul_11s_11s_11_4_1_U111_n_13),
        .p_reg_reg_1(mul_mul_11s_11s_11_4_1_U111_n_14),
        .p_reg_reg_2(mul_mul_11s_11s_11_4_1_U111_n_15),
        .p_reg_reg_3(mul_mul_11s_11s_11_4_1_U111_n_16),
        .p_reg_reg_4(mul_mul_11s_11s_11_4_1_U111_n_17),
        .p_reg_reg_5(mul_mul_11s_11s_11_4_1_U111_n_18),
        .p_reg_reg_6(mul_mul_11s_11s_11_4_1_U111_n_19),
        .p_reg_reg_7(mul_mul_11s_11s_11_4_1_U111_n_20),
        .p_reg_reg_8(ap_done_reg),
        .rows_c_empty_n(rows_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_20),
        .Q(\return_r_preg_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_12),
        .Q(\return_r_preg_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_13),
        .Q(\return_r_preg_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_14),
        .Q(\return_r_preg_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_15),
        .Q(\return_r_preg_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_16),
        .Q(\return_r_preg_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_17),
        .Q(\return_r_preg_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_18),
        .Q(\return_r_preg_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U111_n_19),
        .Q(\return_r_preg_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_addrbound_1
   (ap_done_reg,
    E,
    shiftReg_ce,
    Q,
    shiftReg_ce_0,
    D,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0,
    AxiStream2MatStream_U0_last_blk_width_read,
    \ap_CS_fsm_reg[0]_0 ,
    addrbound_1_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [1:0]Q;
  output shiftReg_ce_0;
  output [12:0]D;
  input p_reg_reg;
  input ap_clk;
  input [14:0]in;
  input [14:0]p_reg_reg_0;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input \ap_CS_fsm_reg[0]_0 ;
  input addrbound_1_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [17:5]add_ln997_fu_92_p2;
  wire add_ln997_fu_92_p2_carry__0_n_3;
  wire add_ln997_fu_92_p2_carry__0_n_4;
  wire add_ln997_fu_92_p2_carry__0_n_5;
  wire add_ln997_fu_92_p2_carry__0_n_6;
  wire add_ln997_fu_92_p2_carry__1_n_3;
  wire add_ln997_fu_92_p2_carry__1_n_4;
  wire add_ln997_fu_92_p2_carry__1_n_5;
  wire add_ln997_fu_92_p2_carry__1_n_6;
  wire add_ln997_fu_92_p2_carry__2_n_4;
  wire add_ln997_fu_92_p2_carry__2_n_5;
  wire add_ln997_fu_92_p2_carry__2_n_6;
  wire add_ln997_fu_92_p2_carry_n_3;
  wire add_ln997_fu_92_p2_carry_n_4;
  wire add_ln997_fu_92_p2_carry_n_5;
  wire add_ln997_fu_92_p2_carry_n_6;
  wire addrbound_1_U0_ap_continue;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:0]in;
  wire mul_mul_15s_15s_15_4_1_U26_n_18;
  wire mul_mul_15s_15s_15_4_1_U26_n_19;
  wire p_reg_reg;
  wire [14:0]p_reg_reg_0;
  wire [12:0]return_r_preg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [17:3]shl_ln_fu_85_p3;
  wire [2:0]NLW_add_ln997_fu_92_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln997_fu_92_p2_carry__2_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(add_ln997_fu_92_p2[5]),
        .I1(Q[1]),
        .I2(return_r_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(add_ln997_fu_92_p2[15]),
        .I1(Q[1]),
        .I2(return_r_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(add_ln997_fu_92_p2[16]),
        .I1(Q[1]),
        .I2(return_r_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(addrbound_1_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_2__0 
       (.I0(add_ln997_fu_92_p2[17]),
        .I1(Q[1]),
        .I2(return_r_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(add_ln997_fu_92_p2[6]),
        .I1(Q[1]),
        .I2(return_r_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(add_ln997_fu_92_p2[7]),
        .I1(Q[1]),
        .I2(return_r_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(add_ln997_fu_92_p2[8]),
        .I1(Q[1]),
        .I2(return_r_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(add_ln997_fu_92_p2[9]),
        .I1(Q[1]),
        .I2(return_r_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(add_ln997_fu_92_p2[10]),
        .I1(Q[1]),
        .I2(return_r_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(add_ln997_fu_92_p2[11]),
        .I1(Q[1]),
        .I2(return_r_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(add_ln997_fu_92_p2[12]),
        .I1(Q[1]),
        .I2(return_r_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(add_ln997_fu_92_p2[13]),
        .I1(Q[1]),
        .I2(return_r_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(add_ln997_fu_92_p2[14]),
        .I1(Q[1]),
        .I2(return_r_preg[9]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(shiftReg_ce));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln997_fu_92_p2_carry
       (.CI(1'b0),
        .CO({add_ln997_fu_92_p2_carry_n_3,add_ln997_fu_92_p2_carry_n_4,add_ln997_fu_92_p2_carry_n_5,add_ln997_fu_92_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_85_p3[4:3],1'b0}),
        .O({add_ln997_fu_92_p2[5],NLW_add_ln997_fu_92_p2_carry_O_UNCONNECTED[2:0]}),
        .S({shl_ln_fu_85_p3[5],mul_mul_15s_15s_15_4_1_U26_n_18,mul_mul_15s_15s_15_4_1_U26_n_19,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln997_fu_92_p2_carry__0
       (.CI(add_ln997_fu_92_p2_carry_n_3),
        .CO({add_ln997_fu_92_p2_carry__0_n_3,add_ln997_fu_92_p2_carry__0_n_4,add_ln997_fu_92_p2_carry__0_n_5,add_ln997_fu_92_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln997_fu_92_p2[9:6]),
        .S(shl_ln_fu_85_p3[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln997_fu_92_p2_carry__1
       (.CI(add_ln997_fu_92_p2_carry__0_n_3),
        .CO({add_ln997_fu_92_p2_carry__1_n_3,add_ln997_fu_92_p2_carry__1_n_4,add_ln997_fu_92_p2_carry__1_n_5,add_ln997_fu_92_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln997_fu_92_p2[13:10]),
        .S(shl_ln_fu_85_p3[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln997_fu_92_p2_carry__2
       (.CI(add_ln997_fu_92_p2_carry__1_n_3),
        .CO({NLW_add_ln997_fu_92_p2_carry__2_CO_UNCONNECTED[3],add_ln997_fu_92_p2_carry__2_n_4,add_ln997_fu_92_p2_carry__2_n_5,add_ln997_fu_92_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln997_fu_92_p2[17:14]),
        .S(shl_ln_fu_85_p3[17:14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_3_[1] ),
        .I3(\ap_CS_fsm_reg_n_3_[2] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__0
       (.I0(addrbound_1_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_15s_15s_15_4_1 mul_mul_15s_15s_15_4_1_U26
       (.P(shl_ln_fu_85_p3),
        .S({mul_mul_15s_15s_15_4_1_U26_n_18,mul_mul_15s_15s_15_4_1_U26_n_19}),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[5]),
        .Q(return_r_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[15]),
        .Q(return_r_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[16]),
        .Q(return_r_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[17]),
        .Q(return_r_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[6]),
        .Q(return_r_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[7]),
        .Q(return_r_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[8]),
        .Q(return_r_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[9]),
        .Q(return_r_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[10]),
        .Q(return_r_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[11]),
        .Q(return_r_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[12]),
        .Q(return_r_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[13]),
        .Q(return_r_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln997_fu_92_p2[14]),
        .Q(return_r_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_control_s_axi
   (internal_full_n_reg,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_start,
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    img_inp,
    img_out,
    rows_in,
    cols_in,
    rows_out,
    cols_out,
    s_axi_control_RDATA,
    interrupt,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    img_inp_c_full_n,
    int_ap_start_reg_0,
    start_once_reg,
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    int_ap_start_reg_1,
    ap_rst_n,
    Array2xfMat_32_0_128_128_1_U0_ap_ready,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    s_axi_control_WDATA,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    int_ap_idle_reg_0,
    ap_sync_ready);
  output internal_full_n_reg;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output ap_start;
  output ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]img_inp;
  output [61:0]img_out;
  output [31:0]rows_in;
  output [31:0]cols_in;
  output [31:0]rows_out;
  output [31:0]cols_out;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input img_inp_c_full_n;
  input int_ap_start_reg_0;
  input start_once_reg;
  input start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  input start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  input int_ap_start_reg_1;
  input ap_rst_n;
  input Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]s_axi_control_AWADDR;
  input ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input [31:0]s_axi_control_WDATA;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input int_ap_idle_reg_0;
  input ap_sync_ready;

  wire Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg;
  wire ar_hs;
  wire [31:0]cols_in;
  wire [31:0]cols_out;
  wire [7:1]data0;
  wire [61:0]img_inp;
  wire img_inp_c_full_n;
  wire [61:0]img_out;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_full_n;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_idle_reg_0;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols_in0;
  wire \int_cols_in[31]_i_1_n_3 ;
  wire [31:0]int_cols_out0;
  wire \int_cols_out[31]_i_1_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_img_inp[31]_i_1_n_3 ;
  wire \int_img_inp[31]_i_3_n_3 ;
  wire \int_img_inp[63]_i_1_n_3 ;
  wire [31:0]int_img_inp_reg0;
  wire [31:0]int_img_inp_reg04_out;
  wire \int_img_inp_reg_n_3_[0] ;
  wire \int_img_inp_reg_n_3_[1] ;
  wire \int_img_out[31]_i_1_n_3 ;
  wire \int_img_out[63]_i_1_n_3 ;
  wire \int_img_out[63]_i_3_n_3 ;
  wire [31:0]int_img_out_reg0;
  wire [31:0]int_img_out_reg01_out;
  wire \int_img_out_reg_n_3_[0] ;
  wire \int_img_out_reg_n_3_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr[1]_i_2_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [31:0]int_rows_in0;
  wire \int_rows_in[31]_i_1_n_3 ;
  wire [31:0]int_rows_out0;
  wire \int_rows_out[31]_i_1_n_3 ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[16]_i_3_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[17]_i_3_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[18]_i_3_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[19]_i_3_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[20]_i_3_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[21]_i_3_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[22]_i_3_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[23]_i_3_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[24]_i_3_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[25]_i_3_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[26]_i_3_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[27]_i_3_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[28]_i_3_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[29]_i_3_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[30]_i_3_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[31]_i_6_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[31]_i_8_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire [31:0]rows_in;
  wire [31:0]rows_out;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(int_ap_start_reg_0),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I4(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I5(int_ap_start_reg_1),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(int_ap_start_reg_0),
        .I3(shiftReg_ce),
        .I4(Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I5(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(int_ap_start_reg_0),
        .I3(shiftReg_ce),
        .I4(Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I5(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_ap_done_i_2_n_3),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_reg_0),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFABFFFFFFA800)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(int_ap_start_reg_0),
        .I2(shiftReg_ce),
        .I3(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I4(int_ap_start3_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_img_inp[31]_i_3_n_3 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_3_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_img_inp[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[0]_i_1 
       (.I0(cols_in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[10]_i_1 
       (.I0(cols_in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_cols_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[11]_i_1 
       (.I0(cols_in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_cols_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[12]_i_1 
       (.I0(cols_in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_cols_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[13]_i_1 
       (.I0(cols_in[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_cols_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[14]_i_1 
       (.I0(cols_in[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_cols_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[15]_i_1 
       (.I0(cols_in[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_cols_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[16]_i_1 
       (.I0(cols_in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_cols_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[17]_i_1 
       (.I0(cols_in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_cols_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[18]_i_1 
       (.I0(cols_in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_cols_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[19]_i_1 
       (.I0(cols_in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_cols_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[1]_i_1 
       (.I0(cols_in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[20]_i_1 
       (.I0(cols_in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_cols_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[21]_i_1 
       (.I0(cols_in[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_cols_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[22]_i_1 
       (.I0(cols_in[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_cols_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[23]_i_1 
       (.I0(cols_in[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_cols_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[24]_i_1 
       (.I0(cols_in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_cols_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[25]_i_1 
       (.I0(cols_in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_cols_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[26]_i_1 
       (.I0(cols_in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_cols_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[27]_i_1 
       (.I0(cols_in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_cols_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[28]_i_1 
       (.I0(cols_in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_cols_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[29]_i_1 
       (.I0(cols_in[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_cols_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[2]_i_1 
       (.I0(cols_in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[30]_i_1 
       (.I0(cols_in[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_cols_in0[30]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_cols_in[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_img_out[63]_i_3_n_3 ),
        .O(\int_cols_in[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[31]_i_2 
       (.I0(cols_in[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_cols_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[3]_i_1 
       (.I0(cols_in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[4]_i_1 
       (.I0(cols_in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[5]_i_1 
       (.I0(cols_in[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[6]_i_1 
       (.I0(cols_in[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[7]_i_1 
       (.I0(cols_in[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[8]_i_1 
       (.I0(cols_in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_cols_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_in[9]_i_1 
       (.I0(cols_in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_cols_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[0]),
        .Q(cols_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[10]),
        .Q(cols_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[11]),
        .Q(cols_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[12]),
        .Q(cols_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[13]),
        .Q(cols_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[14]),
        .Q(cols_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[15]),
        .Q(cols_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[16]),
        .Q(cols_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[17]),
        .Q(cols_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[18]),
        .Q(cols_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[19]),
        .Q(cols_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[1]),
        .Q(cols_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[20]),
        .Q(cols_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[21]),
        .Q(cols_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[22]),
        .Q(cols_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[23]),
        .Q(cols_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[24]),
        .Q(cols_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[25]),
        .Q(cols_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[26]),
        .Q(cols_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[27]),
        .Q(cols_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[28]),
        .Q(cols_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[29]),
        .Q(cols_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[2]),
        .Q(cols_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[30]),
        .Q(cols_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[31]),
        .Q(cols_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[3]),
        .Q(cols_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[4]),
        .Q(cols_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[5]),
        .Q(cols_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[6]),
        .Q(cols_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[7]),
        .Q(cols_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[8]),
        .Q(cols_in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[9]),
        .Q(cols_in[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[0]_i_1 
       (.I0(cols_out[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[10]_i_1 
       (.I0(cols_out[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_cols_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[11]_i_1 
       (.I0(cols_out[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_cols_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[12]_i_1 
       (.I0(cols_out[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_cols_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[13]_i_1 
       (.I0(cols_out[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_cols_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[14]_i_1 
       (.I0(cols_out[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_cols_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[15]_i_1 
       (.I0(cols_out[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_cols_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[16]_i_1 
       (.I0(cols_out[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_cols_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[17]_i_1 
       (.I0(cols_out[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_cols_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[18]_i_1 
       (.I0(cols_out[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_cols_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[19]_i_1 
       (.I0(cols_out[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_cols_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[1]_i_1 
       (.I0(cols_out[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[20]_i_1 
       (.I0(cols_out[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_cols_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[21]_i_1 
       (.I0(cols_out[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_cols_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[22]_i_1 
       (.I0(cols_out[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_cols_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[23]_i_1 
       (.I0(cols_out[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_cols_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[24]_i_1 
       (.I0(cols_out[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_cols_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[25]_i_1 
       (.I0(cols_out[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_cols_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[26]_i_1 
       (.I0(cols_out[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_cols_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[27]_i_1 
       (.I0(cols_out[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_cols_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[28]_i_1 
       (.I0(cols_out[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_cols_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[29]_i_1 
       (.I0(cols_out[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_cols_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[2]_i_1 
       (.I0(cols_out[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[30]_i_1 
       (.I0(cols_out[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_cols_out0[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_cols_out[31]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\int_img_out[63]_i_3_n_3 ),
        .O(\int_cols_out[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[31]_i_2 
       (.I0(cols_out[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_cols_out0[31]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[3]_i_1 
       (.I0(cols_out[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[4]_i_1 
       (.I0(cols_out[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[5]_i_1 
       (.I0(cols_out[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[6]_i_1 
       (.I0(cols_out[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[7]_i_1 
       (.I0(cols_out[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[8]_i_1 
       (.I0(cols_out[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_cols_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols_out[9]_i_1 
       (.I0(cols_out[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_cols_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[0]),
        .Q(cols_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[10]),
        .Q(cols_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[11]),
        .Q(cols_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[12]),
        .Q(cols_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[13]),
        .Q(cols_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[14]),
        .Q(cols_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[15]),
        .Q(cols_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[16]),
        .Q(cols_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[17]),
        .Q(cols_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[18]),
        .Q(cols_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[19]),
        .Q(cols_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[1]),
        .Q(cols_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[20]),
        .Q(cols_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[21]),
        .Q(cols_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[22]),
        .Q(cols_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[23]),
        .Q(cols_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[24]),
        .Q(cols_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[25]),
        .Q(cols_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[26]),
        .Q(cols_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[27]),
        .Q(cols_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[28]),
        .Q(cols_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[29]),
        .Q(cols_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[2]),
        .Q(cols_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[30]),
        .Q(cols_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[31]),
        .Q(cols_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[3]),
        .Q(cols_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[4]),
        .Q(cols_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[5]),
        .Q(cols_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[6]),
        .Q(cols_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[7]),
        .Q(cols_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[8]),
        .Q(cols_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[9]),
        .Q(cols_out[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(int_gie_i_2_n_3),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\int_img_inp[31]_i_3_n_3 ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier9_out),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_img_inp[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[0]_i_1 
       (.I0(\int_img_inp_reg_n_3_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_img_inp_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[10]_i_1 
       (.I0(img_inp[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_img_inp_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[11]_i_1 
       (.I0(img_inp[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_img_inp_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[12]_i_1 
       (.I0(img_inp[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_img_inp_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[13]_i_1 
       (.I0(img_inp[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_img_inp_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[14]_i_1 
       (.I0(img_inp[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_img_inp_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[15]_i_1 
       (.I0(img_inp[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_img_inp_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[16]_i_1 
       (.I0(img_inp[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_img_inp_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[17]_i_1 
       (.I0(img_inp[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_img_inp_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[18]_i_1 
       (.I0(img_inp[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_img_inp_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[19]_i_1 
       (.I0(img_inp[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_img_inp_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[1]_i_1 
       (.I0(\int_img_inp_reg_n_3_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_img_inp_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[20]_i_1 
       (.I0(img_inp[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_img_inp_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[21]_i_1 
       (.I0(img_inp[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_img_inp_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[22]_i_1 
       (.I0(img_inp[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_img_inp_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[23]_i_1 
       (.I0(img_inp[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_img_inp_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[24]_i_1 
       (.I0(img_inp[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_img_inp_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[25]_i_1 
       (.I0(img_inp[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_img_inp_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[26]_i_1 
       (.I0(img_inp[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_img_inp_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[27]_i_1 
       (.I0(img_inp[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_img_inp_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[28]_i_1 
       (.I0(img_inp[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_img_inp_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[29]_i_1 
       (.I0(img_inp[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_img_inp_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[2]_i_1 
       (.I0(img_inp[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_img_inp_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[30]_i_1 
       (.I0(img_inp[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_img_inp_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_img_inp[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_img_inp[31]_i_3_n_3 ),
        .O(\int_img_inp[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[31]_i_2 
       (.I0(img_inp[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_img_inp_reg04_out[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_img_inp[31]_i_3 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(\int_img_inp[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[32]_i_1 
       (.I0(img_inp[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_img_inp_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[33]_i_1 
       (.I0(img_inp[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_img_inp_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[34]_i_1 
       (.I0(img_inp[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_img_inp_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[35]_i_1 
       (.I0(img_inp[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_img_inp_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[36]_i_1 
       (.I0(img_inp[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_img_inp_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[37]_i_1 
       (.I0(img_inp[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_img_inp_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[38]_i_1 
       (.I0(img_inp[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_img_inp_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[39]_i_1 
       (.I0(img_inp[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_img_inp_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[3]_i_1 
       (.I0(img_inp[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_img_inp_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[40]_i_1 
       (.I0(img_inp[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_img_inp_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[41]_i_1 
       (.I0(img_inp[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_img_inp_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[42]_i_1 
       (.I0(img_inp[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_img_inp_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[43]_i_1 
       (.I0(img_inp[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_img_inp_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[44]_i_1 
       (.I0(img_inp[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_img_inp_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[45]_i_1 
       (.I0(img_inp[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_img_inp_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[46]_i_1 
       (.I0(img_inp[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_img_inp_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[47]_i_1 
       (.I0(img_inp[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_img_inp_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[48]_i_1 
       (.I0(img_inp[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_img_inp_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[49]_i_1 
       (.I0(img_inp[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_img_inp_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[4]_i_1 
       (.I0(img_inp[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_img_inp_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[50]_i_1 
       (.I0(img_inp[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_img_inp_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[51]_i_1 
       (.I0(img_inp[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_img_inp_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[52]_i_1 
       (.I0(img_inp[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_img_inp_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[53]_i_1 
       (.I0(img_inp[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_img_inp_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[54]_i_1 
       (.I0(img_inp[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_img_inp_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[55]_i_1 
       (.I0(img_inp[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_img_inp_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[56]_i_1 
       (.I0(img_inp[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_img_inp_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[57]_i_1 
       (.I0(img_inp[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_img_inp_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[58]_i_1 
       (.I0(img_inp[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_img_inp_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[59]_i_1 
       (.I0(img_inp[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_img_inp_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[5]_i_1 
       (.I0(img_inp[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_img_inp_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[60]_i_1 
       (.I0(img_inp[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_img_inp_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[61]_i_1 
       (.I0(img_inp[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_img_inp_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[62]_i_1 
       (.I0(img_inp[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_img_inp_reg0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_img_inp[63]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_img_inp[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\int_img_inp[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[63]_i_2 
       (.I0(img_inp[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_img_inp_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[6]_i_1 
       (.I0(img_inp[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_img_inp_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[7]_i_1 
       (.I0(img_inp[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_img_inp_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[8]_i_1 
       (.I0(img_inp[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_img_inp_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_inp[9]_i_1 
       (.I0(img_inp[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_img_inp_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[0]),
        .Q(\int_img_inp_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[10]),
        .Q(img_inp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[11]),
        .Q(img_inp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[12]),
        .Q(img_inp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[13]),
        .Q(img_inp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[14]),
        .Q(img_inp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[15]),
        .Q(img_inp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[16]),
        .Q(img_inp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[17]),
        .Q(img_inp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[18]),
        .Q(img_inp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[19]),
        .Q(img_inp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[1]),
        .Q(\int_img_inp_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[20]),
        .Q(img_inp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[21]),
        .Q(img_inp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[22]),
        .Q(img_inp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[23]),
        .Q(img_inp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[24]),
        .Q(img_inp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[25]),
        .Q(img_inp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[26]),
        .Q(img_inp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[27]),
        .Q(img_inp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[28]),
        .Q(img_inp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[29]),
        .Q(img_inp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[2]),
        .Q(img_inp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[30]),
        .Q(img_inp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[31]),
        .Q(img_inp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[0]),
        .Q(img_inp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[1]),
        .Q(img_inp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[2]),
        .Q(img_inp[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[3]),
        .Q(img_inp[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[4]),
        .Q(img_inp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[5]),
        .Q(img_inp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[6]),
        .Q(img_inp[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[7]),
        .Q(img_inp[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[3]),
        .Q(img_inp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[8]),
        .Q(img_inp[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[9]),
        .Q(img_inp[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[10]),
        .Q(img_inp[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[11]),
        .Q(img_inp[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[12]),
        .Q(img_inp[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[13]),
        .Q(img_inp[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[14]),
        .Q(img_inp[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[15]),
        .Q(img_inp[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[16]),
        .Q(img_inp[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[17]),
        .Q(img_inp[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[4]),
        .Q(img_inp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[18]),
        .Q(img_inp[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[19]),
        .Q(img_inp[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[20]),
        .Q(img_inp[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[21]),
        .Q(img_inp[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[22]),
        .Q(img_inp[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[23]),
        .Q(img_inp[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[24]),
        .Q(img_inp[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[25]),
        .Q(img_inp[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[26]),
        .Q(img_inp[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[27]),
        .Q(img_inp[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[5]),
        .Q(img_inp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[28]),
        .Q(img_inp[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[29]),
        .Q(img_inp[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[30]),
        .Q(img_inp[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_inp[63]_i_1_n_3 ),
        .D(int_img_inp_reg0[31]),
        .Q(img_inp[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[6]),
        .Q(img_inp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[7]),
        .Q(img_inp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[8]),
        .Q(img_inp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_3 ),
        .D(int_img_inp_reg04_out[9]),
        .Q(img_inp[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[0]_i_1 
       (.I0(\int_img_out_reg_n_3_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_img_out_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[10]_i_1 
       (.I0(img_out[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_img_out_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[11]_i_1 
       (.I0(img_out[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_img_out_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[12]_i_1 
       (.I0(img_out[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_img_out_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[13]_i_1 
       (.I0(img_out[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_img_out_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[14]_i_1 
       (.I0(img_out[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_img_out_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[15]_i_1 
       (.I0(img_out[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_img_out_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[16]_i_1 
       (.I0(img_out[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_img_out_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[17]_i_1 
       (.I0(img_out[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_img_out_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[18]_i_1 
       (.I0(img_out[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_img_out_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[19]_i_1 
       (.I0(img_out[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_img_out_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[1]_i_1 
       (.I0(\int_img_out_reg_n_3_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_img_out_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[20]_i_1 
       (.I0(img_out[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_img_out_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[21]_i_1 
       (.I0(img_out[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_img_out_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[22]_i_1 
       (.I0(img_out[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_img_out_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[23]_i_1 
       (.I0(img_out[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_img_out_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[24]_i_1 
       (.I0(img_out[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_img_out_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[25]_i_1 
       (.I0(img_out[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_img_out_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[26]_i_1 
       (.I0(img_out[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_img_out_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[27]_i_1 
       (.I0(img_out[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_img_out_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[28]_i_1 
       (.I0(img_out[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_img_out_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[29]_i_1 
       (.I0(img_out[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_img_out_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[2]_i_1 
       (.I0(img_out[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_img_out_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[30]_i_1 
       (.I0(img_out[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_img_out_reg01_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_img_out[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_img_inp[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\int_img_out[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[31]_i_2 
       (.I0(img_out[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_img_out_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[32]_i_1 
       (.I0(img_out[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_img_out_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[33]_i_1 
       (.I0(img_out[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_img_out_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[34]_i_1 
       (.I0(img_out[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_img_out_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[35]_i_1 
       (.I0(img_out[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_img_out_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[36]_i_1 
       (.I0(img_out[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_img_out_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[37]_i_1 
       (.I0(img_out[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_img_out_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[38]_i_1 
       (.I0(img_out[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_img_out_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[39]_i_1 
       (.I0(img_out[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_img_out_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[3]_i_1 
       (.I0(img_out[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_img_out_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[40]_i_1 
       (.I0(img_out[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_img_out_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[41]_i_1 
       (.I0(img_out[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_img_out_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[42]_i_1 
       (.I0(img_out[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_img_out_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[43]_i_1 
       (.I0(img_out[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_img_out_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[44]_i_1 
       (.I0(img_out[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_img_out_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[45]_i_1 
       (.I0(img_out[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_img_out_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[46]_i_1 
       (.I0(img_out[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_img_out_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[47]_i_1 
       (.I0(img_out[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_img_out_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[48]_i_1 
       (.I0(img_out[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_img_out_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[49]_i_1 
       (.I0(img_out[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_img_out_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[4]_i_1 
       (.I0(img_out[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_img_out_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[50]_i_1 
       (.I0(img_out[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_img_out_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[51]_i_1 
       (.I0(img_out[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_img_out_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[52]_i_1 
       (.I0(img_out[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_img_out_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[53]_i_1 
       (.I0(img_out[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_img_out_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[54]_i_1 
       (.I0(img_out[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_img_out_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[55]_i_1 
       (.I0(img_out[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_img_out_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[56]_i_1 
       (.I0(img_out[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_img_out_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[57]_i_1 
       (.I0(img_out[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_img_out_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[58]_i_1 
       (.I0(img_out[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_img_out_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[59]_i_1 
       (.I0(img_out[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_img_out_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[5]_i_1 
       (.I0(img_out[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_img_out_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[60]_i_1 
       (.I0(img_out[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_img_out_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[61]_i_1 
       (.I0(img_out[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_img_out_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[62]_i_1 
       (.I0(img_out[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_img_out_reg0[30]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_img_out[63]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_img_out[63]_i_3_n_3 ),
        .O(\int_img_out[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[63]_i_2 
       (.I0(img_out[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_img_out_reg0[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_img_out[63]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_img_out[63]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[6]_i_1 
       (.I0(img_out[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_img_out_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[7]_i_1 
       (.I0(img_out[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_img_out_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[8]_i_1 
       (.I0(img_out[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_img_out_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_img_out[9]_i_1 
       (.I0(img_out[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_img_out_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[0]),
        .Q(\int_img_out_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[10]),
        .Q(img_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[11]),
        .Q(img_out[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[12]),
        .Q(img_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[13]),
        .Q(img_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[14]),
        .Q(img_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[15]),
        .Q(img_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[16]),
        .Q(img_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[17]),
        .Q(img_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[18]),
        .Q(img_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[19]),
        .Q(img_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[1]),
        .Q(\int_img_out_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[20]),
        .Q(img_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[21]),
        .Q(img_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[22]),
        .Q(img_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[23]),
        .Q(img_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[24]),
        .Q(img_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[25]),
        .Q(img_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[26]),
        .Q(img_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[27]),
        .Q(img_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[28]),
        .Q(img_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[29]),
        .Q(img_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[2]),
        .Q(img_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[30]),
        .Q(img_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[31]),
        .Q(img_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[0]),
        .Q(img_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[1]),
        .Q(img_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[2]),
        .Q(img_out[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[3]),
        .Q(img_out[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[4]),
        .Q(img_out[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[5]),
        .Q(img_out[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[6]),
        .Q(img_out[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[7]),
        .Q(img_out[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[3]),
        .Q(img_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[8]),
        .Q(img_out[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[9]),
        .Q(img_out[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[10]),
        .Q(img_out[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[11]),
        .Q(img_out[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[12]),
        .Q(img_out[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[13]),
        .Q(img_out[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[14]),
        .Q(img_out[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[15]),
        .Q(img_out[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[16]),
        .Q(img_out[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[17]),
        .Q(img_out[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[4]),
        .Q(img_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[18]),
        .Q(img_out[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[19]),
        .Q(img_out[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[20]),
        .Q(img_out[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[21]),
        .Q(img_out[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[22]),
        .Q(img_out[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[23]),
        .Q(img_out[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[24]),
        .Q(img_out[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[25]),
        .Q(img_out[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[26]),
        .Q(img_out[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[27]),
        .Q(img_out[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[5]),
        .Q(img_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[28]),
        .Q(img_out[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[29]),
        .Q(img_out[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[30]),
        .Q(img_out[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_3 ),
        .D(int_img_out_reg0[31]),
        .Q(img_out[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[6]),
        .Q(img_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[7]),
        .Q(img_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[8]),
        .Q(img_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_3 ),
        .D(int_img_out_reg01_out[9]),
        .Q(img_out[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\int_img_inp[31]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[2] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I4(\int_isr[1]_i_2_n_3 ),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[1]_i_2 
       (.I0(int_ap_start_reg_0),
        .I1(shiftReg_ce),
        .O(\int_isr[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[0]_i_1 
       (.I0(rows_in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[10]_i_1 
       (.I0(rows_in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_rows_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[11]_i_1 
       (.I0(rows_in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_rows_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[12]_i_1 
       (.I0(rows_in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_rows_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[13]_i_1 
       (.I0(rows_in[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_rows_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[14]_i_1 
       (.I0(rows_in[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_rows_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[15]_i_1 
       (.I0(rows_in[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_rows_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[16]_i_1 
       (.I0(rows_in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_rows_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[17]_i_1 
       (.I0(rows_in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_rows_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[18]_i_1 
       (.I0(rows_in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_rows_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[19]_i_1 
       (.I0(rows_in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_rows_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[1]_i_1 
       (.I0(rows_in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[20]_i_1 
       (.I0(rows_in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_rows_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[21]_i_1 
       (.I0(rows_in[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_rows_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[22]_i_1 
       (.I0(rows_in[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_rows_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[23]_i_1 
       (.I0(rows_in[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_rows_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[24]_i_1 
       (.I0(rows_in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_rows_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[25]_i_1 
       (.I0(rows_in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_rows_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[26]_i_1 
       (.I0(rows_in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_rows_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[27]_i_1 
       (.I0(rows_in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_rows_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[28]_i_1 
       (.I0(rows_in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_rows_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[29]_i_1 
       (.I0(rows_in[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_rows_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[2]_i_1 
       (.I0(rows_in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[30]_i_1 
       (.I0(rows_in[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_rows_in0[30]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_rows_in[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_img_out[63]_i_3_n_3 ),
        .O(\int_rows_in[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[31]_i_2 
       (.I0(rows_in[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_rows_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[3]_i_1 
       (.I0(rows_in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[4]_i_1 
       (.I0(rows_in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[5]_i_1 
       (.I0(rows_in[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[6]_i_1 
       (.I0(rows_in[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[7]_i_1 
       (.I0(rows_in[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[8]_i_1 
       (.I0(rows_in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_rows_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_in[9]_i_1 
       (.I0(rows_in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_rows_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[0]),
        .Q(rows_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[10]),
        .Q(rows_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[11]),
        .Q(rows_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[12]),
        .Q(rows_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[13]),
        .Q(rows_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[14]),
        .Q(rows_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[15]),
        .Q(rows_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[16]),
        .Q(rows_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[17]),
        .Q(rows_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[18]),
        .Q(rows_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[19]),
        .Q(rows_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[1]),
        .Q(rows_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[20]),
        .Q(rows_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[21]),
        .Q(rows_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[22]),
        .Q(rows_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[23]),
        .Q(rows_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[24]),
        .Q(rows_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[25]),
        .Q(rows_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[26]),
        .Q(rows_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[27]),
        .Q(rows_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[28]),
        .Q(rows_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[29]),
        .Q(rows_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[2]),
        .Q(rows_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[30]),
        .Q(rows_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[31]),
        .Q(rows_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[3]),
        .Q(rows_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[4]),
        .Q(rows_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[5]),
        .Q(rows_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[6]),
        .Q(rows_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[7]),
        .Q(rows_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[8]),
        .Q(rows_in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[9]),
        .Q(rows_in[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[0]_i_1 
       (.I0(rows_out[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[10]_i_1 
       (.I0(rows_out[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_rows_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[11]_i_1 
       (.I0(rows_out[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_rows_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[12]_i_1 
       (.I0(rows_out[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_rows_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[13]_i_1 
       (.I0(rows_out[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_rows_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[14]_i_1 
       (.I0(rows_out[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_rows_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[15]_i_1 
       (.I0(rows_out[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_rows_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[16]_i_1 
       (.I0(rows_out[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_rows_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[17]_i_1 
       (.I0(rows_out[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_rows_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[18]_i_1 
       (.I0(rows_out[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_rows_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[19]_i_1 
       (.I0(rows_out[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_rows_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[1]_i_1 
       (.I0(rows_out[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[20]_i_1 
       (.I0(rows_out[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_rows_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[21]_i_1 
       (.I0(rows_out[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_rows_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[22]_i_1 
       (.I0(rows_out[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_rows_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[23]_i_1 
       (.I0(rows_out[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_rows_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[24]_i_1 
       (.I0(rows_out[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_rows_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[25]_i_1 
       (.I0(rows_out[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_rows_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[26]_i_1 
       (.I0(rows_out[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_rows_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[27]_i_1 
       (.I0(rows_out[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_rows_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[28]_i_1 
       (.I0(rows_out[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_rows_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[29]_i_1 
       (.I0(rows_out[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_rows_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[2]_i_1 
       (.I0(rows_out[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[30]_i_1 
       (.I0(rows_out[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_rows_out0[30]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_rows_out[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_img_out[63]_i_3_n_3 ),
        .O(\int_rows_out[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[31]_i_2 
       (.I0(rows_out[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_rows_out0[31]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[3]_i_1 
       (.I0(rows_out[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[4]_i_1 
       (.I0(rows_out[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[5]_i_1 
       (.I0(rows_out[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[6]_i_1 
       (.I0(rows_out[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[7]_i_1 
       (.I0(rows_out[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[8]_i_1 
       (.I0(rows_out[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_rows_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows_out[9]_i_1 
       (.I0(rows_out[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_rows_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[0]),
        .Q(rows_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[10]),
        .Q(rows_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[11]),
        .Q(rows_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[12]),
        .Q(rows_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[13]),
        .Q(rows_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[14]),
        .Q(rows_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[15]),
        .Q(rows_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[16]),
        .Q(rows_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[17]),
        .Q(rows_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[18]),
        .Q(rows_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[19]),
        .Q(rows_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[1]),
        .Q(rows_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[20]),
        .Q(rows_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[21]),
        .Q(rows_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[22]),
        .Q(rows_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[23]),
        .Q(rows_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[24]),
        .Q(rows_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[25]),
        .Q(rows_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[26]),
        .Q(rows_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[27]),
        .Q(rows_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[28]),
        .Q(rows_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[29]),
        .Q(rows_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[2]),
        .Q(rows_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[30]),
        .Q(rows_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[31]),
        .Q(rows_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[3]),
        .Q(rows_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[4]),
        .Q(rows_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[5]),
        .Q(rows_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[6]),
        .Q(rows_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[7]),
        .Q(rows_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[8]),
        .Q(rows_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[9]),
        .Q(rows_out[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(shiftReg_ce),
        .I1(in_mat_rows_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(shiftReg_ce),
        .I1(in_mat_cols_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(shiftReg_ce),
        .I1(img_inp_c_full_n),
        .O(internal_full_n_reg_1));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[2]_i_2__0 
       (.I0(int_ap_start_reg_0),
        .I1(ap_start),
        .I2(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I3(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[31]_i_4_n_3 ),
        .I2(cols_out[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(ar_hs),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[1]_i_3_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[0]_i_3_n_3 ),
        .I4(\rdata[0]_i_4_n_3 ),
        .I5(\rdata[0]_i_5_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_img_out_reg_n_3_[0] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_gie_reg_n_3),
        .I5(img_inp[30]),
        .O(\rdata[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_4 
       (.I0(rows_in[0]),
        .I1(rows_out[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[30]),
        .I5(cols_in[0]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[0]_i_5 
       (.I0(ap_start),
        .I1(\int_img_inp_reg_n_3_[0] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[10]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[10]_i_2_n_3 ),
        .I4(\rdata[10]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[10]_i_2 
       (.I0(rows_in[10]),
        .I1(rows_out[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[40]),
        .I5(cols_in[10]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[10]_i_3 
       (.I0(img_inp[8]),
        .I1(img_inp[40]),
        .I2(img_out[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[11]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[11]_i_2_n_3 ),
        .I4(\rdata[11]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[11]_i_2 
       (.I0(rows_in[11]),
        .I1(rows_out[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[41]),
        .I5(cols_in[11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[11]_i_3 
       (.I0(img_inp[9]),
        .I1(img_inp[41]),
        .I2(img_out[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[12]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[12]_i_2_n_3 ),
        .I4(\rdata[12]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[12]_i_2 
       (.I0(rows_in[12]),
        .I1(rows_out[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[42]),
        .I5(cols_in[12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[12]_i_3 
       (.I0(img_inp[10]),
        .I1(img_inp[42]),
        .I2(img_out[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[13]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[13]_i_2_n_3 ),
        .I4(\rdata[13]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[13]_i_2 
       (.I0(rows_in[13]),
        .I1(rows_out[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[43]),
        .I5(cols_in[13]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[13]_i_3 
       (.I0(img_inp[11]),
        .I1(img_inp[43]),
        .I2(img_out[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[14]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[14]_i_2_n_3 ),
        .I4(\rdata[14]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[14]_i_2 
       (.I0(rows_in[14]),
        .I1(rows_out[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[44]),
        .I5(cols_in[14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[14]_i_3 
       (.I0(img_inp[12]),
        .I1(img_inp[44]),
        .I2(img_out[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[15]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[15]_i_2_n_3 ),
        .I4(\rdata[15]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[15]_i_2 
       (.I0(rows_in[15]),
        .I1(rows_out[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[45]),
        .I5(cols_in[15]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[15]_i_3 
       (.I0(img_inp[13]),
        .I1(img_inp[45]),
        .I2(img_out[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[16]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[16]_i_2_n_3 ),
        .I4(\rdata[16]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[16]_i_2 
       (.I0(rows_in[16]),
        .I1(rows_out[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[46]),
        .I5(cols_in[16]),
        .O(\rdata[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[16]_i_3 
       (.I0(img_inp[14]),
        .I1(img_inp[46]),
        .I2(img_out[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[17]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[17]_i_2_n_3 ),
        .I4(\rdata[17]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[17]_i_2 
       (.I0(rows_in[17]),
        .I1(rows_out[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[47]),
        .I5(cols_in[17]),
        .O(\rdata[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[17]_i_3 
       (.I0(img_inp[15]),
        .I1(img_inp[47]),
        .I2(img_out[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[18]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[18]_i_2_n_3 ),
        .I4(\rdata[18]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[18]_i_2 
       (.I0(rows_in[18]),
        .I1(rows_out[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[48]),
        .I5(cols_in[18]),
        .O(\rdata[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[18]_i_3 
       (.I0(img_inp[16]),
        .I1(img_inp[48]),
        .I2(img_out[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[19]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[19]_i_2_n_3 ),
        .I4(\rdata[19]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[19]_i_2 
       (.I0(rows_in[19]),
        .I1(rows_out[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[49]),
        .I5(cols_in[19]),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[19]_i_3 
       (.I0(img_inp[17]),
        .I1(img_inp[49]),
        .I2(img_out[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[31]_i_4_n_3 ),
        .I2(cols_out[1]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(ar_hs),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_3 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_4_n_3 ),
        .I4(\rdata[1]_i_5_n_3 ),
        .I5(\rdata[1]_i_6_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hF0AACC00)) 
    \rdata[1]_i_4 
       (.I0(img_inp[31]),
        .I1(p_1_in),
        .I2(\int_img_out_reg_n_3_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_5 
       (.I0(rows_in[1]),
        .I1(rows_out[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[31]),
        .I5(cols_in[1]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[1]_i_6 
       (.I0(data0[1]),
        .I1(\int_img_inp_reg_n_3_[1] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[20]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[20]_i_2_n_3 ),
        .I4(\rdata[20]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[20]_i_2 
       (.I0(rows_in[20]),
        .I1(rows_out[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[50]),
        .I5(cols_in[20]),
        .O(\rdata[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[20]_i_3 
       (.I0(img_inp[18]),
        .I1(img_inp[50]),
        .I2(img_out[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[21]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[21]_i_2_n_3 ),
        .I4(\rdata[21]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[21]_i_2 
       (.I0(rows_in[21]),
        .I1(rows_out[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[51]),
        .I5(cols_in[21]),
        .O(\rdata[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[21]_i_3 
       (.I0(img_inp[19]),
        .I1(img_inp[51]),
        .I2(img_out[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[22]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[22]_i_2_n_3 ),
        .I4(\rdata[22]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[22]_i_2 
       (.I0(rows_in[22]),
        .I1(rows_out[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[52]),
        .I5(cols_in[22]),
        .O(\rdata[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[22]_i_3 
       (.I0(img_inp[20]),
        .I1(img_inp[52]),
        .I2(img_out[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[23]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[23]_i_2_n_3 ),
        .I4(\rdata[23]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[23]_i_2 
       (.I0(rows_in[23]),
        .I1(rows_out[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[53]),
        .I5(cols_in[23]),
        .O(\rdata[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[23]_i_3 
       (.I0(img_inp[21]),
        .I1(img_inp[53]),
        .I2(img_out[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[24]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[24]_i_2_n_3 ),
        .I4(\rdata[24]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[24]_i_2 
       (.I0(rows_in[24]),
        .I1(rows_out[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[54]),
        .I5(cols_in[24]),
        .O(\rdata[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[24]_i_3 
       (.I0(img_inp[22]),
        .I1(img_inp[54]),
        .I2(img_out[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[25]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[25]_i_2_n_3 ),
        .I4(\rdata[25]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[25]_i_2 
       (.I0(rows_in[25]),
        .I1(rows_out[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[55]),
        .I5(cols_in[25]),
        .O(\rdata[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[25]_i_3 
       (.I0(img_inp[23]),
        .I1(img_inp[55]),
        .I2(img_out[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[26]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[26]_i_2_n_3 ),
        .I4(\rdata[26]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[26]_i_2 
       (.I0(rows_in[26]),
        .I1(rows_out[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[56]),
        .I5(cols_in[26]),
        .O(\rdata[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[26]_i_3 
       (.I0(img_inp[24]),
        .I1(img_inp[56]),
        .I2(img_out[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[27]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[27]_i_2_n_3 ),
        .I4(\rdata[27]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[27]_i_2 
       (.I0(rows_in[27]),
        .I1(rows_out[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[57]),
        .I5(cols_in[27]),
        .O(\rdata[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[27]_i_3 
       (.I0(img_inp[25]),
        .I1(img_inp[57]),
        .I2(img_out[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[28]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[28]_i_2_n_3 ),
        .I4(\rdata[28]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[28]_i_2 
       (.I0(rows_in[28]),
        .I1(rows_out[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[58]),
        .I5(cols_in[28]),
        .O(\rdata[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[28]_i_3 
       (.I0(img_inp[26]),
        .I1(img_inp[58]),
        .I2(img_out[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[29]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[29]_i_2_n_3 ),
        .I4(\rdata[29]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[29]_i_2 
       (.I0(rows_in[29]),
        .I1(rows_out[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[59]),
        .I5(cols_in[29]),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[29]_i_3 
       (.I0(img_inp[27]),
        .I1(img_inp[59]),
        .I2(img_out[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[2]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[2]_i_2_n_3 ),
        .I4(\rdata[2]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_2 
       (.I0(rows_in[2]),
        .I1(rows_out[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[32]),
        .I5(cols_in[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(img_inp[32]),
        .I4(img_out[0]),
        .I5(\rdata[2]_i_4_n_3 ),
        .O(\rdata[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata[2]_i_4 
       (.I0(img_inp[0]),
        .I1(data0[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[30]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[30]_i_2_n_3 ),
        .I4(\rdata[30]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[30]_i_2 
       (.I0(rows_in[30]),
        .I1(rows_out[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[60]),
        .I5(cols_in[30]),
        .O(\rdata[30]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[30]_i_3 
       (.I0(img_inp[28]),
        .I1(img_inp[60]),
        .I2(img_out[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[31]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[31]_i_6_n_3 ),
        .I4(\rdata[31]_i_7_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[31]_i_6 
       (.I0(rows_in[31]),
        .I1(rows_out[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[61]),
        .I5(cols_in[31]),
        .O(\rdata[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[31]_i_7 
       (.I0(img_inp[29]),
        .I1(img_inp[61]),
        .I2(img_out[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[3]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[3]_i_2_n_3 ),
        .I4(\rdata[3]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_2 
       (.I0(rows_in[3]),
        .I1(rows_out[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[33]),
        .I5(cols_in[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(img_inp[33]),
        .I4(img_out[1]),
        .I5(\rdata[3]_i_4_n_3 ),
        .O(\rdata[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata[3]_i_4 
       (.I0(img_inp[1]),
        .I1(data0[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[4]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[4]_i_2_n_3 ),
        .I4(\rdata[4]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_2 
       (.I0(rows_in[4]),
        .I1(rows_out[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[34]),
        .I5(cols_in[4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[4]_i_3 
       (.I0(img_inp[2]),
        .I1(img_inp[34]),
        .I2(img_out[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[5]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[5]_i_2_n_3 ),
        .I4(\rdata[5]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_2 
       (.I0(rows_in[5]),
        .I1(rows_out[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[35]),
        .I5(cols_in[5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[5]_i_3 
       (.I0(img_inp[3]),
        .I1(img_inp[35]),
        .I2(img_out[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[6]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[6]_i_2_n_3 ),
        .I4(\rdata[6]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_2 
       (.I0(rows_in[6]),
        .I1(rows_out[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[36]),
        .I5(cols_in[6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[6]_i_3 
       (.I0(img_inp[4]),
        .I1(img_inp[36]),
        .I2(img_out[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[7]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[7]_i_2_n_3 ),
        .I4(\rdata[7]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_2 
       (.I0(rows_in[7]),
        .I1(rows_out[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[37]),
        .I5(cols_in[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(img_inp[37]),
        .I4(img_out[5]),
        .I5(\rdata[7]_i_4_n_3 ),
        .O(\rdata[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata[7]_i_4 
       (.I0(img_inp[5]),
        .I1(data0[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[8]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[8]_i_2_n_3 ),
        .I4(\rdata[8]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[8]_i_2 
       (.I0(rows_in[8]),
        .I1(rows_out[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[38]),
        .I5(cols_in[8]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[8]_i_3 
       (.I0(img_inp[6]),
        .I1(img_inp[38]),
        .I2(img_out[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_3 ),
        .I1(cols_out[9]),
        .I2(\rdata[31]_i_5_n_3 ),
        .I3(\rdata[9]_i_2_n_3 ),
        .I4(\rdata[9]_i_3_n_3 ),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[9]_i_2 
       (.I0(rows_in[9]),
        .I1(rows_out[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(img_out[39]),
        .I5(cols_in[9]),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF000CC000000AA00)) 
    \rdata[9]_i_3 
       (.I0(img_inp[7]),
        .I1(img_inp[39]),
        .I2(img_out[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S
   (cols_c_full_n,
    cols_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    B,
    shiftReg_ce,
    Q,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_rst_n_inv,
    E);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]B;
  wire [0:0]E;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [1:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__19_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_shiftReg_12 U_resize_accel_fifo_w11_d2_S_ram
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__16
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(cols_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_10
   (rows_c_full_n,
    rows_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    A,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv,
    E);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]A;
  wire [0:0]E;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_3;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_2__2_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_shiftReg U_resize_accel_fifo_w11_d2_S_ram
       (.A(A),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(rows_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_shiftReg
   (\SRL_SIG_reg[0][10]_0 ,
    A,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_1 ,
    ap_clk,
    Q,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_1 ;
  input ap_clk;
  input [1:0]Q;
  input [1:0]p_reg_reg;

  wire [10:0]A;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__7 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__1
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__1
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__1
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__0
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__0
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__0
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__0
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20__0
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21__0
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22__0
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23__0
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w11_d2_S_shiftReg_12
   (\SRL_SIG_reg[0][10]_0 ,
    B,
    shiftReg_ce,
    Q,
    ap_clk,
    \SRL_SIG_reg[0][10]_1 ,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input [1:0]\SRL_SIG_reg[0][10]_1 ;
  input [1:0]p_reg_reg;

  wire [10:0]B;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [1:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__6 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__0
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__1
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__2
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__2
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__2
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__2
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__2
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__0
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__0
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(B[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S
   (axibound_V_empty_n,
    D,
    internal_full_n_reg_0,
    S,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[1][12] ,
    ap_clk,
    \data_p1_reg[76] ,
    \data_p1_reg[76]_0 ,
    ap_rst_n,
    internal_full_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_done_reg,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    icmp_ln1024_fu_145_p2_carry__0,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][12]_1 );
  output axibound_V_empty_n;
  output [12:0]D;
  output internal_full_n_reg_0;
  output [0:0]S;
  output [12:0]\SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][12]_0 ;
  output [0:0]\SRL_SIG_reg[1][12] ;
  input ap_clk;
  input \data_p1_reg[76] ;
  input [12:0]\data_p1_reg[76]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_done_reg;
  input Axi2Mat_Block_split37_proc_U0_ap_start;
  input [3:0]icmp_ln1024_fu_145_p2_carry__0;
  input ap_rst_n_inv;
  input [12:0]\SRL_SIG_reg[0][12]_1 ;

  wire Axi2Mat_Block_split37_proc_U0_ap_continue;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [12:0]D;
  wire [0:0]S;
  wire [12:0]\SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire [12:0]\SRL_SIG_reg[0][12]_1 ;
  wire [0:0]\SRL_SIG_reg[1][12] ;
  wire \ap_CS_fsm[9]_i_7_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axibound_V_empty_n;
  wire \data_p1_reg[76] ;
  wire [12:0]\data_p1_reg[76]_0 ;
  wire [3:0]icmp_ln1024_fu_145_p2_carry__0;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_shiftReg_39 U_resize_accel_fifo_w13_d2_S_ram
       (.Axi2Mat_Block_split37_proc_U0_ap_continue(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(D),
        .S(S),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][12]_1 (\SRL_SIG_reg[0][12]_0 ),
        .\SRL_SIG_reg[0][12]_2 (\SRL_SIG_reg[0][12]_1 ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\ap_CS_fsm[9]_i_3_0 (\ap_CS_fsm[9]_i_7_n_3 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_3_[1] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_3_[0] ),
        .\data_p1_reg[76] (\data_p1_reg[76] ),
        .\data_p1_reg[76]_0 (\data_p1_reg[76]_0 ),
        .icmp_ln1024_fu_145_p2_carry__0(icmp_ln1024_fu_145_p2_carry__0),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[9]_i_7 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\ap_CS_fsm[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__1
       (.I0(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Axi2Mat_Block_split37_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(axibound_V_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(axibound_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(axibound_V_empty_n),
        .I2(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(axibound_V_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w13_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_30
   (addrbound_1_U0_ap_continue,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12]_0 ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    ap_return_preg,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    D);
  output addrbound_1_U0_ap_continue;
  output Axi2Mat_Block_split37_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output [12:0]\SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12]_0 ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input [12:0]ap_return_preg;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [12:0]D;

  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [12:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire [12:0]\SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound_1_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [12:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_shiftReg U_resize_accel_fifo_w13_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][12]_1 (\SRL_SIG_reg[0][12]_0 ),
        .\SRL_SIG_reg[0][12]_2 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][12]_3 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[12] (Axi2Mat_Block_split37_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(Axi2Mat_Block_split37_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(addrbound_1_U0_ap_continue),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(addrbound_1_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5757A857A8A857A8)) 
    \mOutPtr[0]_i_1__2 
       (.I0(addrbound_1_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg_0),
        .I3(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_shiftReg
   (\SRL_SIG_reg[0][12]_0 ,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_1 ,
    \SRL_SIG_reg[0][12]_2 ,
    \SRL_SIG_reg[0][12]_3 ,
    ap_return_preg,
    \ap_return_preg_reg[12] ,
    ap_done_reg,
    shiftReg_ce,
    D,
    ap_clk);
  output [12:0]\SRL_SIG_reg[0][12]_0 ;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_1 ;
  input \SRL_SIG_reg[0][12]_2 ;
  input \SRL_SIG_reg[0][12]_3 ;
  input [12:0]ap_return_preg;
  input \ap_return_preg_reg[12] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [12:0]D;
  input ap_clk;

  wire [12:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [12:0]\SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][12]_1 ;
  wire \SRL_SIG_reg[0][12]_2 ;
  wire \SRL_SIG_reg[0][12]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [12:0]\SRL_SIG_reg[0]_10 ;
  wire [12:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [12:0]ap_return_preg;
  wire \ap_return_preg_reg[12] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(\SRL_SIG_reg[0][12]_0 [10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [11]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [11]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[11]),
        .O(\SRL_SIG_reg[0][12]_0 [11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_2 
       (.I0(\SRL_SIG_reg[0]_10 [12]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [12]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[12]),
        .O(\SRL_SIG_reg[0][12]_0 [12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(\SRL_SIG_reg[0][12]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(\SRL_SIG_reg[0][12]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(\SRL_SIG_reg[0][12]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(\SRL_SIG_reg[0][12]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(\SRL_SIG_reg[0][12]_0 [8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(\SRL_SIG_reg[0][12]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_10 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_10 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_10 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [10]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [11]),
        .Q(\SRL_SIG_reg[1]_11 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [12]),
        .Q(\SRL_SIG_reg[1]_11 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [11]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [11]),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[12]_i_1 
       (.I0(\ap_return_preg_reg[12] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[12]_i_2 
       (.I0(\SRL_SIG_reg[0]_10 [12]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [12]),
        .O(\SRL_SIG_reg[0][12]_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][12]_2 ),
        .I2(\SRL_SIG_reg[0][12]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w13_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w13_d2_S_shiftReg_39
   (D,
    shiftReg_ce,
    S,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][12]_1 ,
    \SRL_SIG_reg[1][12]_0 ,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    \data_p1_reg[76] ,
    \data_p1_reg[76]_0 ,
    Axi2Mat_Block_split37_proc_U0_ap_continue,
    ap_done_reg,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    icmp_ln1024_fu_145_p2_carry__0,
    \ap_CS_fsm[9]_i_3_0 ,
    \SRL_SIG_reg[0][12]_2 ,
    ap_clk);
  output [12:0]D;
  output shiftReg_ce;
  output [0:0]S;
  output [12:0]\SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][12]_1 ;
  output [0:0]\SRL_SIG_reg[1][12]_0 ;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input \data_p1_reg[76] ;
  input [12:0]\data_p1_reg[76]_0 ;
  input Axi2Mat_Block_split37_proc_U0_ap_continue;
  input ap_done_reg;
  input Axi2Mat_Block_split37_proc_U0_ap_start;
  input [3:0]icmp_ln1024_fu_145_p2_carry__0;
  input \ap_CS_fsm[9]_i_3_0 ;
  input [12:0]\SRL_SIG_reg[0][12]_2 ;
  input ap_clk;

  wire Axi2Mat_Block_split37_proc_U0_ap_continue;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [12:0]D;
  wire [0:0]S;
  wire [12:0]\SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][12]_1 ;
  wire [12:0]\SRL_SIG_reg[0][12]_2 ;
  wire [12:0]\SRL_SIG_reg[0]_12 ;
  wire [0:0]\SRL_SIG_reg[1][12]_0 ;
  wire [12:0]\SRL_SIG_reg[1]_13 ;
  wire \ap_CS_fsm[9]_i_3_0 ;
  wire \ap_CS_fsm[9]_i_5_n_3 ;
  wire \ap_CS_fsm[9]_i_6_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire \data_p1_reg[76] ;
  wire [12:0]\data_p1_reg[76]_0 ;
  wire [3:0]icmp_ln1024_fu_145_p2_carry__0;
  wire icmp_ln1024_fu_145_p2_carry_i_5_n_3;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split37_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [10]),
        .Q(\SRL_SIG_reg[0]_12 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [11]),
        .Q(\SRL_SIG_reg[0]_12 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [12]),
        .Q(\SRL_SIG_reg[0]_12 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][12]_2 [9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [10]),
        .Q(\SRL_SIG_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [11]),
        .Q(\SRL_SIG_reg[1]_13 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [12]),
        .Q(\SRL_SIG_reg[1]_13 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(\ap_CS_fsm[9]_i_5_n_3 ),
        .I1(\SRL_SIG_reg[0][12]_0 [12]),
        .I2(\SRL_SIG_reg[0][12]_0 [0]),
        .I3(\SRL_SIG_reg[0][12]_0 [8]),
        .I4(\SRL_SIG_reg[0][12]_0 [11]),
        .I5(\ap_CS_fsm[9]_i_6_n_3 ),
        .O(\SRL_SIG_reg[0][12]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(\SRL_SIG_reg[0][12]_0 [3]),
        .I1(icmp_ln1024_fu_145_p2_carry_i_5_n_3),
        .I2(\SRL_SIG_reg[0][12]_0 [4]),
        .I3(\SRL_SIG_reg[0][12]_0 [9]),
        .I4(\SRL_SIG_reg[0][12]_0 [5]),
        .I5(\SRL_SIG_reg[0][12]_0 [2]),
        .O(\ap_CS_fsm[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(\SRL_SIG_reg[1]_13 [1]),
        .I1(\SRL_SIG_reg[0]_12 [1]),
        .I2(\SRL_SIG_reg[0][12]_0 [10]),
        .I3(\SRL_SIG_reg[0]_12 [7]),
        .I4(\ap_CS_fsm[9]_i_3_0 ),
        .I5(\SRL_SIG_reg[1]_13 [7]),
        .O(\ap_CS_fsm[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[64]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[65]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[66]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[67]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[68]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[69]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[70]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[0]_12 [6]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[71]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[72]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [8]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [8]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[73]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [9]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[74]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [10]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [10]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[75]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [11]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [11]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[76]_i_2 
       (.I0(\SRL_SIG_reg[0]_12 [12]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [12]),
        .I4(\data_p1_reg[76] ),
        .I5(\data_p1_reg[76]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[64]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(\SRL_SIG_reg[0][12]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(\SRL_SIG_reg[0][12]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[70]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[0]_12 [6]),
        .O(\SRL_SIG_reg[0][12]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(\SRL_SIG_reg[0][12]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [8]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [8]),
        .O(\SRL_SIG_reg[0][12]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[73]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [9]),
        .O(\SRL_SIG_reg[0][12]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[74]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [10]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [10]),
        .O(\SRL_SIG_reg[0][12]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[75]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [11]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [11]),
        .O(\SRL_SIG_reg[0][12]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[76]_i_2 
       (.I0(\SRL_SIG_reg[0]_12 [12]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [12]),
        .O(\SRL_SIG_reg[0][12]_0 [12]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    icmp_ln1024_fu_145_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_13 [12]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[0]_12 [12]),
        .I4(icmp_ln1024_fu_145_p2_carry__0[3]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln1024_fu_145_p2_carry_i_2
       (.I0(icmp_ln1024_fu_145_p2_carry_i_5_n_3),
        .I1(icmp_ln1024_fu_145_p2_carry__0[0]),
        .I2(icmp_ln1024_fu_145_p2_carry__0[2]),
        .I3(\SRL_SIG_reg[0][12]_0 [8]),
        .I4(icmp_ln1024_fu_145_p2_carry__0[1]),
        .I5(\SRL_SIG_reg[0][12]_0 [7]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1024_fu_145_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(icmp_ln1024_fu_145_p2_carry_i_5_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S
   (cols_c3_full_n,
    internal_empty_n_reg_0,
    D,
    internal_full_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    din_c1_full_n,
    rows_c2_full_n,
    start_once_reg_reg,
    start_once_reg,
    Axi2Mat_entry8_U0_ap_start,
    start_for_addrbound_1_U0_full_n,
    start_once_reg_reg_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output cols_c3_full_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input Axi2Mat_entry8_U0_ap_start;
  input start_for_addrbound_1_U0_full_n;
  input start_once_reg_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c3_empty_n;
  wire cols_c3_full_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire din_c_full_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_37 U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .cols_c3_empty_n(cols_c3_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c3_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(cols_c3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(cols_c3_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(cols_c3_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    start_once_reg_i_1
       (.I0(cols_c3_full_n),
        .I1(din_c1_full_n),
        .I2(rows_c2_full_n),
        .I3(start_once_reg_reg),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__0
       (.I0(internal_empty_n_reg_0),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(start_for_addrbound_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_28
   (cols_c_full_n,
    cols_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_full_n_i_1__5_n_3;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_36 U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_29
   (ldata_full_n,
    ldata_empty_n,
    \mOutPtr_reg[0]_0 ,
    D,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    p_Val2_s_fu_980,
    ap_rst_n,
    \SRL_SIG_reg[0][31] );
  output ldata_full_n;
  output ldata_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output [31:0]D;
  output \SRL_SIG_reg[0][0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input p_Val2_s_fu_980;
  input ap_rst_n;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_full_n_i_1__13_n_3;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_Val2_s_fu_980;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_35 U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .\p_Val2_s_fu_98_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\p_Val2_s_fu_98_reg[31] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_Val2_s_fu_980),
        .I3(shiftReg_ce),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__13
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(p_Val2_s_fu_980),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(ldata_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_Val2_s_fu_980),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_32
   (rows_c2_full_n,
    rows_c2_empty_n,
    D,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output rows_c2_full_n;
  output rows_c2_empty_n;
  output [31:0]D;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_34 U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(rows_c2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(rows_c2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(rows_c2_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(rows_c2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_33
   (rows_c_full_n,
    rows_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(rows_c_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__0 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_6 ;
  wire [31:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_6 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_6 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_6 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_6 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_6 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_6 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_6 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_6 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_6 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_6 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_6 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_6 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_6 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_6 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_6 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_6 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [16]),
        .Q(\SRL_SIG_reg[1]_7 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [17]),
        .Q(\SRL_SIG_reg[1]_7 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [18]),
        .Q(\SRL_SIG_reg[1]_7 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [19]),
        .Q(\SRL_SIG_reg[1]_7 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [20]),
        .Q(\SRL_SIG_reg[1]_7 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [21]),
        .Q(\SRL_SIG_reg[1]_7 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [22]),
        .Q(\SRL_SIG_reg[1]_7 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [23]),
        .Q(\SRL_SIG_reg[1]_7 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [24]),
        .Q(\SRL_SIG_reg[1]_7 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [25]),
        .Q(\SRL_SIG_reg[1]_7 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [26]),
        .Q(\SRL_SIG_reg[1]_7 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [27]),
        .Q(\SRL_SIG_reg[1]_7 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [28]),
        .Q(\SRL_SIG_reg[1]_7 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [29]),
        .Q(\SRL_SIG_reg[1]_7 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [30]),
        .Q(\SRL_SIG_reg[1]_7 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [31]),
        .Q(\SRL_SIG_reg[1]_7 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg[0]_6 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg[0]_6 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg[0]_6 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg[0]_6 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg[0]_6 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg[0]_6 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23
       (.I0(\SRL_SIG_reg[0]_6 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_24
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_25
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_26
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_27
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_28
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_29
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_30
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_31
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(in[0]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_34
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_2 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [24]),
        .Q(\SRL_SIG_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [25]),
        .Q(\SRL_SIG_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [26]),
        .Q(\SRL_SIG_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [27]),
        .Q(\SRL_SIG_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [28]),
        .Q(\SRL_SIG_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [29]),
        .Q(\SRL_SIG_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [30]),
        .Q(\SRL_SIG_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [31]),
        .Q(\SRL_SIG_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_35
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \p_Val2_s_fu_98_reg[31] ,
    \p_Val2_s_fu_98_reg[0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  input \p_Val2_s_fu_98_reg[31] ;
  input \p_Val2_s_fu_98_reg[0] ;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_14 ;
  wire [31:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire \p_Val2_s_fu_98_reg[0] ;
  wire \p_Val2_s_fu_98_reg[31] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_14 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_14 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_14 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_14 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_14 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_14 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_14 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_14 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_14 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_14 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_14 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_14 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_14 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_14 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_14 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_14 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_14 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_14 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_14 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_14 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_14 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_14 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_14 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_14 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [10]),
        .Q(\SRL_SIG_reg[1]_15 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [11]),
        .Q(\SRL_SIG_reg[1]_15 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [12]),
        .Q(\SRL_SIG_reg[1]_15 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [13]),
        .Q(\SRL_SIG_reg[1]_15 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [14]),
        .Q(\SRL_SIG_reg[1]_15 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [15]),
        .Q(\SRL_SIG_reg[1]_15 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [16]),
        .Q(\SRL_SIG_reg[1]_15 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [17]),
        .Q(\SRL_SIG_reg[1]_15 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [18]),
        .Q(\SRL_SIG_reg[1]_15 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [19]),
        .Q(\SRL_SIG_reg[1]_15 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [20]),
        .Q(\SRL_SIG_reg[1]_15 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [21]),
        .Q(\SRL_SIG_reg[1]_15 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [22]),
        .Q(\SRL_SIG_reg[1]_15 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [23]),
        .Q(\SRL_SIG_reg[1]_15 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [24]),
        .Q(\SRL_SIG_reg[1]_15 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [25]),
        .Q(\SRL_SIG_reg[1]_15 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [26]),
        .Q(\SRL_SIG_reg[1]_15 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [27]),
        .Q(\SRL_SIG_reg[1]_15 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [28]),
        .Q(\SRL_SIG_reg[1]_15 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [29]),
        .Q(\SRL_SIG_reg[1]_15 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [30]),
        .Q(\SRL_SIG_reg[1]_15 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [31]),
        .Q(\SRL_SIG_reg[1]_15 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [8]),
        .Q(\SRL_SIG_reg[1]_15 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [9]),
        .Q(\SRL_SIG_reg[1]_15 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_98[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [0]),
        .I1(\p_Val2_s_fu_98_reg[31] ),
        .I2(\p_Val2_s_fu_98_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [10]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [11]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [12]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [13]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [14]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [15]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [16]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [17]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [18]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [19]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [20]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [21]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [22]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [23]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [24]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [25]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [26]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [27]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [28]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [29]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [2]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [30]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[31]_i_2 
       (.I0(\SRL_SIG_reg[0]_14 [31]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [3]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [8]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [9]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \shl_ln414_reg_912[7]_i_3 
       (.I0(\SRL_SIG_reg[0]_14 [0]),
        .I1(\p_Val2_s_fu_98_reg[0] ),
        .I2(\p_Val2_s_fu_98_reg[31] ),
        .I3(\SRL_SIG_reg[1]_15 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_36
   (in,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_8 ;
  wire [31:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_8 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_8 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_8 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_8 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_8 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_8 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_8 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_8 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_8 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_8 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_8 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_8 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_8 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_8 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_8 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_8 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_8 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_8 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_8 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [10]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [11]),
        .Q(\SRL_SIG_reg[1]_9 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [12]),
        .Q(\SRL_SIG_reg[1]_9 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [13]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [16]),
        .Q(\SRL_SIG_reg[1]_9 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [17]),
        .Q(\SRL_SIG_reg[1]_9 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [18]),
        .Q(\SRL_SIG_reg[1]_9 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [19]),
        .Q(\SRL_SIG_reg[1]_9 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [20]),
        .Q(\SRL_SIG_reg[1]_9 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [21]),
        .Q(\SRL_SIG_reg[1]_9 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [22]),
        .Q(\SRL_SIG_reg[1]_9 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [23]),
        .Q(\SRL_SIG_reg[1]_9 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [24]),
        .Q(\SRL_SIG_reg[1]_9 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [25]),
        .Q(\SRL_SIG_reg[1]_9 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [26]),
        .Q(\SRL_SIG_reg[1]_9 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [27]),
        .Q(\SRL_SIG_reg[1]_9 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [28]),
        .Q(\SRL_SIG_reg[1]_9 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [29]),
        .Q(\SRL_SIG_reg[1]_9 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [30]),
        .Q(\SRL_SIG_reg[1]_9 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [31]),
        .Q(\SRL_SIG_reg[1]_9 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[0]_8 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[0]_8 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[0]_8 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[0]_8 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[0]_8 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[0]_8 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[0]_8 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(in[7]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg_37
   (internal_empty_n_reg,
    D,
    cols_c3_empty_n,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]D;
  input cols_c3_empty_n;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire cols_c3_empty_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c_full_n;
  wire internal_empty_n_reg;
  wire rows_c2_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_4 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_4 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_4 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_4 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [29]),
        .Q(\SRL_SIG_reg[1]_5 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [30]),
        .Q(\SRL_SIG_reg[1]_5 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [31]),
        .Q(\SRL_SIG_reg[1]_5 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][2]_srl4_i_5 
       (.I0(cols_c3_empty_n),
        .I1(din_c_full_n),
        .I2(cols_c_full_n),
        .I3(rows_c_full_n),
        .I4(rows_c2_empty_n),
        .I5(din_c1_empty_n),
        .O(internal_empty_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x
   (cols_c_i_full_n,
    cols_c_i_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    E,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][31] );
  output cols_c_i_full_n;
  output cols_c_i_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input [0:0]internal_full_n_reg_0;
  input [0:0]E;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_full_n_i_1__23_n_3;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_2__5_n_3 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_16 U_resize_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(E),
        .I4(cols_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__23
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(cols_c_i_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(E),
        .O(internal_full_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__5 
       (.I0(E),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0
   (cols_c13_full_n,
    cols_c13_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output cols_c13_full_n;
  output cols_c13_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c13_full_n;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_full_n_i_1__18_n_3;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_2__3_n_3 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_13 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(cols_c13_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(cols_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__18
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cols_c13_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(cols_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_2__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_3 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_7
   (ldata_full_n,
    ldata_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    p_11_in,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    D);
  output ldata_full_n;
  output ldata_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input p_11_in;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_full_n_i_1__24_n_3;
  wire internal_full_n_reg_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_11_in;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_11 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_182_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\tmp_reg_182_reg[0]_0 (\mOutPtr_reg_n_3_[0] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__24
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(p_11_in),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(p_11_in),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_9
   (rows_c12_full_n,
    rows_c12_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    cols_c13_full_n,
    rows_c_full_n,
    dout_c_full_n,
    cols_c_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    start_for_Mat2AxiStream_U0_full_n,
    start_for_addrbound_U0_full_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output rows_c12_full_n;
  output rows_c12_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  output grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input cols_c13_full_n;
  input rows_c_full_n;
  input dout_c_full_n;
  input cols_c_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input start_for_Mat2AxiStream_U0_full_n;
  input start_for_addrbound_U0_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_full_n_i_1__17_n_3;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire rows_c12_empty_n;
  wire rows_c12_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg U_resize_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c12_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(rows_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rows_c12_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(rows_c12_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__14 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8B0B0B0)) 
    start_once_reg_i_1__2
       (.I0(start_once_reg_i_2_n_3),
        .I1(grp_Mat2Axi_fu_60_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_Mat2AxiStream_U0_full_n),
        .I4(start_for_addrbound_U0_full_n),
        .O(grp_Mat2Axi_fu_60_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    start_once_reg_i_2
       (.I0(rows_c12_full_n),
        .I1(cols_c13_full_n),
        .I2(rows_c_full_n),
        .I3(dout_c_full_n),
        .I4(cols_c_full_n),
        .O(start_once_reg_i_2_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__3 
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_11
   (\SRL_SIG_reg[0][31]_0 ,
    \tmp_reg_182_reg[0] ,
    \tmp_reg_182_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \tmp_reg_182_reg[0] ;
  input \tmp_reg_182_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_reg_182_reg[0] ;
  wire \tmp_reg_182_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[16]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[17]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[18]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[19]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[20]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[21]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[22]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[23]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[24]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[25]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[26]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[27]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[28]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[29]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[30]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[31]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_13
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__2 
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1
   (Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    internal_full_n_reg_0,
    in_mat_cols_c10_empty_n,
    p_src_cols_dout,
    in_mat_rows_c9_full_n,
    img_inp_c_empty_n,
    \SRL_SIG_reg[1][0] ,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  output internal_full_n_reg_0;
  output in_mat_cols_c10_empty_n;
  output [31:0]p_src_cols_dout;
  input in_mat_rows_c9_full_n;
  input img_inp_c_empty_n;
  input \SRL_SIG_reg[1][0] ;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_inp_c_empty_n;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_rows_c9_full_n;
  wire internal_empty_n_i_1__32_n_3;
  wire internal_empty_n_i_2__9_n_3;
  wire internal_full_n_i_1__32_n_3;
  wire internal_full_n_i_2__14_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_3 ;
  wire \mOutPtr[1]_i_1__22_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]p_src_cols_dout;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_27 U_resize_accel_fifo_w32_d2_S_x1_ram
       (.\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_full_n_reg(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .p_src_cols_dout(p_src_cols_dout),
        .\p_src_cols_read_reg_111_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_cols_read_reg_111_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__9_n_3),
        .I2(in_mat_cols_c10_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__32_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(in_mat_rows_c9_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__9
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(in_mat_cols_c10_full_n),
        .O(internal_empty_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_3),
        .Q(in_mat_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_i_2__14_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__14
       (.I0(in_mat_cols_c10_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .O(internal_full_n_i_2__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__6
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(in_mat_cols_c10_empty_n),
        .I2(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I3(in_mat_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_3),
        .Q(in_mat_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__25 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__25_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(in_mat_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_0
   (in_mat_cols_c_full_n,
    in_mat_cols_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    shiftReg_ce,
    ap_rst_n_inv,
    D);
  output in_mat_cols_c_full_n;
  output in_mat_cols_c_empty_n;
  output [31:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]D;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire internal_empty_n_i_1__28_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_3;
  wire internal_full_n_i_2__17_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_26 U_resize_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c_empty_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__28_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_3),
        .Q(in_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__17_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__17
       (.I0(in_mat_cols_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(in_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_3),
        .Q(in_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(in_mat_cols_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(in_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_1
   (in_mat_rows_c9_full_n,
    in_mat_rows_c9_empty_n,
    p_src_rows_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    ap_rst_n_inv,
    D);
  output in_mat_rows_c9_full_n;
  output in_mat_rows_c9_empty_n;
  output [31:0]p_src_rows_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input ap_rst_n_inv;
  input [31:0]D;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire internal_empty_n_i_1__31_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__31_n_3;
  wire internal_full_n_i_2__15_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_3 ;
  wire \mOutPtr[1]_i_1__21_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]p_src_rows_dout;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_24 U_resize_accel_fifo_w32_d2_S_x1_ram
       (.Array2xfMat_32_0_128_128_1_U0_srcPtr_read(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c9_full_n),
        .ap_clk(ap_clk),
        .p_src_rows_dout(p_src_rows_dout),
        .\p_src_rows_read_reg_106_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_rows_read_reg_106_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c9_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__31_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_3),
        .Q(in_mat_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n_i_2__15_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__15
       (.I0(in_mat_rows_c9_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .O(internal_full_n_i_2__15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__5
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(in_mat_rows_c9_empty_n),
        .I2(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I3(in_mat_rows_c9_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_3),
        .Q(in_mat_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__24 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(in_mat_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_2
   (in_mat_rows_c_full_n,
    internal_empty_n_reg_0,
    D,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    in_mat_cols_c_empty_n,
    Q,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    ap_rst_n,
    internal_empty_n_reg_1,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    shiftReg_ce,
    in_mat_cols_c_full_n,
    img_out_c_full_n,
    out_mat_rows_c_full_n,
    img_inp_c_full_n,
    out_mat_cols_c_full_n,
    start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    start_once_reg,
    start_once_reg_reg,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output in_mat_rows_c_full_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input shiftReg_ce;
  input in_mat_cols_c_full_n;
  input img_out_c_full_n;
  input out_mat_rows_c_full_n;
  input img_inp_c_full_n;
  input out_mat_cols_c_full_n;
  input start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  input start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  input start_once_reg;
  input start_once_reg_reg;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire img_inp_c_full_n;
  wire img_out_c_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__27_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__27_n_3;
  wire internal_full_n_i_2__18_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_full_n;
  wire shiftReg_ce;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(in_mat_rows_c_full_n),
        .I1(in_mat_cols_c_full_n),
        .I2(img_out_c_full_n),
        .I3(out_mat_rows_c_full_n),
        .I4(img_inp_c_full_n),
        .I5(out_mat_cols_c_full_n),
        .O(internal_full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_23 U_resize_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(in_mat_rows_c_empty_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__27_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_3),
        .Q(in_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__18_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__18
       (.I0(in_mat_rows_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(in_mat_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_3),
        .Q(in_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__20 
       (.I0(in_mat_rows_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_rows_c_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(in_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF00FF00AA80FF00)) 
    start_once_reg_i_1__3
       (.I0(internal_full_n_reg_0),
        .I1(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I2(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_3
   (out_mat_cols_c12_full_n,
    out_mat_cols_c12_empty_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    Q,
    out_mat_rows_c11_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    img_out_c_empty_n,
    ap_rst_n_inv,
    out);
  output out_mat_cols_c12_full_n;
  output out_mat_cols_c12_empty_n;
  output [31:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input [0:0]Q;
  input out_mat_rows_c11_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input img_out_c_empty_n;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_c_empty_n;
  wire internal_empty_n_i_1__35_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__35_n_3;
  wire internal_full_n_i_2__19_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_3 ;
  wire \mOutPtr[1]_i_1__25_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_cols_c12_full_n;
  wire out_mat_rows_c11_empty_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_22 U_resize_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (out_mat_cols_c12_full_n),
        .ap_clk(ap_clk),
        .out(out),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\srcMat_cols_read_reg_84_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\srcMat_cols_read_reg_84_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(out_mat_cols_c12_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__35_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_3),
        .Q(out_mat_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__19_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(out_mat_cols_c12_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_3));
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_2__10
       (.I0(out_mat_cols_c12_empty_n),
        .I1(Q),
        .I2(out_mat_rows_c11_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I4(img_out_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__19
       (.I0(out_mat_cols_c12_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_cols_c12_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__19_n_3));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__8
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I1(out_mat_cols_c12_empty_n),
        .I2(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I3(out_mat_cols_c12_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_3),
        .Q(out_mat_cols_c12_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__28 
       (.I0(out_mat_cols_c12_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_cols_c12_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__28_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(out_mat_cols_c12_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__25_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_5
   (out_mat_rows_c11_full_n,
    out_mat_rows_c11_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    ap_rst_n_inv,
    out);
  output out_mat_rows_c11_full_n;
  output out_mat_rows_c11_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__34_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__34_n_3;
  wire internal_full_n_i_2__20_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_3 ;
  wire \mOutPtr[1]_i_1__24_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]out;
  wire out_mat_rows_c11_empty_n;
  wire out_mat_rows_c11_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg U_resize_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (out_mat_rows_c11_full_n),
        .ap_clk(ap_clk),
        .out(out),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\srcMat_rows_read_reg_79_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\srcMat_rows_read_reg_79_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(out_mat_rows_c11_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__34_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_3),
        .Q(out_mat_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__20_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(out_mat_rows_c11_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__20
       (.I0(out_mat_rows_c11_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_rows_c11_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__7
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I1(out_mat_rows_c11_empty_n),
        .I2(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I3(out_mat_rows_c11_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_3),
        .Q(out_mat_rows_c11_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__27 
       (.I0(out_mat_rows_c11_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_rows_c11_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(out_mat_rows_c11_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    \srcMat_rows_read_reg_79_reg[0] ,
    \srcMat_rows_read_reg_79_reg[0]_0 ,
    out,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input \srcMat_rows_read_reg_79_reg[0] ;
  input \srcMat_rows_read_reg_79_reg[0]_0 ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]out;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire shiftReg_ce;
  wire \srcMat_rows_read_reg_79_reg[0] ;
  wire \srcMat_rows_read_reg_79_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_79[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\srcMat_rows_read_reg_79_reg[0] ),
        .I3(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_22
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    \srcMat_cols_read_reg_84_reg[0] ,
    \srcMat_cols_read_reg_84_reg[0]_0 ,
    out,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input \srcMat_cols_read_reg_84_reg[0] ;
  input \srcMat_cols_read_reg_84_reg[0]_0 ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]out;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire shiftReg_ce;
  wire \srcMat_cols_read_reg_84_reg[0] ;
  wire \srcMat_cols_read_reg_84_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__10 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_84[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\srcMat_cols_read_reg_84_reg[0] ),
        .I3(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_23
   (internal_empty_n_reg,
    D,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Q,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]D;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(in_mat_rows_c_empty_n),
        .I1(in_mat_cols_c_empty_n),
        .I2(Q),
        .I3(ap_start),
        .I4(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_24
   (p_src_rows_dout,
    \SRL_SIG_reg[1][0]_0 ,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    \p_src_rows_read_reg_106_reg[0] ,
    \p_src_rows_read_reg_106_reg[0]_0 ,
    D,
    ap_clk);
  output [31:0]p_src_rows_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input \p_src_rows_read_reg_106_reg[0] ;
  input \p_src_rows_read_reg_106_reg[0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]p_src_rows_dout;
  wire \p_src_rows_read_reg_106_reg[0] ;
  wire \p_src_rows_read_reg_106_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__7 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(p_src_rows_dout[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_26
   (if_din,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]if_din;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x1_shiftReg_27
   (internal_full_n_reg,
    p_src_cols_dout,
    in_mat_cols_c10_full_n,
    in_mat_rows_c9_full_n,
    img_inp_c_empty_n,
    \SRL_SIG_reg[1][0]_0 ,
    \p_src_cols_read_reg_111_reg[0] ,
    \p_src_cols_read_reg_111_reg[0]_0 ,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]p_src_cols_dout;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c9_full_n;
  input img_inp_c_empty_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input \p_src_cols_read_reg_111_reg[0] ;
  input \p_src_cols_read_reg_111_reg[0]_0 ;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire img_inp_c_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_rows_c9_full_n;
  wire internal_full_n_reg;
  wire [31:0]p_src_cols_dout;
  wire \p_src_cols_read_reg_111_reg[0] ;
  wire \p_src_cols_read_reg_111_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__8 
       (.I0(in_mat_cols_c10_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(in_mat_cols_c10_full_n),
        .I1(in_mat_rows_c9_full_n),
        .I2(img_inp_c_empty_n),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(p_src_cols_dout[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_15
   (rows_c_i_full_n,
    rows_c_i_empty_n,
    \SRL_SIG_reg[0][16] ,
    A,
    ap_clk,
    internal_empty_n_reg_0,
    E,
    ap_rst_n,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][31] );
  output rows_c_i_full_n;
  output rows_c_i_empty_n;
  output [16:0]\SRL_SIG_reg[0][16] ;
  output [14:0]A;
  input ap_clk;
  input [0:0]internal_empty_n_reg_0;
  input [0:0]E;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [14:0]A;
  wire [0:0]E;
  wire [16:0]\SRL_SIG_reg[0][16] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__22_n_3;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_3;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg U_resize_accel_fifo_w32_d2_S_x_ram
       (.A(A),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(E),
        .I4(rows_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__22
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(rows_c_i_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(E),
        .O(internal_full_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__16 
       (.I0(E),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][16]_0 ,
    A,
    Q,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [16:0]\SRL_SIG_reg[0][16]_0 ;
  output [14:0]A;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [14:0]A;
  wire [0:0]E;
  wire [1:0]Q;
  wire [16:0]\SRL_SIG_reg[0][16]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_10
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][16]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_11
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][16]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_12
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][16]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_13
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][16]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_14
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_15
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_16
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_17
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_5
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][16]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_6
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][16]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_7
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][16]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_8
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][16]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_9
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][16]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(A[6]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_16
   (D,
    Q,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_18
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_19
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_20
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_21
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_22
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_23
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_24
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_25
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_26
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_27
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_28
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_29
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_30
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_31
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_32
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S
   (out_mat_cols_c_full_n,
    out_mat_cols_c_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    out_mat_rows_c_empty_n,
    out_mat_cols_c12_full_n,
    out_mat_rows_c11_full_n,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_rst_n_inv);
  output out_mat_cols_c_full_n;
  output out_mat_cols_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input out_mat_rows_c_empty_n;
  input out_mat_cols_c12_full_n;
  input out_mat_rows_c11_full_n;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__38_n_3;
  wire internal_empty_n_i_2__14_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__38_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire out_mat_cols_c12_full_n;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c11_full_n;
  wire out_mat_rows_c_empty_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg_21 U_resize_accel_fifo_w32_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(out_mat_cols_c_empty_n),
        .I1(out_mat_rows_c_empty_n),
        .I2(out_mat_cols_c12_full_n),
        .I3(out_mat_rows_c11_full_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__38
       (.I0(internal_empty_n_i_2__14_n_3),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__38_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_3),
        .Q(out_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__38
       (.I0(ap_rst_n),
        .I1(out_mat_cols_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__38_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_3),
        .Q(out_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(out_mat_cols_c_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_6
   (out_mat_rows_c_full_n,
    out_mat_rows_c_empty_n,
    out,
    ap_clk,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv);
  output out_mat_rows_c_full_n;
  output out_mat_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__37_n_3;
  wire internal_empty_n_i_2__13_n_3;
  wire internal_full_n_i_1__37_n_3;
  wire internal_full_n_i_2__8_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg U_resize_accel_fifo_w32_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__37
       (.I0(internal_empty_n_i_2__13_n_3),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(out_mat_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__37_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_3),
        .Q(out_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__37
       (.I0(ap_rst_n),
        .I1(out_mat_rows_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__8_n_3),
        .O(internal_full_n_i_1__37_n_3));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__8
       (.I0(out_mat_rows_c_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_3),
        .Q(out_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I3(out_mat_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg_21
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S
   (cols_c16_full_n,
    cols_c16_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    E);
  output cols_c16_full_n;
  output cols_c16_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c16_empty_n;
  wire cols_c16_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_empty_n_i_2__3_n_3;
  wire internal_full_n_i_1__9_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_shiftReg_38 U_resize_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__3_n_3),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(cols_c16_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(cols_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(cols_c16_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(cols_c16_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_31
   (rows_c15_full_n,
    rows_c15_empty_n,
    out,
    ap_clk,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv,
    E);
  output rows_c15_full_n;
  output rows_c15_empty_n;
  output [31:0]out;
  input ap_clk;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_full_n_i_1__10_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire [31:0]out;
  wire rows_c15_empty_n;
  wire rows_c15_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_shiftReg U_resize_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__2_n_3),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(rows_c15_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(rows_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__10
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(rows_c15_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(rows_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__10 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d4_S_shiftReg_38
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_resize_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d2_S
   (\SRL_SIG_reg[0][3] ,
    last_blk_pxl_width14_U0_ap_continue,
    MatStream2AxiStream_U0_ap_start,
    internal_empty_n_reg_0,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_0 ,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    rows_c_i_empty_n,
    Q,
    cols_c_i_empty_n,
    E,
    ap_done_reg,
    ap_rst_n_inv);
  output \SRL_SIG_reg[0][3] ;
  output last_blk_pxl_width14_U0_ap_continue;
  output MatStream2AxiStream_U0_ap_start;
  output [0:0]internal_empty_n_reg_0;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_0 ;
  input ap_clk;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input rows_c_i_empty_n;
  input [0:0]Q;
  input cols_c_i_empty_n;
  input [0:0]E;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire internal_empty_n_i_1__21_n_3;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_3;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [0:0]p_channel_dout;
  wire rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d2_S_shiftReg U_resize_accel_fifo_w4_d2_S_ram
       (.E(E),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[1][3]_0 (last_blk_pxl_width14_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\last_blk_width_read_reg_394_reg[3] (\mOutPtr_reg_n_3_[1] ),
        .\last_blk_width_read_reg_394_reg[3]_0 (\mOutPtr_reg_n_3_[0] ),
        .p_channel_dout(p_channel_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(rows_c_i_empty_n),
        .I2(Q),
        .I3(cols_c_i_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(MatStream2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(MatStream2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__21
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(last_blk_pxl_width14_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9995666A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(last_blk_pxl_width14_U0_ap_continue),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(ap_done_reg),
        .I2(E),
        .I3(last_blk_pxl_width14_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d2_S_shiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_1 ,
    ap_clk,
    \last_blk_width_read_reg_394_reg[3] ,
    \last_blk_width_read_reg_394_reg[3]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    E,
    ap_done_reg);
  output \SRL_SIG_reg[0][3]_0 ;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_1 ;
  input ap_clk;
  input \last_blk_width_read_reg_394_reg[3] ;
  input \last_blk_width_read_reg_394_reg[3]_0 ;
  input \SRL_SIG_reg[1][3]_0 ;
  input [0:0]E;
  input ap_done_reg;

  wire [0:0]E;
  wire \SRL_SIG[1][3]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire \last_blk_width_read_reg_394_reg[3] ;
  wire \last_blk_width_read_reg_394_reg[3]_0 ;
  wire [0:0]p_channel_dout;

  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \SRL_SIG[1][3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG[1][3]_i_1_n_3 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg[0][3]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][3]_i_1_n_3 ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \last_blk_width_read_reg_394[3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\last_blk_width_read_reg_394_reg[3] ),
        .I2(\last_blk_width_read_reg_394_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(p_channel_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d6_S
   (last_blk_width_c_dout,
    shiftReg_ce,
    last_blk_width_c_full_n,
    last_blk_width_c_empty_n,
    ap_clk,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    internal_empty_n4_out,
    \last_blk_width_read_reg_767_reg[3] ,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \last_blk_width_read_reg_767_reg[3]_0 ,
    start_for_AxiStream2MatStream_U0_full_n,
    ap_rst_n_inv,
    E);
  output [0:0]last_blk_width_c_dout;
  output shiftReg_ce;
  output last_blk_width_c_full_n;
  output last_blk_width_c_empty_n;
  input ap_clk;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input internal_empty_n4_out;
  input \last_blk_width_read_reg_767_reg[3] ;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input \last_blk_width_read_reg_767_reg[3]_0 ;
  input start_for_AxiStream2MatStream_U0_full_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_i_2__1_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire \last_blk_width_read_reg_767_reg[3] ;
  wire \last_blk_width_read_reg_767_reg[3]_0 ;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire start_for_AxiStream2MatStream_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d6_S_shiftReg U_resize_accel_fifo_w4_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_full_n_reg(shiftReg_ce),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .\last_blk_width_read_reg_767_reg[3] (\last_blk_width_read_reg_767_reg[3] ),
        .\last_blk_width_read_reg_767_reg[3]_0 (\last_blk_width_read_reg_767_reg[3]_0 ),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__1_n_3),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out),
        .I4(last_blk_width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(last_blk_width_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(last_blk_width_c_full_n),
        .I2(internal_full_n_i_2__1_n_3),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_full_n_i_1__8_n_3));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(last_blk_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w4_d6_S_shiftReg
   (last_blk_width_c_dout,
    internal_full_n_reg,
    ap_clk,
    last_blk_width_c_full_n,
    \last_blk_width_read_reg_767_reg[3] ,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \last_blk_width_read_reg_767_reg[3]_0 ,
    start_for_AxiStream2MatStream_U0_full_n,
    Q);
  output [0:0]last_blk_width_c_dout;
  output internal_full_n_reg;
  input ap_clk;
  input last_blk_width_c_full_n;
  input \last_blk_width_read_reg_767_reg[3] ;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input \last_blk_width_read_reg_767_reg[3]_0 ;
  input start_for_AxiStream2MatStream_U0_full_n;
  input [3:0]Q;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_full_n_reg;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_full_n;
  wire \last_blk_width_read_reg_767_reg[3] ;
  wire \last_blk_width_read_reg_767_reg[3]_0 ;
  wire [2:0]shiftReg_addr;
  wire start_for_AxiStream2MatStream_U0_full_n;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_resize_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_resize_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(last_blk_width_c_dout));
  LUT5 #(
    .INIT(32'h20202000)) 
    \SRL_SIG_reg[5][3]_srl6_i_1 
       (.I0(last_blk_width_c_full_n),
        .I1(\last_blk_width_read_reg_767_reg[3] ),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(\last_blk_width_read_reg_767_reg[3]_0 ),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S
   (din_c1_full_n,
    din_c1_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][63] );
  output din_c1_full_n;
  output din_c1_empty_n;
  output [61:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [61:0]\SRL_SIG_reg[0][63] ;

  wire [0:0]E;
  wire [61:0]\SRL_SIG_reg[0][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [61:0]in;
  wire internal_empty_n_i_1_n_3;
  wire internal_full_n_i_1_n_3;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_shiftReg U_resize_accel_fifo_w64_d2_S_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(din_c1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(din_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(din_c1_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(din_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][63]_0 ,
    ap_clk);
  output [61:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [61:0]\SRL_SIG_reg[0][63]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [61:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:2]\SRL_SIG_reg[0]_0 ;
  wire [63:2]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [61:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [32]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [33]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [34]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [35]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [36]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [37]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [38]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [39]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [40]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [41]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [42]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [43]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [44]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [45]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [46]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [47]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [48]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [49]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [50]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [51]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [52]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [53]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [54]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [55]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [56]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [57]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [58]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [59]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [60]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [61]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][32]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [32]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][33]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [33]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][34]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [34]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][35]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [35]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][36]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [36]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][37]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [37]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][38]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [38]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][39]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [39]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][40]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [40]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][41]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [41]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][42]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [42]),
        .O(in[40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][43]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [43]),
        .O(in[41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][44]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [44]),
        .O(in[42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][45]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [45]),
        .O(in[43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][46]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [46]),
        .O(in[44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][47]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [47]),
        .O(in[45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][48]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [48]),
        .O(in[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][49]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [49]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][50]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [50]),
        .O(in[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][51]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [51]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][52]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [52]),
        .O(in[50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][53]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [53]),
        .O(in[51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][54]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [54]),
        .O(in[52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][55]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [55]),
        .O(in[53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][56]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [56]),
        .O(in[54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][57]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [57]),
        .O(in[55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][58]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [58]),
        .O(in[56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][59]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [59]),
        .O(in[57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][60]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [60]),
        .O(in[58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][61]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [61]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][62]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [62]),
        .O(in[60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][63]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [63]),
        .O(in[61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_x
   (img_inp_c_full_n,
    img_inp_c_empty_n,
    \SRL_SIG_reg[1][63] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    shiftReg_ce,
    ap_rst_n_inv,
    D);
  output img_inp_c_full_n;
  output img_inp_c_empty_n;
  output [61:0]\SRL_SIG_reg[1][63] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [61:0]D;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire [61:0]D;
  wire [61:0]\SRL_SIG_reg[1][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_inp_c_empty_n;
  wire img_inp_c_full_n;
  wire internal_empty_n_i_1__29_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__29_n_3;
  wire internal_full_n_i_2__16_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_3 ;
  wire \mOutPtr[1]_i_1__19_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_x_shiftReg U_resize_accel_fifo_w64_d2_S_x_ram
       (.D(D),
        .\SRL_SIG_reg[1][2]_0 (img_inp_c_full_n),
        .\SRL_SIG_reg[1][63]_0 (\SRL_SIG_reg[1][63] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\srcPtr_read_reg_96_reg[2] (\mOutPtr_reg_n_3_[0] ),
        .\srcPtr_read_reg_96_reg[2]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_inp_c_empty_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__29_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_3),
        .Q(img_inp_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__16_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_inp_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__16
       (.I0(img_inp_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(img_inp_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I1(img_inp_c_empty_n),
        .I2(shiftReg_ce),
        .I3(img_inp_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_3),
        .Q(img_inp_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__22 
       (.I0(img_inp_c_empty_n),
        .I1(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I2(img_inp_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_inp_c_full_n),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(img_inp_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d2_S_x_shiftReg
   (\SRL_SIG_reg[1][63]_0 ,
    \srcPtr_read_reg_96_reg[2] ,
    \srcPtr_read_reg_96_reg[2]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [61:0]\SRL_SIG_reg[1][63]_0 ;
  input \srcPtr_read_reg_96_reg[2] ;
  input \srcPtr_read_reg_96_reg[2]_0 ;
  input \SRL_SIG_reg[1][2]_0 ;
  input shiftReg_ce;
  input [61:0]D;
  input ap_clk;

  wire [61:0]D;
  wire [63:2]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire [61:0]\SRL_SIG_reg[1][63]_0 ;
  wire [63:2]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire \srcPtr_read_reg_96_reg[2] ;
  wire \srcPtr_read_reg_96_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][63]_i_1__0 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[32]),
        .Q(\SRL_SIG_reg[0]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[33]),
        .Q(\SRL_SIG_reg[0]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[34]),
        .Q(\SRL_SIG_reg[0]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[35]),
        .Q(\SRL_SIG_reg[0]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[36]),
        .Q(\SRL_SIG_reg[0]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[37]),
        .Q(\SRL_SIG_reg[0]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[38]),
        .Q(\SRL_SIG_reg[0]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[39]),
        .Q(\SRL_SIG_reg[0]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[40]),
        .Q(\SRL_SIG_reg[0]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[41]),
        .Q(\SRL_SIG_reg[0]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[42]),
        .Q(\SRL_SIG_reg[0]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[43]),
        .Q(\SRL_SIG_reg[0]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[44]),
        .Q(\SRL_SIG_reg[0]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[45]),
        .Q(\SRL_SIG_reg[0]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[46]),
        .Q(\SRL_SIG_reg[0]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[47]),
        .Q(\SRL_SIG_reg[0]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[48]),
        .Q(\SRL_SIG_reg[0]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[49]),
        .Q(\SRL_SIG_reg[0]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[50]),
        .Q(\SRL_SIG_reg[0]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[51]),
        .Q(\SRL_SIG_reg[0]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[52]),
        .Q(\SRL_SIG_reg[0]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[53]),
        .Q(\SRL_SIG_reg[0]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[54]),
        .Q(\SRL_SIG_reg[0]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[55]),
        .Q(\SRL_SIG_reg[0]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[56]),
        .Q(\SRL_SIG_reg[0]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[57]),
        .Q(\SRL_SIG_reg[0]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[58]),
        .Q(\SRL_SIG_reg[0]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[59]),
        .Q(\SRL_SIG_reg[0]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[60]),
        .Q(\SRL_SIG_reg[0]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[61]),
        .Q(\SRL_SIG_reg[0]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [32]),
        .Q(\SRL_SIG_reg[1]_2 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [33]),
        .Q(\SRL_SIG_reg[1]_2 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [34]),
        .Q(\SRL_SIG_reg[1]_2 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [35]),
        .Q(\SRL_SIG_reg[1]_2 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [36]),
        .Q(\SRL_SIG_reg[1]_2 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [37]),
        .Q(\SRL_SIG_reg[1]_2 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [38]),
        .Q(\SRL_SIG_reg[1]_2 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [39]),
        .Q(\SRL_SIG_reg[1]_2 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [40]),
        .Q(\SRL_SIG_reg[1]_2 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [41]),
        .Q(\SRL_SIG_reg[1]_2 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [42]),
        .Q(\SRL_SIG_reg[1]_2 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [43]),
        .Q(\SRL_SIG_reg[1]_2 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [44]),
        .Q(\SRL_SIG_reg[1]_2 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [45]),
        .Q(\SRL_SIG_reg[1]_2 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [46]),
        .Q(\SRL_SIG_reg[1]_2 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [47]),
        .Q(\SRL_SIG_reg[1]_2 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [48]),
        .Q(\SRL_SIG_reg[1]_2 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [49]),
        .Q(\SRL_SIG_reg[1]_2 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [50]),
        .Q(\SRL_SIG_reg[1]_2 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [51]),
        .Q(\SRL_SIG_reg[1]_2 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [52]),
        .Q(\SRL_SIG_reg[1]_2 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [53]),
        .Q(\SRL_SIG_reg[1]_2 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [54]),
        .Q(\SRL_SIG_reg[1]_2 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [55]),
        .Q(\SRL_SIG_reg[1]_2 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [56]),
        .Q(\SRL_SIG_reg[1]_2 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [57]),
        .Q(\SRL_SIG_reg[1]_2 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [58]),
        .Q(\SRL_SIG_reg[1]_2 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [59]),
        .Q(\SRL_SIG_reg[1]_2 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [60]),
        .Q(\SRL_SIG_reg[1]_2 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [61]),
        .Q(\SRL_SIG_reg[1]_2 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [62]),
        .Q(\SRL_SIG_reg[1]_2 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [63]),
        .Q(\SRL_SIG_reg[1]_2 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [32]),
        .I1(\SRL_SIG_reg[0]_1 [32]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[33]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [33]),
        .I1(\SRL_SIG_reg[0]_1 [33]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[34]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [34]),
        .I1(\SRL_SIG_reg[0]_1 [34]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [32]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[35]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [35]),
        .I1(\SRL_SIG_reg[0]_1 [35]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [33]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[36]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [36]),
        .I1(\SRL_SIG_reg[0]_1 [36]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [34]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[37]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [37]),
        .I1(\SRL_SIG_reg[0]_1 [37]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [35]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[38]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [38]),
        .I1(\SRL_SIG_reg[0]_1 [38]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [36]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[39]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [39]),
        .I1(\SRL_SIG_reg[0]_1 [39]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [37]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[40]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [40]),
        .I1(\SRL_SIG_reg[0]_1 [40]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [38]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[41]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [41]),
        .I1(\SRL_SIG_reg[0]_1 [41]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [39]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[42]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [42]),
        .I1(\SRL_SIG_reg[0]_1 [42]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [40]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[43]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [43]),
        .I1(\SRL_SIG_reg[0]_1 [43]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [41]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[44]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [44]),
        .I1(\SRL_SIG_reg[0]_1 [44]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [42]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[45]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [45]),
        .I1(\SRL_SIG_reg[0]_1 [45]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [43]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[46]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [46]),
        .I1(\SRL_SIG_reg[0]_1 [46]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [44]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[47]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [47]),
        .I1(\SRL_SIG_reg[0]_1 [47]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [45]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[48]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [48]),
        .I1(\SRL_SIG_reg[0]_1 [48]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [46]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[49]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [49]),
        .I1(\SRL_SIG_reg[0]_1 [49]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [47]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[50]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [50]),
        .I1(\SRL_SIG_reg[0]_1 [50]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [48]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[51]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [51]),
        .I1(\SRL_SIG_reg[0]_1 [51]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [49]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[52]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [52]),
        .I1(\SRL_SIG_reg[0]_1 [52]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [50]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[53]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [53]),
        .I1(\SRL_SIG_reg[0]_1 [53]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [51]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[54]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [54]),
        .I1(\SRL_SIG_reg[0]_1 [54]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [52]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[55]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [55]),
        .I1(\SRL_SIG_reg[0]_1 [55]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [53]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[56]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [56]),
        .I1(\SRL_SIG_reg[0]_1 [56]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [54]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[57]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [57]),
        .I1(\SRL_SIG_reg[0]_1 [57]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [55]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[58]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [58]),
        .I1(\SRL_SIG_reg[0]_1 [58]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [56]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[59]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [59]),
        .I1(\SRL_SIG_reg[0]_1 [59]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [57]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[60]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [60]),
        .I1(\SRL_SIG_reg[0]_1 [60]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [58]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[61]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [61]),
        .I1(\SRL_SIG_reg[0]_1 [61]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [59]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[62]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [62]),
        .I1(\SRL_SIG_reg[0]_1 [62]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [60]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[63]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [63]),
        .I1(\SRL_SIG_reg[0]_1 [63]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [61]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S
   (din_c_full_n,
    din_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    in,
    ap_rst_n_inv);
  output din_c_full_n;
  output din_c_empty_n;
  output [61:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [61:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire [61:0]in;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [61:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_shiftReg U_resize_accel_fifo_w64_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(din_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(din_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(din_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(din_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [61:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [61:0]in;
  input ap_clk;

  wire ap_clk;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [61:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_128_128_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_resize_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x
   (dout_c_full_n,
    dout_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    \gmem2_addr_reg_167_reg[61] ,
    AxiStream2Axi_U0_ap_start,
    Q,
    ap_done_reg,
    ap_rst_n_inv);
  output dout_c_full_n;
  output dout_c_empty_n;
  output [61:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;
  input AxiStream2Axi_U0_ap_start;
  input [0:0]Q;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire AxiStream2Axi_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__14_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [61:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x_shiftReg U_resize_accel_fifo_w64_d4_S_x_ram
       (.ap_clk(ap_clk),
        .\gmem2_addr_reg_167_reg[61] (\gmem2_addr_reg_167_reg[61] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__14
       (.I0(internal_empty_n_i_2__4_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(dout_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(dout_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(dout_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(dout_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x0
   (img_out_c_full_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    out,
    ap_clk,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    Q,
    out_mat_cols_c12_empty_n,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_rst_n_inv);
  output img_out_c_full_n;
  output img_out_c_empty_n;
  output xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  output [61:0]out;
  input ap_clk;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input [0:0]Q;
  input out_mat_cols_c12_empty_n;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [61:0]in;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire [61:0]in;
  wire internal_empty_n_i_1__40_n_3;
  wire internal_empty_n_i_2__12_n_3;
  wire internal_full_n_i_1__40_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [61:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x0_shiftReg U_resize_accel_fifo_w64_d4_S_x0_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h80000000)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_2
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I2(out_mat_rows_c11_empty_n),
        .I3(Q),
        .I4(out_mat_cols_c12_empty_n),
        .O(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__40
       (.I0(internal_empty_n_i_2__12_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(img_out_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__40_n_3));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(img_out_c_empty_n),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .O(internal_empty_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_3),
        .Q(img_out_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__40
       (.I0(ap_rst_n),
        .I1(img_out_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__40_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_3),
        .Q(img_out_c_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I3(img_out_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(img_out_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x0_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [61:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [61:0]in;
  input ap_clk;

  wire ap_clk;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [61:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_resize_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w64_d4_S_x_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    \gmem2_addr_reg_167_reg[61] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [61:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;
  input ap_clk;

  wire ap_clk;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [61:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_resize_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S
   (\mOutPtr_reg[0]_0 ,
    in_mat_data_full_n,
    in_mat_data_empty_n,
    d0,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    Q,
    ap_enable_reg_pp1_iter8,
    \mOutPtr_reg[1]_0 ,
    resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_full_n;
  output in_mat_data_empty_n;
  output [7:0]d0;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]Q;
  input ap_enable_reg_pp1_iter8;
  input \mOutPtr_reg[1]_0 ;
  input resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire internal_empty_n_i_1__30_n_3;
  wire internal_full_n_i_1__30_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__20_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg_25 U_resize_accel_fifo_w8_d2_S_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .d0(d0),
        .ram1_reg(\mOutPtr_reg_n_3_[1] ),
        .\read_pixel_fu_162_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(in_mat_data_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__30_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_3),
        .Q(in_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_3),
        .Q(in_mat_data_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read),
        .I3(in_mat_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_4
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_full_n,
    out_mat_data_empty_n,
    \SRL_SIG_reg[0][0] ,
    shiftReg_addr,
    Q,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][3] ,
    out_mat_data_dout,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][4]_1 ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    zext_ln1347_fu_262_p1,
    \localbuffer_V_3_reg_437_reg[4] ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output out_mat_data_full_n;
  output out_mat_data_empty_n;
  output \SRL_SIG_reg[0][0] ;
  output shiftReg_addr;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][3] ;
  output [7:0]out_mat_data_dout;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][4]_1 ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[0][0]_1 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [2:0]zext_ln1347_fu_262_p1;
  input \localbuffer_V_3_reg_437_reg[4] ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][4]_1 ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire [0:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__33_n_3;
  wire internal_full_n_i_1__33_n_3;
  wire \localbuffer_V_3_reg_437_reg[4] ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__23_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire shiftReg_addr;
  wire [2:0]zext_ln1347_fu_262_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg U_resize_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][2]_1 (\SRL_SIG_reg[0][2]_0 ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][4]_1 (\SRL_SIG_reg[0][4]_0 ),
        .\SRL_SIG_reg[0][4]_2 (\SRL_SIG_reg[0][4]_1 ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][5]_1 (\SRL_SIG_reg[0][5]_0 ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][5]_0 (out_mat_data_dout[5]),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (out_mat_data_dout[7]),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\localbuffer_V_3_reg_437_reg[20] (shiftReg_addr),
        .\localbuffer_V_3_reg_437_reg[4] (\localbuffer_V_3_reg_437_reg[4] ),
        .\localbuffer_V_3_reg_437_reg[4]_0 (\localbuffer_V_3_reg_437_reg[4]_0 ),
        .out_mat_data_dout({out_mat_data_dout[6],out_mat_data_dout[4:0]}),
        .zext_ln1347_fu_262_p1(zext_ln1347_fu_262_p1),
        .\zext_ln208_reg_428_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\zext_ln208_reg_428_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__33
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__33_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_3),
        .Q(out_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__33
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_3),
        .Q(out_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \localbuffer_V_3_reg_437[30]_i_5 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][7]_0 ,
    Q,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[0][4]_1 ,
    out_mat_data_dout,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][4]_2 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][2]_1 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][5]_1 ,
    \SRL_SIG_reg[0][3]_1 ,
    zext_ln1347_fu_262_p1,
    \localbuffer_V_3_reg_437_reg[20] ,
    \localbuffer_V_3_reg_437_reg[4] ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    \zext_ln208_reg_428_reg[0] ,
    \zext_ln208_reg_428_reg[7] ,
    E,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][0]_1 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[0][4]_1 ;
  output [5:0]out_mat_data_dout;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][4]_2 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[0][0]_2 ;
  output \SRL_SIG_reg[0][2]_1 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][5]_1 ;
  output \SRL_SIG_reg[0][3]_1 ;
  input [2:0]zext_ln1347_fu_262_p1;
  input \localbuffer_V_3_reg_437_reg[20] ;
  input \localbuffer_V_3_reg_437_reg[4] ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input \zext_ln208_reg_428_reg[0] ;
  input \zext_ln208_reg_428_reg[7] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][2]_1 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][4]_1 ;
  wire \SRL_SIG_reg[0][4]_2 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][5]_1 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [6:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][7]_1 ;
  wire [6:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \localbuffer_V_3_reg_437[1]_i_4_n_3 ;
  wire \localbuffer_V_3_reg_437[1]_i_5_n_3 ;
  wire \localbuffer_V_3_reg_437[3]_i_3_n_3 ;
  wire \localbuffer_V_3_reg_437_reg[20] ;
  wire \localbuffer_V_3_reg_437_reg[4] ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire [5:0]out_mat_data_dout;
  wire [2:0]zext_ln1347_fu_262_p1;
  wire \zext_ln208_reg_428_reg[0] ;
  wire \zext_ln208_reg_428_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q),
        .Q(\SRL_SIG_reg[1][7]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h030503F5F305F3F5)) 
    \localbuffer_V_3_reg_437[0]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\localbuffer_V_3_reg_437_reg[4] ),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][0]_1 ));
  LUT6 #(
    .INIT(64'h030503F5F305F3F5)) 
    \localbuffer_V_3_reg_437[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\localbuffer_V_3_reg_437_reg[4] ),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'hAAAABBAFFFFFBBAF)) 
    \localbuffer_V_3_reg_437[17]_i_2 
       (.I0(zext_ln1347_fu_262_p1[1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(zext_ln1347_fu_262_p1[0]),
        .I5(out_mat_data_dout[0]),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hE8282B28EB2BEBE8)) 
    \localbuffer_V_3_reg_437[1]_i_2 
       (.I0(\localbuffer_V_3_reg_437[1]_i_4_n_3 ),
        .I1(zext_ln1347_fu_262_p1[1]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437[1]_i_5_n_3 ),
        .I4(zext_ln1347_fu_262_p1[2]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT6 #(
    .INIT(64'h030503F5F305F3F5)) 
    \localbuffer_V_3_reg_437[1]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\localbuffer_V_3_reg_437_reg[4] ),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(Q),
        .I5(\SRL_SIG_reg[1][7]_1 ),
        .O(\localbuffer_V_3_reg_437[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \localbuffer_V_3_reg_437[1]_i_5 
       (.I0(\zext_ln208_reg_428_reg[0] ),
        .I1(\zext_ln208_reg_428_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\localbuffer_V_3_reg_437[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[25]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][0]_2 ));
  LUT6 #(
    .INIT(64'hABEFFFFFABEF0000)) 
    \localbuffer_V_3_reg_437[26]_i_3 
       (.I0(zext_ln1347_fu_262_p1[0]),
        .I1(\localbuffer_V_3_reg_437_reg[20] ),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(zext_ln1347_fu_262_p1[1]),
        .I5(\SRL_SIG_reg[0][1]_0 ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[26]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'h888BB8BBBBBBBBBB)) 
    \localbuffer_V_3_reg_437[28]_i_2 
       (.I0(\SRL_SIG_reg[0][5]_1 ),
        .I1(zext_ln1347_fu_262_p1[1]),
        .I2(\localbuffer_V_3_reg_437_reg[20] ),
        .I3(Q),
        .I4(\SRL_SIG_reg[1][7]_1 ),
        .I5(zext_ln1347_fu_262_p1[0]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[28]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][5]_1 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[29]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(Q),
        .I5(\SRL_SIG_reg[1][7]_1 ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT6 #(
    .INIT(64'hABEFFFFFABEF0000)) 
    \localbuffer_V_3_reg_437[2]_i_3 
       (.I0(\localbuffer_V_3_reg_437_reg[4] ),
        .I1(\localbuffer_V_3_reg_437_reg[20] ),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\localbuffer_V_3_reg_437_reg[4]_0 ),
        .I5(\SRL_SIG_reg[0][2]_0 ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[30]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][3]_1 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[31]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][4]_2 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \localbuffer_V_3_reg_437[31]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][2]_1 ));
  LUT6 #(
    .INIT(64'hD4143F3CD717FFFC)) 
    \localbuffer_V_3_reg_437[3]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(zext_ln1347_fu_262_p1[1]),
        .I2(zext_ln1347_fu_262_p1[0]),
        .I3(\localbuffer_V_3_reg_437[3]_i_3_n_3 ),
        .I4(zext_ln1347_fu_262_p1[2]),
        .I5(\SRL_SIG_reg[1][7]_0 ),
        .O(\SRL_SIG_reg[1][5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \localbuffer_V_3_reg_437[3]_i_3 
       (.I0(\zext_ln208_reg_428_reg[0] ),
        .I1(\zext_ln208_reg_428_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\localbuffer_V_3_reg_437[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF4F4F4F7F7F4F7F7)) 
    \localbuffer_V_3_reg_437[4]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(\localbuffer_V_3_reg_437_reg[4]_0 ),
        .I2(\localbuffer_V_3_reg_437_reg[4] ),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F7F7F4F7F7)) 
    \localbuffer_V_3_reg_437[4]_i_3 
       (.I0(out_mat_data_dout[5]),
        .I1(\localbuffer_V_3_reg_437_reg[4]_0 ),
        .I2(\localbuffer_V_3_reg_437_reg[4] ),
        .I3(\localbuffer_V_3_reg_437_reg[20] ),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][4]_1 ));
  LUT6 #(
    .INIT(64'h47FFFFCC47FFFFFF)) 
    \localbuffer_V_3_reg_437[5]_i_2 
       (.I0(out_mat_data_dout[5]),
        .I1(zext_ln1347_fu_262_p1[0]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(zext_ln1347_fu_262_p1[1]),
        .I4(zext_ln1347_fu_262_p1[2]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(out_mat_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln208_reg_428[7]_i_1 
       (.I0(\SRL_SIG_reg[1][7]_1 ),
        .I1(Q),
        .I2(\zext_ln208_reg_428_reg[7] ),
        .I3(\zext_ln208_reg_428_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 ));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg_25
   (d0,
    D,
    Q,
    ap_enable_reg_pp1_iter8,
    \read_pixel_fu_162_reg[7] ,
    ram1_reg,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]d0;
  output [7:0]D;
  input [7:0]Q;
  input ap_enable_reg_pp1_iter8;
  input \read_pixel_fu_162_reg[7] ;
  input ram1_reg;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter8;
  wire [7:0]d0;
  wire ram1_reg;
  wire \read_pixel_fu_162_reg[7] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_17
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_18
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_19
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_20
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_21
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_22
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_23
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_24
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S
   (AxiStream2Axi_U0_ap_start,
    \SRL_SIG_reg[0][8] ,
    icmp_ln878_fu_116_p2,
    \SRL_SIG_reg[0][8]_0 ,
    S,
    internal_full_n_reg_0,
    ap_clk,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    icmp_ln1402_fu_152_p2_carry,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_full_n_reg_1,
    ap_done_reg,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    gmem2_BVALID,
    Q,
    ap_rst_n_inv,
    D);
  output AxiStream2Axi_U0_ap_start;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output icmp_ln878_fu_116_p2;
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  output [0:0]S;
  output internal_full_n_reg_0;
  input ap_clk;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input [2:0]icmp_ln1402_fu_152_p2_carry;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input ap_done_reg;
  input Mat2Axi_Block_split35_proc_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input gmem2_BVALID;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [8:0]D;

  wire AxiStream2Axi_U0_ap_start;
  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_continue;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire \ap_CS_fsm[7]_i_4_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire gmem2_BVALID;
  wire [2:0]icmp_ln1402_fu_152_p2_carry;
  wire icmp_ln878_fu_116_p2;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_full_n_i_1__25_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_shiftReg_14 U_resize_accel_fifo_w9_d2_S_ram
       (.D(D),
        .Mat2Axi_Block_split35_proc_U0_ap_continue(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .S(S),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\SRL_SIG_reg[0][8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_3_[1] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_3_[0] ),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .icmp_ln1402_fu_152_p2_carry(icmp_ln1402_fu_152_p2_carry),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .\icmp_ln878_reg_163_reg[0] (\ap_CS_fsm[7]_i_4_n_3 ),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\ap_CS_fsm[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__5
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split35_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(AxiStream2Axi_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__25
       (.I0(ap_rst_n),
        .I1(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA80057FF57FFA800)) 
    \mOutPtr[0]_i_1 
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(AxiStream2Axi_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w9_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_8
   (addrbound_U0_ap_continue,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    D,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    ap_clk,
    ap_return_preg,
    ap_done_reg,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][8]_0 );
  output addrbound_U0_ap_continue;
  output Mat2Axi_Block_split35_proc_U0_ap_start;
  output [8:0]D;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  input ap_clk;
  input [8:0]ap_return_preg;
  input ap_done_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [8:0]\SRL_SIG_reg[0][8]_0 ;

  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire addrbound_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__26_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_shiftReg U_resize_accel_fifo_w9_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[0][8]_2 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][8]_3 (\SRL_SIG_reg[0][8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[8] (Mat2Axi_Block_split35_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_3),
        .Q(Mat2Axi_Block_split35_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__26
       (.I0(ap_rst_n),
        .I1(addrbound_U0_ap_continue),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_3),
        .Q(addrbound_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(addrbound_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg_0),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_shiftReg
   (D,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][8]_1 ,
    \SRL_SIG_reg[0][8]_2 ,
    ap_return_preg,
    \ap_return_preg_reg[8] ,
    ap_done_reg,
    shiftReg_ce,
    \SRL_SIG_reg[0][8]_3 ,
    ap_clk);
  output [8:0]D;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  input \SRL_SIG_reg[0][8]_1 ;
  input \SRL_SIG_reg[0][8]_2 ;
  input [8:0]ap_return_preg;
  input \ap_return_preg_reg[8] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [8:0]\SRL_SIG_reg[0][8]_3 ;
  input ap_clk;

  wire [8:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg[0][8]_2 ;
  wire [8:0]\SRL_SIG_reg[0][8]_3 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[8] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(D[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[8]_i_1__0 
       (.I0(\ap_return_preg_reg[8] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w9_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w9_d2_S_shiftReg_14
   (\SRL_SIG_reg[0][8]_0 ,
    icmp_ln878_fu_116_p2,
    \SRL_SIG_reg[0][8]_1 ,
    S,
    shiftReg_ce,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    \icmp_ln878_reg_163_reg[0] ,
    icmp_ln1402_fu_152_p2_carry,
    Mat2Axi_Block_split35_proc_U0_ap_continue,
    ap_done_reg,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    D,
    ap_clk);
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  output icmp_ln878_fu_116_p2;
  output [8:0]\SRL_SIG_reg[0][8]_1 ;
  output [0:0]S;
  output shiftReg_ce;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input \icmp_ln878_reg_163_reg[0] ;
  input [2:0]icmp_ln1402_fu_152_p2_carry;
  input Mat2Axi_Block_split35_proc_U0_ap_continue;
  input ap_done_reg;
  input Mat2Axi_Block_split35_proc_U0_ap_start;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_continue;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire [8:0]\SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \ap_CS_fsm[7]_i_5_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [2:0]icmp_ln1402_fu_152_p2_carry;
  wire icmp_ln878_fu_116_p2;
  wire \icmp_ln878_reg_163_reg[0] ;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1__5 
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Mat2Axi_Block_split35_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000111)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\SRL_SIG_reg[0][8]_1 [5]),
        .I1(\SRL_SIG_reg[0][8]_1 [0]),
        .I2(\SRL_SIG_reg_n_3_[0][1] ),
        .I3(\icmp_ln878_reg_163_reg[0] ),
        .I4(\SRL_SIG_reg_n_3_[1][1] ),
        .I5(\ap_CS_fsm[7]_i_5_n_3 ),
        .O(icmp_ln878_fu_116_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(\SRL_SIG_reg[0][8]_1 [6]),
        .I1(\SRL_SIG_reg[0][8]_1 [4]),
        .I2(\SRL_SIG_reg[0][8]_1 [2]),
        .I3(\SRL_SIG_reg[0][8]_1 [3]),
        .I4(\SRL_SIG_reg[0][8]_1 [7]),
        .I5(\SRL_SIG_reg[0][8]_1 [8]),
        .O(\ap_CS_fsm[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[64]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [0]),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[65]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [1]),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[66]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [2]),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[67]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [3]),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[68]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [4]),
        .O(\SRL_SIG_reg[0][8]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[69]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [5]),
        .O(\SRL_SIG_reg[0][8]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[70]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [6]),
        .O(\SRL_SIG_reg[0][8]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[71]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [7]),
        .O(\SRL_SIG_reg[0][8]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[72]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [8]),
        .O(\SRL_SIG_reg[0][8]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[64]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][8]_1 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][8]_1 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][8]_1 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][8]_1 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][8]_1 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_1 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_1 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1__0 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_1 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_1 [8]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0][8]_1 [1]),
        .I1(icmp_ln1402_fu_152_p2_carry[1]),
        .I2(icmp_ln1402_fu_152_p2_carry[2]),
        .I3(\SRL_SIG_reg[0][8]_1 [2]),
        .I4(icmp_ln1402_fu_152_p2_carry[0]),
        .I5(\SRL_SIG_reg[0][8]_1 [0]),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi
   (full_n_reg,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    \data_p2_reg[76] ,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[76]_0 ,
    E,
    \data_p1_reg[76] );
  output full_n_reg;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [12:0]\data_p2_reg[76] ;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  input [74:0]\data_p2_reg[76]_0 ;
  input [0:0]E;
  input [12:0]\data_p1_reg[76] ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [12:0]\data_p1_reg[76] ;
  wire [12:0]\data_p2_reg[76] ;
  wire [74:0]\data_p2_reg[76]_0 ;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_read bus_read
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p1_reg[76] (\data_p1_reg[76] ),
        .\data_p2_reg[76] (\data_p2_reg[76] ),
        .\data_p2_reg[76]_0 (\data_p2_reg[76]_0 ),
        .full_n_reg(full_n_reg),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(gmem1_ARREADY));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    Q,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    DI,
    dout_valid_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [5:0]Q;
  output empty_n_reg_0;
  output [32:0]\dout_buf_reg[34]_0 ;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[34]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1_n_3;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_i_4_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[7]_i_1__1_n_3 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10_n_3;
  wire mem_reg_i_8__0_n_3;
  wire mem_reg_i_9_n_3;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[7]_i_3_n_3 ;
  wire \waddr[7]_i_4_n_3 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_3 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_3),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2_n_3),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_4_n_3),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3_n_3),
        .O(empty_n_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(full_n_i_3__0_n_3),
        .I3(full_n_i_4_n_3),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(full_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_3),
        .O(full_n_i_4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[7]_i_1__1 
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[7]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_3 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_35,mem_reg_n_36}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9_n_3),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_3),
        .I5(raddr[1]),
        .O(mem_reg_i_10_n_3));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(mem_reg_i_10_n_3),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10_n_3),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_4_n_3),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_4_n_3),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_4_n_3),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_3),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_3),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_3));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(full_n_i_4_n_3),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(empty_n_reg_n_3),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_0 [32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_3),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_i_4_n_3),
        .I4(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[76]_0 ,
    \q_reg[74]_0 ,
    \q_reg[70]_0 ,
    \q_reg[66]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    ap_rst_n_inv,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \q_reg[76]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[7] ;
  output [1:0]S;
  output [74:0]\q_reg[76]_0 ;
  output [3:0]\q_reg[74]_0 ;
  output [3:0]\q_reg[70]_0 ;
  output [2:0]\q_reg[66]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input [74:0]\q_reg[76]_1 ;

  wire [0:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_3 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_3 ;
  wire data_vld_i_1_n_3;
  wire data_vld_reg_n_3;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_rreq_valid;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__0_n_3;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_3;
  wire invalid_len_event_i_3_n_3;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][64]_srl5_n_3 ;
  wire \mem_reg[4][65]_srl5_n_3 ;
  wire \mem_reg[4][66]_srl5_n_3 ;
  wire \mem_reg[4][67]_srl5_n_3 ;
  wire \mem_reg[4][68]_srl5_n_3 ;
  wire \mem_reg[4][69]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][70]_srl5_n_3 ;
  wire \mem_reg[4][71]_srl5_n_3 ;
  wire \mem_reg[4][72]_srl5_n_3 ;
  wire \mem_reg[4][73]_srl5_n_3 ;
  wire \mem_reg[4][74]_srl5_n_3 ;
  wire \mem_reg[4][75]_srl5_n_3 ;
  wire \mem_reg[4][76]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[66]_0 ;
  wire [3:0]\q_reg[70]_0 ;
  wire [3:0]\q_reg[74]_0 ;
  wire [74:0]\q_reg[76]_0 ;
  wire [74:0]\q_reg[76]_1 ;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[7] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[76]_0 [68]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[76]_0 [67]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[76]_0 [66]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[76]_0 [65]),
        .O(\q_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[76]_0 [72]),
        .O(\q_reg[74]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[76]_0 [71]),
        .O(\q_reg[74]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[76]_0 [70]),
        .O(\q_reg[74]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[76]_0 [69]),
        .O(\q_reg[74]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[76]_0 [74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[76]_0 [73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[76]_0 [64]),
        .O(\q_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[76]_0 [63]),
        .O(\q_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[76]_0 [62]),
        .O(\q_reg[66]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_3 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__0_n_3));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__0_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_i_2_n_3),
        .I1(invalid_len_event_i_3_n_3),
        .I2(\q_reg[76]_0 [65]),
        .I3(\q_reg[76]_0 [74]),
        .I4(fifo_rreq_valid),
        .I5(\q_reg[76]_0 [64]),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    invalid_len_event_i_2
       (.I0(\q_reg[76]_0 [71]),
        .I1(\q_reg[76]_0 [73]),
        .I2(\q_reg[76]_0 [72]),
        .I3(\q_reg[76]_0 [68]),
        .I4(\q_reg[76]_0 [69]),
        .I5(\q_reg[76]_0 [67]),
        .O(invalid_len_event_i_2_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[76]_0 [66]),
        .I1(\q_reg[76]_0 [70]),
        .I2(\q_reg[76]_0 [62]),
        .I3(\q_reg[76]_0 [63]),
        .O(invalid_len_event_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_carry__3[3]),
        .I1(last_sect_carry__3_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3_0[1]),
        .I3(last_sect_carry__3[1]),
        .I4(last_sect_carry__3_0[0]),
        .I5(last_sect_carry__3[0]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [62]),
        .Q(\mem_reg[4][64]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [63]),
        .Q(\mem_reg[4][65]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [64]),
        .Q(\mem_reg[4][66]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [65]),
        .Q(\mem_reg[4][67]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [66]),
        .Q(\mem_reg[4][68]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [67]),
        .Q(\mem_reg[4][69]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [68]),
        .Q(\mem_reg[4][70]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [69]),
        .Q(\mem_reg[4][71]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [70]),
        .Q(\mem_reg[4][72]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [71]),
        .Q(\mem_reg[4][73]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [72]),
        .Q(\mem_reg[4][74]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][75]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][75]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [73]),
        .Q(\mem_reg[4][75]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][76]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][76]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [74]),
        .Q(\mem_reg[4][76]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[76]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][64]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][65]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][66]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][67]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][68]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][69]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][70]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][71]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][72]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][73]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][74]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][75]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][76]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\q_reg[76]_0 [9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    E,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    SR,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    ap_rst_n_0,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    \end_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \end_addr_buf_reg[8] ,
    \end_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \start_addr_buf_reg[11] ,
    full_n_reg_6,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_3,
    CO,
    rreq_handling_reg_4,
    fifo_rreq_valid,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [51:0]D;
  output next_rreq;
  output [0:0]E;
  output [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output [0:0]SR;
  output [0:0]rreq_handling_reg_0;
  output rreq_handling_reg_1;
  output [0:0]rreq_handling_reg_2;
  output [0:0]ap_rst_n_0;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output \end_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \end_addr_buf_reg[8] ;
  output \end_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \start_addr_buf_reg[11] ;
  output full_n_reg_6;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input ap_rst_n;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_3;
  input [0:0]CO;
  input rreq_handling_reg_4;
  input fifo_rreq_valid;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire data_vld_i_1__0_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[7] ;
  wire \end_addr_buf_reg[8] ;
  wire \end_addr_buf_reg[9] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2_n_3;
  wire full_n_i_3_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem1_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout[3]_i_1_n_3 ;
  wire \pout[3]_i_2_n_3 ;
  wire \pout[3]_i_3_n_3 ;
  wire \pout[3]_i_5_n_3 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_3),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_2));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_3),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_3),
        .O(full_n_reg_6));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(\pout[3]_i_3_n_3 ),
        .I2(full_n_i_2_n_3),
        .I3(data_vld_reg_n_3),
        .O(data_vld_i_1__0_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__2
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_3),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__2
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_3),
        .O(empty_n_i_2__2_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_3),
        .I3(rreq_handling_reg_4),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2_n_3),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5_n_3 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3_n_3),
        .O(full_n_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_3),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2_n_3));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(empty_n_i_2__2_n_3),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_5_n_3 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5_n_3 ),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_3 ),
        .I1(data_vld_reg_n_3),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5_n_3 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\pout_reg[0]_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_3),
        .O(\pout[3]_i_5_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[0]_i_1_n_3 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[1]_i_1_n_3 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[3]_i_2_n_3 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_3),
        .I1(rreq_handling_reg_4),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(empty_n_i_2__2_n_3),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(empty_n_i_2__2_n_3),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [1]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[9]_0 [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [4]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[9]_0 [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9]_1 [5]),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\end_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(empty_n_i_2__2_n_3),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(empty_n_i_2__2_n_3),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [9]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\start_addr_buf_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p2_reg[76] ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[76]_0 ,
    E,
    \data_p1_reg[76] );
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [12:0]\data_p2_reg[76] ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  input [74:0]\data_p2_reg[76]_0 ;
  input [0:0]E;
  input [12:0]\data_p1_reg[76] ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[11] ;
  wire \align_len_reg_n_3_[12] ;
  wire \align_len_reg_n_3_[13] ;
  wire \align_len_reg_n_3_[14] ;
  wire \align_len_reg_n_3_[2] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[3] ;
  wire \align_len_reg_n_3_[4] ;
  wire \align_len_reg_n_3_[5] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire \bus_equal_gen.data_buf_reg_n_3_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_3_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_3 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [12:0]\data_p1_reg[76] ;
  wire [12:0]\data_p2_reg[76] ;
  wire [74:0]\data_p2_reg[76]_0 ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_3 ;
  wire \end_addr_buf[13]_i_3_n_3 ;
  wire \end_addr_buf[13]_i_4_n_3 ;
  wire \end_addr_buf[13]_i_5_n_3 ;
  wire \end_addr_buf[17]_i_2_n_3 ;
  wire \end_addr_buf[17]_i_3_n_3 ;
  wire \end_addr_buf[17]_i_4_n_3 ;
  wire \end_addr_buf[17]_i_5_n_3 ;
  wire \end_addr_buf[21]_i_2_n_3 ;
  wire \end_addr_buf[21]_i_3_n_3 ;
  wire \end_addr_buf[21]_i_4_n_3 ;
  wire \end_addr_buf[21]_i_5_n_3 ;
  wire \end_addr_buf[25]_i_2_n_3 ;
  wire \end_addr_buf[25]_i_3_n_3 ;
  wire \end_addr_buf[25]_i_4_n_3 ;
  wire \end_addr_buf[25]_i_5_n_3 ;
  wire \end_addr_buf[29]_i_2_n_3 ;
  wire \end_addr_buf[29]_i_3_n_3 ;
  wire \end_addr_buf[29]_i_4_n_3 ;
  wire \end_addr_buf[29]_i_5_n_3 ;
  wire \end_addr_buf[33]_i_2_n_3 ;
  wire \end_addr_buf[33]_i_3_n_3 ;
  wire \end_addr_buf[5]_i_2_n_3 ;
  wire \end_addr_buf[5]_i_3_n_3 ;
  wire \end_addr_buf[5]_i_4_n_3 ;
  wire \end_addr_buf[5]_i_5_n_3 ;
  wire \end_addr_buf[9]_i_2_n_3 ;
  wire \end_addr_buf[9]_i_3_n_3 ;
  wire \end_addr_buf[9]_i_4_n_3 ;
  wire \end_addr_buf[9]_i_5_n_3 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[13]_i_1_n_4 ;
  wire \end_addr_buf_reg[13]_i_1_n_5 ;
  wire \end_addr_buf_reg[13]_i_1_n_6 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_4 ;
  wire \end_addr_buf_reg[17]_i_1_n_5 ;
  wire \end_addr_buf_reg[17]_i_1_n_6 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_4 ;
  wire \end_addr_buf_reg[21]_i_1_n_5 ;
  wire \end_addr_buf_reg[21]_i_1_n_6 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_4 ;
  wire \end_addr_buf_reg[25]_i_1_n_5 ;
  wire \end_addr_buf_reg[25]_i_1_n_6 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_4 ;
  wire \end_addr_buf_reg[29]_i_1_n_5 ;
  wire \end_addr_buf_reg[29]_i_1_n_6 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_4 ;
  wire \end_addr_buf_reg[33]_i_1_n_5 ;
  wire \end_addr_buf_reg[33]_i_1_n_6 ;
  wire \end_addr_buf_reg[37]_i_1_n_3 ;
  wire \end_addr_buf_reg[37]_i_1_n_4 ;
  wire \end_addr_buf_reg[37]_i_1_n_5 ;
  wire \end_addr_buf_reg[37]_i_1_n_6 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_4 ;
  wire \end_addr_buf_reg[41]_i_1_n_5 ;
  wire \end_addr_buf_reg[41]_i_1_n_6 ;
  wire \end_addr_buf_reg[45]_i_1_n_3 ;
  wire \end_addr_buf_reg[45]_i_1_n_4 ;
  wire \end_addr_buf_reg[45]_i_1_n_5 ;
  wire \end_addr_buf_reg[45]_i_1_n_6 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_4 ;
  wire \end_addr_buf_reg[49]_i_1_n_5 ;
  wire \end_addr_buf_reg[49]_i_1_n_6 ;
  wire \end_addr_buf_reg[53]_i_1_n_3 ;
  wire \end_addr_buf_reg[53]_i_1_n_4 ;
  wire \end_addr_buf_reg[53]_i_1_n_5 ;
  wire \end_addr_buf_reg[53]_i_1_n_6 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_4 ;
  wire \end_addr_buf_reg[57]_i_1_n_5 ;
  wire \end_addr_buf_reg[57]_i_1_n_6 ;
  wire \end_addr_buf_reg[5]_i_1_n_3 ;
  wire \end_addr_buf_reg[5]_i_1_n_4 ;
  wire \end_addr_buf_reg[5]_i_1_n_5 ;
  wire \end_addr_buf_reg[5]_i_1_n_6 ;
  wire \end_addr_buf_reg[61]_i_1_n_3 ;
  wire \end_addr_buf_reg[61]_i_1_n_4 ;
  wire \end_addr_buf_reg[61]_i_1_n_5 ;
  wire \end_addr_buf_reg[61]_i_1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1_n_6 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_4 ;
  wire \end_addr_buf_reg[9]_i_1_n_5 ;
  wire \end_addr_buf_reg[9]_i_1_n_6 ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_56;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_76;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_79;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_80;
  wire fifo_rctl_n_81;
  wire fifo_rctl_n_82;
  wire fifo_rctl_n_9;
  wire [76:64]fifo_rreq_data;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_i_4_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1_n_3;
  wire first_sect_carry__1_i_2_n_3;
  wire first_sect_carry__1_i_3_n_3;
  wire first_sect_carry__1_i_4_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1_n_3;
  wire first_sect_carry__2_i_2_n_3;
  wire first_sect_carry__2_i_3_n_3;
  wire first_sect_carry__2_i_4_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1_n_3;
  wire first_sect_carry__3_i_2_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_3;
  wire last_sect_carry__0_i_2_n_3;
  wire last_sect_carry__0_i_3_n_3;
  wire last_sect_carry__0_i_4_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1_n_3;
  wire last_sect_carry__1_i_2_n_3;
  wire last_sect_carry__1_i_3_n_3;
  wire last_sect_carry__1_i_4_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1_n_3;
  wire last_sect_carry__2_i_2_n_3;
  wire last_sect_carry__2_i_3_n_3;
  wire last_sect_carry__2_i_4_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1_n_3;
  wire last_sect_carry_i_2_n_3;
  wire last_sect_carry_i_3_n_3;
  wire last_sect_carry_i_4_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire [61:0]q;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_3;
  wire rs2f_rreq_ack;
  wire [76:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[32] ;
  wire \start_addr_reg_n_3_[33] ;
  wire \start_addr_reg_n_3_[34] ;
  wire \start_addr_reg_n_3_[35] ;
  wire \start_addr_reg_n_3_[36] ;
  wire \start_addr_reg_n_3_[37] ;
  wire \start_addr_reg_n_3_[38] ;
  wire \start_addr_reg_n_3_[39] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[40] ;
  wire \start_addr_reg_n_3_[41] ;
  wire \start_addr_reg_n_3_[42] ;
  wire \start_addr_reg_n_3_[43] ;
  wire \start_addr_reg_n_3_[44] ;
  wire \start_addr_reg_n_3_[45] ;
  wire \start_addr_reg_n_3_[46] ;
  wire \start_addr_reg_n_3_[47] ;
  wire \start_addr_reg_n_3_[48] ;
  wire \start_addr_reg_n_3_[49] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[50] ;
  wire \start_addr_reg_n_3_[51] ;
  wire \start_addr_reg_n_3_[52] ;
  wire \start_addr_reg_n_3_[53] ;
  wire \start_addr_reg_n_3_[54] ;
  wire \start_addr_reg_n_3_[55] ;
  wire \start_addr_reg_n_3_[56] ;
  wire \start_addr_reg_n_3_[57] ;
  wire \start_addr_reg_n_3_[58] ;
  wire \start_addr_reg_n_3_[59] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[60] ;
  wire \start_addr_reg_n_3_[61] ;
  wire \start_addr_reg_n_3_[62] ;
  wire \start_addr_reg_n_3_[63] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[66:64],1'b0}),
        .O({align_len0[4:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_3),
        .CO({align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[70:67]),
        .O(align_len0[8:5]),
        .S({fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_3),
        .CO({align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[74:71]),
        .O(align_len0[12:9]),
        .S({fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_3),
        .CO({NLW_align_len0_carry__2_CO_UNCONNECTED[3:2],align_len0_carry__2_n_5,align_len0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[76:75]}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[3],align_len0[31],align_len0[14:13]}),
        .S({1'b0,1'b1,fifo_rreq_n_6,fifo_rreq_n_7}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_3_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_45),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44}),
        .dout_valid_reg_0(buff_rdata_n_46),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .empty_n_reg_0(buff_rdata_n_11),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\pout_reg[0] (fifo_rctl_n_3),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_44),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_42),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_46),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_4),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem1_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem1_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem1_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem1_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem1_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem1_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem1_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem1_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_70),
        .D(fifo_rctl_n_67),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_70),
        .D(fifo_rctl_n_68),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_70),
        .D(fifo_rctl_n_69),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_70),
        .D(fifo_rctl_n_71),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_61));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_82),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[13] ),
        .O(\end_addr_buf[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[12] ),
        .O(\end_addr_buf[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[11] ),
        .O(\end_addr_buf[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(\end_addr_buf[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[14] ),
        .O(\end_addr_buf[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(end_addr[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[5] ),
        .O(\end_addr_buf[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[4] ),
        .O(\end_addr_buf[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(\end_addr_buf[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(\end_addr_buf[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(\end_addr_buf[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(\end_addr_buf[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(\end_addr_buf[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(\end_addr_buf[9]_i_5_n_3 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_3 ,\end_addr_buf_reg[13]_i_1_n_4 ,\end_addr_buf_reg[13]_i_1_n_5 ,\end_addr_buf_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] ,\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_3 ,\end_addr_buf[13]_i_3_n_3 ,\end_addr_buf[13]_i_4_n_3 ,\end_addr_buf[13]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_3 ,\end_addr_buf_reg[17]_i_1_n_4 ,\end_addr_buf_reg[17]_i_1_n_5 ,\end_addr_buf_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_3 ,\end_addr_buf[17]_i_3_n_3 ,\end_addr_buf[17]_i_4_n_3 ,\end_addr_buf[17]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_3 ,\end_addr_buf_reg[21]_i_1_n_4 ,\end_addr_buf_reg[21]_i_1_n_5 ,\end_addr_buf_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_3 ,\end_addr_buf[21]_i_3_n_3 ,\end_addr_buf[21]_i_4_n_3 ,\end_addr_buf[21]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_3 ,\end_addr_buf_reg[25]_i_1_n_4 ,\end_addr_buf_reg[25]_i_1_n_5 ,\end_addr_buf_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_3 ,\end_addr_buf[25]_i_3_n_3 ,\end_addr_buf[25]_i_4_n_3 ,\end_addr_buf[25]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_3 ,\end_addr_buf_reg[29]_i_1_n_4 ,\end_addr_buf_reg[29]_i_1_n_5 ,\end_addr_buf_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_3 ,\end_addr_buf[29]_i_3_n_3 ,\end_addr_buf[29]_i_4_n_3 ,\end_addr_buf[29]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[33]_i_1_n_3 ,\end_addr_buf_reg[33]_i_1_n_4 ,\end_addr_buf_reg[33]_i_1_n_5 ,\end_addr_buf_reg[33]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\end_addr_buf[33]_i_2_n_3 ,\end_addr_buf[33]_i_3_n_3 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[37]_i_1_n_3 ,\end_addr_buf_reg[37]_i_1_n_4 ,\end_addr_buf_reg[37]_i_1_n_5 ,\end_addr_buf_reg[37]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[37]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[41]_i_1_n_3 ,\end_addr_buf_reg[41]_i_1_n_4 ,\end_addr_buf_reg[41]_i_1_n_5 ,\end_addr_buf_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[45]_i_1_n_3 ,\end_addr_buf_reg[45]_i_1_n_4 ,\end_addr_buf_reg[45]_i_1_n_5 ,\end_addr_buf_reg[45]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[45]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[49]_i_1_n_3 ,\end_addr_buf_reg[49]_i_1_n_4 ,\end_addr_buf_reg[49]_i_1_n_5 ,\end_addr_buf_reg[49]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[53]_i_1_n_3 ,\end_addr_buf_reg[53]_i_1_n_4 ,\end_addr_buf_reg[53]_i_1_n_5 ,\end_addr_buf_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[53]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[57]_i_1_n_3 ,\end_addr_buf_reg[57]_i_1_n_4 ,\end_addr_buf_reg[57]_i_1_n_5 ,\end_addr_buf_reg[57]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1_n_3 ,\end_addr_buf_reg[5]_i_1_n_4 ,\end_addr_buf_reg[5]_i_1_n_5 ,\end_addr_buf_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] }),
        .O({end_addr[5:3],\NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[5]_i_2_n_3 ,\end_addr_buf[5]_i_3_n_3 ,\end_addr_buf[5]_i_4_n_3 ,\end_addr_buf[5]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[61]_i_1_n_3 ,\end_addr_buf_reg[61]_i_1_n_4 ,\end_addr_buf_reg[61]_i_1_n_5 ,\end_addr_buf_reg[61]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[61]_i_1_n_3 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(\end_addr_buf_reg[5]_i_1_n_3 ),
        .CO({\end_addr_buf_reg[9]_i_1_n_3 ,\end_addr_buf_reg[9]_i_1_n_4 ,\end_addr_buf_reg[9]_i_1_n_5 ,\end_addr_buf_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_3 ,\end_addr_buf[9]_i_3_n_3 ,\end_addr_buf[9]_i_4_n_3 ,\end_addr_buf[9]_i_5_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53,fifo_rctl_n_54,fifo_rctl_n_55,fifo_rctl_n_56}),
        .E(p_21_in),
        .Q({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .SR(fifo_rctl_n_61),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_65),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (p_20_in),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_5),
        .\could_multi_bursts.arlen_buf_reg[3] (p_1_in),
        .empty_n_reg_0(fifo_rctl_n_3),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .\end_addr_buf_reg[2] (fifo_rctl_n_72),
        .\end_addr_buf_reg[7] (fifo_rctl_n_77),
        .\end_addr_buf_reg[8] (fifo_rctl_n_78),
        .\end_addr_buf_reg[9] (fifo_rctl_n_79),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_66),
        .full_n_reg_1(fifo_rctl_n_67),
        .full_n_reg_2(fifo_rctl_n_68),
        .full_n_reg_3(fifo_rctl_n_69),
        .full_n_reg_4(fifo_rctl_n_70),
        .full_n_reg_5(fifo_rctl_n_71),
        .full_n_reg_6(fifo_rctl_n_82),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_4),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_rreq(next_rreq),
        .\pout_reg[0]_0 (buff_rdata_n_11),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_60),
        .rreq_handling_reg_0(fifo_rctl_n_62),
        .rreq_handling_reg_1(fifo_rctl_n_63),
        .rreq_handling_reg_2(fifo_rctl_n_64),
        .rreq_handling_reg_3(rreq_handling_reg_n_3),
        .rreq_handling_reg_4(fifo_rreq_valid_buf_reg_n_3),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_3_[0] ),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_3_[11] ,\end_addr_buf_reg_n_3_[10] ,\end_addr_buf_reg_n_3_[9] ,\end_addr_buf_reg_n_3_[8] ,\end_addr_buf_reg_n_3_[7] ,\end_addr_buf_reg_n_3_[6] ,\end_addr_buf_reg_n_3_[5] ,\end_addr_buf_reg_n_3_[4] ,\end_addr_buf_reg_n_3_[3] ,\end_addr_buf_reg_n_3_[2] }),
        .\sect_len_buf_reg[9]_0 (beat_len_buf),
        .\sect_len_buf_reg[9]_1 ({\start_addr_buf_reg_n_3_[11] ,\start_addr_buf_reg_n_3_[10] ,\start_addr_buf_reg_n_3_[9] ,\start_addr_buf_reg_n_3_[8] ,\start_addr_buf_reg_n_3_[7] ,\start_addr_buf_reg_n_3_[6] ,\start_addr_buf_reg_n_3_[5] ,\start_addr_buf_reg_n_3_[4] ,\start_addr_buf_reg_n_3_[3] ,\start_addr_buf_reg_n_3_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_80),
        .\start_addr_buf_reg[11] (fifo_rctl_n_81),
        .\start_addr_buf_reg[3] (fifo_rctl_n_73),
        .\start_addr_buf_reg[4] (fifo_rctl_n_74),
        .\start_addr_buf_reg[5] (fifo_rctl_n_75),
        .\start_addr_buf_reg[6] (fifo_rctl_n_76));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_6,fifo_rreq_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_94,fifo_rreq_n_95}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3(p_0_in0_in[51:48]),
        .last_sect_carry__3_0({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] }),
        .\q_reg[0]_0 (fifo_rctl_n_63),
        .\q_reg[66]_0 ({fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93}),
        .\q_reg[70]_0 ({fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}),
        .\q_reg[74]_0 ({fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86}),
        .\q_reg[76]_0 ({fifo_rreq_data,q}),
        .\q_reg[76]_1 ({rs2f_rreq_data[76:64],rs2f_rreq_data[61:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[7] (fifo_rreq_n_5));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3,first_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_3_[23] ),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_3_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_3_[20] ),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .I3(p_0_in_0[19]),
        .I4(\sect_cnt_reg_n_3_[18] ),
        .I5(p_0_in_0[18]),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_3_[17] ),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_3_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_3_[14] ),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_3_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_3,first_sect_carry__1_i_2_n_3,first_sect_carry__1_i_3_n_3,first_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_3_[35] ),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_3_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[32] ),
        .I1(p_0_in_0[32]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .I5(\sect_cnt_reg_n_3_[31] ),
        .O(first_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_3_[26] ),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_3_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_3,first_sect_carry__2_i_2_n_3,first_sect_carry__2_i_3_n_3,first_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_3_[47] ),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .I3(p_0_in_0[46]),
        .I4(\sect_cnt_reg_n_3_[45] ),
        .I5(p_0_in_0[45]),
        .O(first_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_0[42]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(first_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_3_[40] ),
        .O(first_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_3_[37] ),
        .O(first_sect_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_3,first_sect_carry__3_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_3_[50] ),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .I3(p_0_in_0[49]),
        .I4(\sect_cnt_reg_n_3_[48] ),
        .I5(p_0_in_0[48]),
        .O(first_sect_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[10]),
        .I1(\sect_cnt_reg_n_3_[10] ),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .I3(p_0_in_0[11]),
        .I4(\sect_cnt_reg_n_3_[9] ),
        .I5(p_0_in_0[9]),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_3_[7] ),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_3_[4] ),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .I3(p_0_in_0[1]),
        .I4(\sect_cnt_reg_n_3_[0] ),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_3,last_sect_carry_i_2_n_3,last_sect_carry_i_3_n_3,last_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_3,last_sect_carry__0_i_2_n_3,last_sect_carry__0_i_3_n_3,last_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_3_[23] ),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_3_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_3_[20] ),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_3_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_3_[17] ),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_3_[16] ),
        .I5(p_0_in0_in[16]),
        .O(last_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_3_[14] ),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_3_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_3,last_sect_carry__1_i_2_n_3,last_sect_carry__1_i_3_n_3,last_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_3_[35] ),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_3_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[30] ),
        .I1(p_0_in0_in[30]),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .I3(p_0_in0_in[31]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(last_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_3_[26] ),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_3_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_3,last_sect_carry__2_i_2_n_3,last_sect_carry__2_i_3_n_3,last_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_3_[47] ),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_3_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[44] ),
        .I1(p_0_in0_in[44]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_3_[43] ),
        .O(last_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(last_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(last_sect_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_94,fifo_rreq_n_95}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_3_[10] ),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .I3(p_0_in0_in[11]),
        .I4(\sect_cnt_reg_n_3_[9] ),
        .I5(p_0_in0_in[9]),
        .O(last_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(last_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(last_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_3_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_45}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_60),
        .Q(rreq_handling_reg_n_3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .E(next_beat),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .\data_p2_reg[31]_0 ({\bus_equal_gen.data_buf_reg_n_3_[31] ,\bus_equal_gen.data_buf_reg_n_3_[30] ,\bus_equal_gen.data_buf_reg_n_3_[29] ,\bus_equal_gen.data_buf_reg_n_3_[28] ,\bus_equal_gen.data_buf_reg_n_3_[27] ,\bus_equal_gen.data_buf_reg_n_3_[26] ,\bus_equal_gen.data_buf_reg_n_3_[25] ,\bus_equal_gen.data_buf_reg_n_3_[24] ,\bus_equal_gen.data_buf_reg_n_3_[23] ,\bus_equal_gen.data_buf_reg_n_3_[22] ,\bus_equal_gen.data_buf_reg_n_3_[21] ,\bus_equal_gen.data_buf_reg_n_3_[20] ,\bus_equal_gen.data_buf_reg_n_3_[19] ,\bus_equal_gen.data_buf_reg_n_3_[18] ,\bus_equal_gen.data_buf_reg_n_3_[17] ,\bus_equal_gen.data_buf_reg_n_3_[16] ,\bus_equal_gen.data_buf_reg_n_3_[15] ,\bus_equal_gen.data_buf_reg_n_3_[14] ,\bus_equal_gen.data_buf_reg_n_3_[13] ,\bus_equal_gen.data_buf_reg_n_3_[12] ,\bus_equal_gen.data_buf_reg_n_3_[11] ,\bus_equal_gen.data_buf_reg_n_3_[10] ,\bus_equal_gen.data_buf_reg_n_3_[9] ,\bus_equal_gen.data_buf_reg_n_3_[8] ,\bus_equal_gen.data_buf_reg_n_3_[7] ,\bus_equal_gen.data_buf_reg_n_3_[6] ,\bus_equal_gen.data_buf_reg_n_3_[5] ,\bus_equal_gen.data_buf_reg_n_3_[4] ,\bus_equal_gen.data_buf_reg_n_3_[3] ,\bus_equal_gen.data_buf_reg_n_3_[2] ,\bus_equal_gen.data_buf_reg_n_3_[1] ,\bus_equal_gen.data_buf_reg_n_3_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_reg_slice rs_rreq
       (.Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .E(E),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[76]_0 ({rs2f_rreq_data[76:64],rs2f_rreq_data[61:0]}),
        .\data_p1_reg[76]_1 (\data_p1_reg[76] ),
        .\data_p2_reg[76]_0 (\data_p2_reg[76] ),
        .\data_p2_reg[76]_1 (\data_p2_reg[76]_0 ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_65));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_65));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_56),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_55),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_54),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_72),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_73),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_74),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_75),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_76),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_77),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_78),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_79),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_80),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_81),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[8]),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[9]),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[10]),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[11]),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[12]),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[13]),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[14]),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[15]),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[16]),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[17]),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[18]),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[19]),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[20]),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[21]),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[22]),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[23]),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[24]),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[25]),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[26]),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[27]),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[0]),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[28]),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[29]),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[30]),
        .Q(\start_addr_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[31]),
        .Q(\start_addr_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[32]),
        .Q(\start_addr_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[33]),
        .Q(\start_addr_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[34]),
        .Q(\start_addr_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[35]),
        .Q(\start_addr_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[36]),
        .Q(\start_addr_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[37]),
        .Q(\start_addr_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[1]),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[38]),
        .Q(\start_addr_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[39]),
        .Q(\start_addr_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[40]),
        .Q(\start_addr_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[41]),
        .Q(\start_addr_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[42]),
        .Q(\start_addr_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[43]),
        .Q(\start_addr_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[44]),
        .Q(\start_addr_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[45]),
        .Q(\start_addr_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[46]),
        .Q(\start_addr_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[47]),
        .Q(\start_addr_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[2]),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[48]),
        .Q(\start_addr_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[49]),
        .Q(\start_addr_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[50]),
        .Q(\start_addr_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[51]),
        .Q(\start_addr_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[52]),
        .Q(\start_addr_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[53]),
        .Q(\start_addr_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[54]),
        .Q(\start_addr_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[55]),
        .Q(\start_addr_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[56]),
        .Q(\start_addr_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[57]),
        .Q(\start_addr_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[3]),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[58]),
        .Q(\start_addr_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[59]),
        .Q(\start_addr_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[60]),
        .Q(\start_addr_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[61]),
        .Q(\start_addr_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[4]),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[5]),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[6]),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(q[7]),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p2_reg[76]_0 ,
    \data_p1_reg[76]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID,
    rs2f_rreq_ack,
    \data_p2_reg[76]_1 ,
    E,
    \data_p1_reg[76]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \FSM_sequential_state_reg[1]_0 ;
  output [12:0]\data_p2_reg[76]_0 ;
  output [74:0]\data_p1_reg[76]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  input rs2f_rreq_ack;
  input [74:0]\data_p2_reg[76]_1 ;
  input [0:0]E;
  input [12:0]\data_p1_reg[76]_1 ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_1_n_3 ;
  wire \data_p1[48]_i_1_n_3 ;
  wire \data_p1[49]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[50]_i_1_n_3 ;
  wire \data_p1[51]_i_1_n_3 ;
  wire \data_p1[52]_i_1_n_3 ;
  wire \data_p1[53]_i_1_n_3 ;
  wire \data_p1[54]_i_1_n_3 ;
  wire \data_p1[55]_i_1_n_3 ;
  wire \data_p1[56]_i_1_n_3 ;
  wire \data_p1[57]_i_1_n_3 ;
  wire \data_p1[58]_i_1_n_3 ;
  wire \data_p1[59]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[60]_i_1_n_3 ;
  wire \data_p1[61]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [74:0]\data_p1_reg[76]_0 ;
  wire [12:0]\data_p1_reg[76]_1 ;
  wire [61:0]data_p2;
  wire [12:0]\data_p2_reg[76]_0 ;
  wire [74:0]\data_p2_reg[76]_1 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[76]_1 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[76]_1 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[76]_1 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[76]_1 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[76]_1 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[76]_1 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[76]_1 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[76]_1 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[76]_1 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[76]_1 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[76]_1 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[76]_1 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[76]_1 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[76]_1 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[76]_1 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[76]_1 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[76]_1 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[76]_1 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[76]_1 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[76]_1 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[76]_1 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[76]_1 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[76]_1 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[76]_1 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[76]_1 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[76]_1 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[76]_1 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[76]_1 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[76]_1 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[76]_1 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[76]_1 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[76]_1 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[76]_1 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[76]_1 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[76]_1 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[76]_1 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[76]_1 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[76]_1 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[76]_1 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[76]_1 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[76]_1 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[76]_1 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[76]_1 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[76]_1 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[76]_1 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[76]_1 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[76]_1 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[76]_1 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[76]_1 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[76]_1 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[76]_1 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[76]_1 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[76]_1 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[76]_1 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[76]_1 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[76]_1 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[76]_1 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg[76]_1 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[76]_1 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[76]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[76]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[76]_1 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[76]_1 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[76]_1 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[76]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [0]),
        .Q(\data_p1_reg[76]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [1]),
        .Q(\data_p1_reg[76]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [2]),
        .Q(\data_p1_reg[76]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [3]),
        .Q(\data_p1_reg[76]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [4]),
        .Q(\data_p1_reg[76]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [5]),
        .Q(\data_p1_reg[76]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [6]),
        .Q(\data_p1_reg[76]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [7]),
        .Q(\data_p1_reg[76]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [8]),
        .Q(\data_p1_reg[76]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [9]),
        .Q(\data_p1_reg[76]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [10]),
        .Q(\data_p1_reg[76]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [11]),
        .Q(\data_p1_reg[76]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[76]_1 [12]),
        .Q(\data_p1_reg[76]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\data_p1_reg[76]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [62]),
        .Q(\data_p2_reg[76]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [63]),
        .Q(\data_p2_reg[76]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [64]),
        .Q(\data_p2_reg[76]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [65]),
        .Q(\data_p2_reg[76]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [66]),
        .Q(\data_p2_reg[76]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [67]),
        .Q(\data_p2_reg[76]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [68]),
        .Q(\data_p2_reg[76]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [69]),
        .Q(\data_p2_reg[76]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [70]),
        .Q(\data_p2_reg[76]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [71]),
        .Q(\data_p2_reg[76]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [72]),
        .Q(\data_p2_reg[76]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [73]),
        .Q(\data_p2_reg[76]_0 [11]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [74]),
        .Q(\data_p2_reg[76]_0 [12]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[76]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    Q,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    beat_valid,
    Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[31]_0 );
  output rdata_ack_t;
  output [0:0]E;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input beat_valid;
  input Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  input [31:0]\data_p2_reg[31]_0 ;

  wire Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__0_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__0_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_2_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[0] ),
        .O(\data_p1[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[10] ),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[11] ),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[12] ),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[13] ),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[14] ),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[15] ),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[16] ),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[17] ),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[18] ),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[19] ),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[1] ),
        .O(\data_p1[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[20] ),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[21] ),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[22] ),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[23] ),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[24] ),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[25] ),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[26] ),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[27] ),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[28] ),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[29] ),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[2] ),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[30] ),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg[31]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[31] ),
        .O(\data_p1[31]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[3] ),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[4] ),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[5] ),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[6] ),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[7] ),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[8] ),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_3_[9] ),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_3 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(Q),
        .I3(Array2xfMat_32_0_128_128_1_U0_m_axi_gmem1_RREADY),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi
   (gmem2_WREADY,
    ap_rst_n_inv,
    gmem2_AWREADY,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    m_axi_gmem2_WLAST,
    full_n_reg_0,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_WVALID,
    \data_p2_reg[72] ,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem2_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    ap_clk,
    Q,
    WEBWE,
    empty_n_reg,
    ap_rst_n,
    push,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WREADY,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    data_vld_reg_0,
    full_n_reg_1,
    D,
    pop0,
    E,
    \data_p1_reg[72] );
  output gmem2_WREADY;
  output ap_rst_n_inv;
  output gmem2_AWREADY;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output m_axi_gmem2_WLAST;
  output full_n_reg_0;
  output m_axi_gmem2_AWVALID;
  output m_axi_gmem2_WVALID;
  output [8:0]\data_p2_reg[72] ;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem2_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_AWREADY;
  input m_axi_gmem2_WREADY;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input data_vld_reg_0;
  input full_n_reg_1;
  input [70:0]D;
  input pop0;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire AWVALID_Dummy;
  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire pop0;
  wire push;
  wire wreq_throttle_n_3;
  wire wreq_throttle_n_4;
  wire wreq_throttle_n_6;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (wreq_throttle_n_6),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_3),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_1),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_AWVALID_0(wreq_throttle_n_4),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .pop0(pop0),
        .push(push),
        .s_ready_t_reg(gmem2_AWREADY),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_equal_gen.WVALID_Dummy_reg (wreq_throttle_n_4),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (wreq_throttle_n_6),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREADY_0(wreq_throttle_n_3),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .\throttl_cnt_reg[4]_0 (\could_multi_bursts.awlen_buf_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_buffer
   (gmem2_WREADY,
    SR,
    p_30_in,
    \mOutPtr_reg[5]_0 ,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \mOutPtr_reg[6]_0 ,
    \bus_equal_gen.len_cnt_reg[6] ,
    \bus_equal_gen.len_cnt_reg[6]_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n,
    push,
    burst_valid,
    \bus_equal_gen.WLAST_Dummy_reg ,
    WVALID_Dummy,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    m_axi_gmem2_WLAST,
    D);
  output gmem2_WREADY;
  output [0:0]SR;
  output p_30_in;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  output \bus_equal_gen.len_cnt_reg[6]_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n;
  input push;
  input burst_valid;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input WVALID_Dummy;
  input [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input m_axi_gmem2_WLAST;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  wire \bus_equal_gen.len_cnt_reg[6]_0 ;
  wire [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[32]_i_1_n_3 ;
  wire \dout_buf[33]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[35]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1__0_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_i_3__2_n_3;
  wire gmem2_WREADY;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_gmem2_WLAST;
  wire mem_reg_i_10__0_n_3;
  wire mem_reg_i_11_n_3;
  wire p_1_in;
  wire p_30_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1__1_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[7]_i_3__0_n_3 ;
  wire \waddr[7]_i_4__0_n_3 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFF000000020002)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I4(m_axi_gmem2_WLAST),
        .I5(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(\bus_equal_gen.len_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WVALID_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I4(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(burst_valid),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_3 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    dout_valid_i_1__0
       (.I0(p_30_in),
        .I1(pop),
        .I2(data_valid),
        .O(dout_valid_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_3),
        .Q(data_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [2]),
        .I3(empty_n_i_3__0_n_3),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(gmem2_WREADY),
        .O(full_n_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [2]),
        .I4(full_n_i_3__2_n_3),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(gmem2_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1 
       (.I0(pop),
        .I1(push),
        .O(\mOutPtr[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_3 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem2_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_3));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_3));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_3),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_3),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_3),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5__0
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5__0
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_3),
        .I1(push),
        .I2(\mOutPtr_reg[5]_0 [0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_3 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_3 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem2_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_buffer__parameterized0
   (full_n_reg_0,
    DI,
    Q,
    dout_valid_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID,
    dout_valid_reg_1,
    rdata_ack_t,
    D);
  output full_n_reg_0;
  output [3:0]DI;
  output [2:0]Q;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input [6:0]D;

  wire [6:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire dout_valid_i_1__1_n_3;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_2__7_n_3;
  wire full_n_i_3__3_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[7]_i_1__0_n_3 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_gmem2_RVALID;
  wire pop;
  wire rdata_ack_t;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .O(dout_valid_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_3),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_3),
        .I1(empty_n_i_3__1_n_3),
        .I2(pop),
        .I3(m_axi_gmem2_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(DI[3]),
        .I3(DI[2]),
        .O(empty_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DI[1]),
        .O(empty_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_3),
        .I2(full_n_i_3__3_n_3),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem2_RVALID),
        .I5(pop),
        .O(full_n_i_1__3_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(Q[2]),
        .I1(DI[2]),
        .I2(Q[1]),
        .I3(DI[3]),
        .O(full_n_i_2__7_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[0]),
        .I3(DI[1]),
        .O(full_n_i_3__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__1
       (.I0(empty_n_reg_n_3),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \mOutPtr[7]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem2_RVALID),
        .O(\mOutPtr[7]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_3 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(DI[1]),
        .I1(pop),
        .I2(m_axi_gmem2_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[4] ,
    E,
    last_sect_buf,
    next_wreq,
    D,
    \sect_len_buf_reg[7] ,
    in,
    wreq_handling_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    ap_rst_n_1,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    Q,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_2,
    CO,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    empty_n_reg_0,
    \sect_addr_buf_reg[2] );
  output burst_valid;
  output fifo_burst_ready;
  output \bus_equal_gen.len_cnt_reg[4] ;
  output [0:0]E;
  output last_sect_buf;
  output next_wreq;
  output [51:0]D;
  output \sect_len_buf_reg[7] ;
  output [3:0]in;
  output wreq_handling_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output wreq_handling_reg_0;
  output [0:0]wreq_handling_reg_1;
  output [0:0]ap_rst_n_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input [7:0]Q;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_2;
  input [0:0]CO;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]empty_n_reg_0;
  input [0:0]\sect_addr_buf_reg[2] ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_3 ;
  wire \bus_equal_gen.len_cnt_reg[4] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_3 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_vld_i_1__1_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__3_n_3;
  wire [0:0]empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__4_n_3;
  wire full_n_i_2__3_n_3;
  wire [3:0]in;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire next_wreq;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf[9]_i_3_n_3 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_1));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ),
        .O(\bus_equal_gen.len_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q[1]),
        .I4(Q[2]),
        .I5(q[2]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(empty_n_i_1__3_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    empty_n_i_1__3
       (.I0(\bus_equal_gen.len_cnt_reg[4] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(empty_n_reg_0),
        .I4(burst_valid),
        .O(empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_3),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__3_n_3),
        .I3(push),
        .I4(empty_n_i_1__3_n_3),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__4_n_3));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__3_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[2] ),
        .I2(empty_n_i_1__3_n_3),
        .I3(data_vld_reg_n_3),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(empty_n_i_1__3_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(empty_n_i_1__3_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_3),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_3),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_3),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_3),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(last_sect_buf),
        .I1(next_wreq),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(\sect_len_buf[9]_i_3_n_3 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \q_reg[70]_0 ,
    \q_reg[72]_0 ,
    S,
    \q_reg[70]_1 ,
    \q_reg[66]_0 ,
    \end_addr_buf_reg[63] ,
    wreq_handling_reg,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \align_len_reg[31] ,
    CO,
    last_sect_buf,
    \q_reg[72]_1 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output \q_reg[70]_0 ;
  output [70:0]\q_reg[72]_0 ;
  output [1:0]S;
  output [3:0]\q_reg[70]_1 ;
  output [2:0]\q_reg[66]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [0:0]wreq_handling_reg;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input \align_len_reg[31] ;
  input [0:0]CO;
  input last_sect_buf;
  input [70:0]\q_reg[72]_1 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_3;
  wire data_vld_reg_n_3;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_wreq_valid;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__4_n_3;
  wire invalid_len_event_i_2__0_n_3;
  wire last_sect_buf;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][33]_srl5_n_3 ;
  wire \mem_reg[4][34]_srl5_n_3 ;
  wire \mem_reg[4][35]_srl5_n_3 ;
  wire \mem_reg[4][36]_srl5_n_3 ;
  wire \mem_reg[4][37]_srl5_n_3 ;
  wire \mem_reg[4][38]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][43]_srl5_n_3 ;
  wire \mem_reg[4][44]_srl5_n_3 ;
  wire \mem_reg[4][45]_srl5_n_3 ;
  wire \mem_reg[4][46]_srl5_n_3 ;
  wire \mem_reg[4][47]_srl5_n_3 ;
  wire \mem_reg[4][48]_srl5_n_3 ;
  wire \mem_reg[4][49]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][50]_srl5_n_3 ;
  wire \mem_reg[4][51]_srl5_n_3 ;
  wire \mem_reg[4][52]_srl5_n_3 ;
  wire \mem_reg[4][53]_srl5_n_3 ;
  wire \mem_reg[4][54]_srl5_n_3 ;
  wire \mem_reg[4][55]_srl5_n_3 ;
  wire \mem_reg[4][56]_srl5_n_3 ;
  wire \mem_reg[4][57]_srl5_n_3 ;
  wire \mem_reg[4][58]_srl5_n_3 ;
  wire \mem_reg[4][59]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][60]_srl5_n_3 ;
  wire \mem_reg[4][61]_srl5_n_3 ;
  wire \mem_reg[4][64]_srl5_n_3 ;
  wire \mem_reg[4][65]_srl5_n_3 ;
  wire \mem_reg[4][66]_srl5_n_3 ;
  wire \mem_reg[4][67]_srl5_n_3 ;
  wire \mem_reg[4][68]_srl5_n_3 ;
  wire \mem_reg[4][69]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][70]_srl5_n_3 ;
  wire \mem_reg[4][71]_srl5_n_3 ;
  wire \mem_reg[4][72]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[66]_0 ;
  wire \q_reg[70]_0 ;
  wire [3:0]\q_reg[70]_1 ;
  wire [70:0]\q_reg[72]_0 ;
  wire [70:0]\q_reg[72]_1 ;
  wire rs2f_wreq_ack;
  wire [0:0]wreq_handling_reg;

  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\align_len_reg[31] ),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .I4(\q_reg[70]_0 ),
        .I5(ap_rst_n),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__2_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_3),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_3),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__6_n_3));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[72]_0 [68]),
        .O(\q_reg[70]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[72]_0 [67]),
        .O(\q_reg[70]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[72]_0 [66]),
        .O(\q_reg[70]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[72]_0 [65]),
        .O(\q_reg[70]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[72]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[72]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[72]_0 [64]),
        .O(\q_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[72]_0 [63]),
        .O(\q_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[72]_0 [62]),
        .O(\q_reg[66]_0 [0]));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1__0
       (.I0(\q_reg[72]_0 [68]),
        .I1(fifo_wreq_valid),
        .I2(\q_reg[72]_0 [65]),
        .I3(\q_reg[72]_0 [62]),
        .I4(invalid_len_event_i_2__0_n_3),
        .O(\q_reg[70]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2__0
       (.I0(\q_reg[72]_0 [64]),
        .I1(\q_reg[72]_0 [70]),
        .I2(\q_reg[72]_0 [69]),
        .I3(\q_reg[72]_0 [63]),
        .I4(\q_reg[72]_0 [67]),
        .I5(\q_reg[72]_0 [66]),
        .O(invalid_len_event_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_carry__3[3]),
        .I1(last_sect_carry__3_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3_0[0]),
        .I3(last_sect_carry__3[0]),
        .I4(last_sect_carry__3_0[1]),
        .I5(last_sect_carry__3[1]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [62]),
        .Q(\mem_reg[4][64]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [63]),
        .Q(\mem_reg[4][65]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [64]),
        .Q(\mem_reg[4][66]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [65]),
        .Q(\mem_reg[4][67]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [66]),
        .Q(\mem_reg[4][68]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [67]),
        .Q(\mem_reg[4][69]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [68]),
        .Q(\mem_reg[4][70]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [69]),
        .Q(\mem_reg[4][71]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [70]),
        .Q(\mem_reg[4][72]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][64]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [62]),
        .R(SR));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][65]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [63]),
        .R(SR));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][66]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [64]),
        .R(SR));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][67]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [65]),
        .R(SR));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][68]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [66]),
        .R(SR));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][69]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [67]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [6]),
        .R(SR));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][70]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [68]),
        .R(SR));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][71]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [69]),
        .R(SR));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][72]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [70]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\q_reg[72]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    invalid_len_event_reg2_reg,
    \could_multi_bursts.next_loop ,
    push,
    next_resp0,
    full_n_reg_0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem2_BVALID,
    next_resp_reg,
    full_n_reg_1,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output invalid_len_event_reg2_reg;
  output \could_multi_bursts.next_loop ;
  output push;
  output next_resp0;
  output full_n_reg_0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]in;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem2_BVALID;
  input next_resp_reg;
  input full_n_reg_1;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__3_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__1_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_3;
  wire full_n_i_2__5_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem2_BVALID;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[3]_i_1__0_n_3 ;
  wire \pout[3]_i_2__0_n_3 ;
  wire \pout[3]_i_3__0_n_3 ;
  wire \pout[3]_i_4__0_n_3 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__3
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__3_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_3),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__5_n_3),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__5_n_3));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__5
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__5_n_3));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    full_n_i_4__0
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .I5(full_n_reg_1),
        .O(full_n_reg_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem2_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_3),
        .I4(\pout[3]_i_3__0_n_3 ),
        .O(\pout[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(\pout[3]_i_4__0_n_3 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_3),
        .O(\pout[3]_i_4__0_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[2]_i_1_n_3 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[3]_i_2__0_n_3 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized2
   (full_n_reg_0,
    data_vld_reg_0,
    gmem2_BVALID,
    ap_clk,
    SR,
    empty_n_reg_0,
    data_vld_reg_1,
    ap_rst_n,
    full_n_reg_1,
    push,
    pop0);
  output full_n_reg_0;
  output data_vld_reg_0;
  output gmem2_BVALID;
  input ap_clk;
  input [0:0]SR;
  input empty_n_reg_0;
  input data_vld_reg_1;
  input ap_rst_n;
  input full_n_reg_1;
  input push;
  input pop0;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_3;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_3;
  wire full_n_i_3__1_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_BVALID;
  wire pop0;
  wire \pout[0]_i_1__1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(data_vld_reg_1),
        .I5(data_vld_reg_0),
        .O(data_vld_i_1__4_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_3),
        .Q(data_vld_reg_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(gmem2_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__7
       (.I0(data_vld_reg_1),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_3_[2] ),
        .I4(full_n_i_3__1_n_3),
        .I5(full_n_reg_1),
        .O(full_n_i_1__7_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .O(full_n_i_3__1_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_read
   (full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID);
  output full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_7;
  wire \bus_equal_gen.rdata_valid_t_reg_n_3 ;
  wire full_n_reg;
  wire [5:0]mOutPtr_reg;
  wire m_axi_gmem2_RVALID;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire rdata_ack_t;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_7}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(buff_rdata_n_11),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_7}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p2_reg[72]_0 ,
    \data_p1_reg[72]_0 ,
    SR,
    ap_clk,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    rs2f_wreq_ack,
    D,
    E,
    \data_p1_reg[72]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \FSM_sequential_state_reg[1]_0 ;
  output [8:0]\data_p2_reg[72]_0 ;
  output [70:0]\data_p1_reg[72]_0 ;
  input [0:0]SR;
  input ap_clk;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input rs2f_wreq_ack;
  input [70:0]D;
  input [0:0]E;
  input [8:0]\data_p1_reg[72]_1 ;

  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_3 ;
  wire \data_p1[10]_i_1__1_n_3 ;
  wire \data_p1[11]_i_1__1_n_3 ;
  wire \data_p1[12]_i_1__1_n_3 ;
  wire \data_p1[13]_i_1__1_n_3 ;
  wire \data_p1[14]_i_1__1_n_3 ;
  wire \data_p1[15]_i_1__1_n_3 ;
  wire \data_p1[16]_i_1__1_n_3 ;
  wire \data_p1[17]_i_1__1_n_3 ;
  wire \data_p1[18]_i_1__1_n_3 ;
  wire \data_p1[19]_i_1__1_n_3 ;
  wire \data_p1[1]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__1_n_3 ;
  wire \data_p1[21]_i_1__1_n_3 ;
  wire \data_p1[22]_i_1__1_n_3 ;
  wire \data_p1[23]_i_1__1_n_3 ;
  wire \data_p1[24]_i_1__1_n_3 ;
  wire \data_p1[25]_i_1__1_n_3 ;
  wire \data_p1[26]_i_1__1_n_3 ;
  wire \data_p1[27]_i_1__1_n_3 ;
  wire \data_p1[28]_i_1__1_n_3 ;
  wire \data_p1[29]_i_1__1_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[30]_i_1__1_n_3 ;
  wire \data_p1[31]_i_1__1_n_3 ;
  wire \data_p1[32]_i_1__0_n_3 ;
  wire \data_p1[33]_i_1__0_n_3 ;
  wire \data_p1[34]_i_1__0_n_3 ;
  wire \data_p1[35]_i_1__0_n_3 ;
  wire \data_p1[36]_i_1__0_n_3 ;
  wire \data_p1[37]_i_1__0_n_3 ;
  wire \data_p1[38]_i_1__0_n_3 ;
  wire \data_p1[39]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[40]_i_1__0_n_3 ;
  wire \data_p1[41]_i_1__0_n_3 ;
  wire \data_p1[42]_i_1__0_n_3 ;
  wire \data_p1[43]_i_1__0_n_3 ;
  wire \data_p1[44]_i_1__0_n_3 ;
  wire \data_p1[45]_i_1__0_n_3 ;
  wire \data_p1[46]_i_1__0_n_3 ;
  wire \data_p1[47]_i_1__0_n_3 ;
  wire \data_p1[48]_i_1__0_n_3 ;
  wire \data_p1[49]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[50]_i_1__0_n_3 ;
  wire \data_p1[51]_i_1__0_n_3 ;
  wire \data_p1[52]_i_1__0_n_3 ;
  wire \data_p1[53]_i_1__0_n_3 ;
  wire \data_p1[54]_i_1__0_n_3 ;
  wire \data_p1[55]_i_1__0_n_3 ;
  wire \data_p1[56]_i_1__0_n_3 ;
  wire \data_p1[57]_i_1__0_n_3 ;
  wire \data_p1[58]_i_1__0_n_3 ;
  wire \data_p1[59]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[60]_i_1__0_n_3 ;
  wire \data_p1[61]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__1_n_3 ;
  wire \data_p1[9]_i_1__1_n_3 ;
  wire [70:0]\data_p1_reg[72]_0 ;
  wire [8:0]\data_p1_reg[72]_1 ;
  wire [61:0]data_p2;
  wire [8:0]\data_p2_reg[72]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire [1:0]state__0;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__1 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__0 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[72]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[72]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_3 ),
        .Q(\data_p1_reg[72]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [0]),
        .Q(\data_p1_reg[72]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [1]),
        .Q(\data_p1_reg[72]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [2]),
        .Q(\data_p1_reg[72]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [3]),
        .Q(\data_p1_reg[72]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [4]),
        .Q(\data_p1_reg[72]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [5]),
        .Q(\data_p1_reg[72]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [6]),
        .Q(\data_p1_reg[72]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [7]),
        .Q(\data_p1_reg[72]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [8]),
        .Q(\data_p1_reg[72]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_3 ),
        .Q(\data_p1_reg[72]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg[72]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg[72]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg[72]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg[72]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg[72]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[67]),
        .Q(\data_p2_reg[72]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(D[68]),
        .Q(\data_p2_reg[72]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(D[69]),
        .Q(\data_p2_reg[72]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(D[70]),
        .Q(\data_p2_reg[72]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "resize_accel_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    s_ready_t_reg_0);
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_3;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__2
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_throttle
   (m_axi_gmem2_AWREADY_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem2_WVALID,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WREADY,
    WVALID_Dummy,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    SR,
    ap_clk);
  output m_axi_gmem2_AWREADY_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem2_WVALID;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input m_axi_gmem2_AWREADY;
  input m_axi_gmem2_WREADY;
  input WVALID_Dummy;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_6_n_3 ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWREADY_0;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire m_axi_gmem2_WVALID_INST_0_i_1_n_3;
  wire p_0_out_carry__0_i_1__2_n_3;
  wire p_0_out_carry__0_i_2__2_n_3;
  wire p_0_out_carry__0_i_3__1_n_3;
  wire p_0_out_carry__0_i_4_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_i_3__2_n_3;
  wire p_0_out_carry_i_4__2_n_3;
  wire p_0_out_carry_i_5__2_n_3;
  wire p_0_out_carry_i_6_n_3;
  wire p_0_out_carry_i_7_n_3;
  wire p_0_out_carry_i_8_n_3;
  wire p_0_out_carry_i_9_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire \throttl_cnt[0]_i_1_n_3 ;
  wire \throttl_cnt[8]_i_1_n_3 ;
  wire \throttl_cnt[8]_i_2_n_3 ;
  wire [8:0]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem2_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem2_WVALID_INST_0_i_1_n_3),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  LUT6 #(
    .INIT(64'h0022000200020002)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(m_axi_gmem2_AWREADY),
        .I1(m_axi_gmem2_WVALID_INST_0_i_1_n_3),
        .I2(throttl_cnt_reg[0]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_6_n_3 ),
        .I4(m_axi_gmem2_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem2_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[63]_i_6 
       (.I0(throttl_cnt_reg[1]),
        .I1(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFF0)) 
    m_axi_gmem2_AWVALID_INST_0_i_1
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem2_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem2_WVALID_INST_0_i_1_n_3),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem2_WVALID_INST_0_i_1_n_3),
        .I2(throttl_cnt_reg[0]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .O(m_axi_gmem2_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[4]),
        .O(m_axi_gmem2_WVALID_INST_0_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3__2_n_3,p_0_out_carry_i_4__2_n_3,p_0_out_carry_i_5__2_n_3}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({p_0_out_carry_i_6_n_3,p_0_out_carry_i_7_n_3,p_0_out_carry_i_8_n_3,p_0_out_carry_i_9_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({p_0_out_carry__0_i_1__2_n_3,p_0_out_carry__0_i_2__2_n_3,p_0_out_carry__0_i_3__1_n_3,p_0_out_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[0]),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(p_0_out_carry_i_3__2_n_3));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(p_0_out_carry_i_4__2_n_3));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(p_0_out_carry_i_5__2_n_3));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_3));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(throttl_cnt_reg[0]),
        .O(\throttl_cnt[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt[8]_i_2_n_3 ),
        .O(\throttl_cnt[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[8]_i_2 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem2_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem2_WVALID_INST_0_i_1_n_3),
        .O(\throttl_cnt[8]_i_2_n_3 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(\throttl_cnt[0]_i_1_n_3 ),
        .Q(throttl_cnt_reg[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry_n_10),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry_n_9),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry_n_8),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry__0_n_10),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry__0_n_9),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry__0_n_8),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_3 ),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_write
   (gmem2_WREADY,
    SR,
    s_ready_t_reg,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_AWVALID,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem2_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \data_p2_reg[72] ,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    ap_clk,
    Q,
    WEBWE,
    empty_n_reg,
    ap_rst_n,
    push,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem2_AWVALID_0,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    data_vld_reg_0,
    full_n_reg_0,
    D,
    pop0,
    E,
    \data_p1_reg[72] );
  output gmem2_WREADY;
  output [0:0]SR;
  output s_ready_t_reg;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem2_WLAST;
  output m_axi_gmem2_AWVALID;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem2_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [8:0]\data_p2_reg[72] ;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem2_AWVALID_0;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input data_vld_reg_0;
  input full_n_reg_0;
  input [70:0]D;
  input pop0;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire AWVALID_Dummy;
  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry__1_n_5 ;
  wire \align_len0_inferred__1/i__carry__1_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[2] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[3] ;
  wire \align_len_reg_n_3_[4] ;
  wire \align_len_reg_n_3_[5] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_57 ;
  wire \bus_equal_gen.fifo_burst_n_58 ;
  wire \bus_equal_gen.fifo_burst_n_59 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_60 ;
  wire \bus_equal_gen.fifo_burst_n_61 ;
  wire \bus_equal_gen.fifo_burst_n_66 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_68 ;
  wire \bus_equal_gen.fifo_burst_n_69 ;
  wire \bus_equal_gen.fifo_burst_n_70 ;
  wire \bus_equal_gen.fifo_burst_n_71 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_3 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire empty_n_reg;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_3 ;
  wire \end_addr_buf[13]_i_3_n_3 ;
  wire \end_addr_buf[13]_i_4_n_3 ;
  wire \end_addr_buf[13]_i_5_n_3 ;
  wire \end_addr_buf[17]_i_2_n_3 ;
  wire \end_addr_buf[17]_i_3_n_3 ;
  wire \end_addr_buf[17]_i_4_n_3 ;
  wire \end_addr_buf[17]_i_5_n_3 ;
  wire \end_addr_buf[21]_i_2_n_3 ;
  wire \end_addr_buf[21]_i_3_n_3 ;
  wire \end_addr_buf[21]_i_4_n_3 ;
  wire \end_addr_buf[21]_i_5_n_3 ;
  wire \end_addr_buf[25]_i_2_n_3 ;
  wire \end_addr_buf[25]_i_3_n_3 ;
  wire \end_addr_buf[25]_i_4_n_3 ;
  wire \end_addr_buf[25]_i_5_n_3 ;
  wire \end_addr_buf[29]_i_2_n_3 ;
  wire \end_addr_buf[29]_i_3_n_3 ;
  wire \end_addr_buf[29]_i_4_n_3 ;
  wire \end_addr_buf[29]_i_5_n_3 ;
  wire \end_addr_buf[33]_i_2_n_3 ;
  wire \end_addr_buf[33]_i_3_n_3 ;
  wire \end_addr_buf[5]_i_2_n_3 ;
  wire \end_addr_buf[5]_i_3_n_3 ;
  wire \end_addr_buf[5]_i_4_n_3 ;
  wire \end_addr_buf[5]_i_5_n_3 ;
  wire \end_addr_buf[9]_i_2_n_3 ;
  wire \end_addr_buf[9]_i_3_n_3 ;
  wire \end_addr_buf[9]_i_4_n_3 ;
  wire \end_addr_buf[9]_i_5_n_3 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_6 ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_4;
  wire fifo_resp_n_8;
  wire fifo_resp_ready;
  wire [72:64]fifo_wreq_data;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_i_4__0_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1__0_n_3;
  wire first_sect_carry__1_i_2__0_n_3;
  wire first_sect_carry__1_i_3__0_n_3;
  wire first_sect_carry__1_i_4__0_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1__0_n_3;
  wire first_sect_carry__2_i_2__0_n_3;
  wire first_sect_carry__2_i_3__0_n_3;
  wire first_sect_carry__2_i_4__0_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1__0_n_3;
  wire first_sect_carry__3_i_2__0_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_i_1__0_n_3;
  wire last_sect_carry__0_i_2__0_n_3;
  wire last_sect_carry__0_i_3__0_n_3;
  wire last_sect_carry__0_i_4__0_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1__0_n_3;
  wire last_sect_carry__1_i_2__0_n_3;
  wire last_sect_carry__1_i_3__0_n_3;
  wire last_sect_carry__1_i_4__0_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1__0_n_3;
  wire last_sect_carry__2_i_2__0_n_3;
  wire last_sect_carry__2_i_3__0_n_3;
  wire last_sect_carry__2_i_4__0_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1__0_n_3;
  wire last_sect_carry_i_2__0_n_3;
  wire last_sect_carry_i_3__0_n_3;
  wire last_sect_carry_i_4__0_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_AWVALID_0;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_30_in;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire rs2f_wreq_ack;
  wire [72:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[32] ;
  wire \start_addr_reg_n_3_[33] ;
  wire \start_addr_reg_n_3_[34] ;
  wire \start_addr_reg_n_3_[35] ;
  wire \start_addr_reg_n_3_[36] ;
  wire \start_addr_reg_n_3_[37] ;
  wire \start_addr_reg_n_3_[38] ;
  wire \start_addr_reg_n_3_[39] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[40] ;
  wire \start_addr_reg_n_3_[41] ;
  wire \start_addr_reg_n_3_[42] ;
  wire \start_addr_reg_n_3_[43] ;
  wire \start_addr_reg_n_3_[44] ;
  wire \start_addr_reg_n_3_[45] ;
  wire \start_addr_reg_n_3_[46] ;
  wire \start_addr_reg_n_3_[47] ;
  wire \start_addr_reg_n_3_[48] ;
  wire \start_addr_reg_n_3_[49] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[50] ;
  wire \start_addr_reg_n_3_[51] ;
  wire \start_addr_reg_n_3_[52] ;
  wire \start_addr_reg_n_3_[53] ;
  wire \start_addr_reg_n_3_[54] ;
  wire \start_addr_reg_n_3_[55] ;
  wire \start_addr_reg_n_3_[56] ;
  wire \start_addr_reg_n_3_[57] ;
  wire \start_addr_reg_n_3_[58] ;
  wire \start_addr_reg_n_3_[59] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[60] ;
  wire \start_addr_reg_n_3_[61] ;
  wire \start_addr_reg_n_3_[62] ;
  wire \start_addr_reg_n_3_[63] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_3;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[66:64],1'b0}),
        .O({align_len0__0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_3 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 ,\align_len0_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[70:67]),
        .O(align_len0__0[8:5]),
        .S({fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_3 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__1_n_5 ,\align_len0_inferred__1/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[72:71]}),
        .O({\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[10:9]}),
        .S({1'b0,1'b1,fifo_wreq_n_77,fifo_wreq_n_78}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_3_[2] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_3_[3] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_3_[4] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_3_[5] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_3_[6] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_3_[7] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(fifo_wreq_n_88));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(fifo_wreq_n_88));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[31] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI(buff_wdata_n_12),
        .Q(Q),
        .S({buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_13),
        .\bus_equal_gen.len_cnt_reg[6] (buff_wdata_n_21),
        .\bus_equal_gen.len_cnt_reg[6]_0 (buff_wdata_n_22),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg [7:6]),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.fifo_burst_n_5 ),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58}),
        .gmem2_WREADY(gmem2_WREADY),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .p_30_in(p_30_in),
        .push(push));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem2_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_13),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem2_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem2_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem2_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem2_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem2_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem2_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem2_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem2_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem2_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem2_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem2_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem2_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem2_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem2_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem2_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem2_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem2_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem2_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem2_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem2_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem2_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem2_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem2_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem2_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 ,\bus_equal_gen.fifo_burst_n_57 ,\bus_equal_gen.fifo_burst_n_58 ,\bus_equal_gen.fifo_burst_n_59 ,\bus_equal_gen.fifo_burst_n_60 }),
        .E(\bus_equal_gen.fifo_burst_n_6 ),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_68 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_71 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.len_cnt_reg[4] (\bus_equal_gen.fifo_burst_n_5 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_67 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .empty_n_reg_0(p_30_in),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .next_wreq(next_wreq),
        .push(push_1),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_3_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] ,\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] ,\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] ,\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] ,\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] ,\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] ,\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] ,\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] ,\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_61 ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_66 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_69 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_70 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_3),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_3 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_21));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem2_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem2_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem2_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem2_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_4),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem2_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem2_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem2_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem2_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem2_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_4_n_3 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem2_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem2_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem2_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem2_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem2_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem2_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem2_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem2_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem2_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem2_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem2_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem2_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem2_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem2_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem2_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem2_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem2_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem2_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem2_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem2_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem2_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem2_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem2_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem2_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem2_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem2_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem2_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem2_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem2_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem2_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem2_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem2_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem2_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem2_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem2_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem2_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem2_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem2_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem2_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem2_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem2_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem2_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem2_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem2_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem2_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem2_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem2_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem2_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem2_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem2_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem2_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem2_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem2_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem2_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem2_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem2_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem2_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem2_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem2_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem2_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem2_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem2_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem2_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem2_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem2_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem2_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem2_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem2_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem2_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem2_AWADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem2_AWADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_5_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem2_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem2_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem2_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem2_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem2_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem2_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_67 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_68 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(\end_addr_buf[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(end_addr[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(\end_addr_buf[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[5] ),
        .O(\end_addr_buf[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[4] ),
        .O(\end_addr_buf[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[3] ),
        .O(\end_addr_buf[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(\end_addr_buf[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(\end_addr_buf[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(\end_addr_buf[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(\end_addr_buf[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(\end_addr_buf[9]_i_5_n_3 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[13]_i_1__0_n_3 ,\end_addr_buf_reg[13]_i_1__0_n_4 ,\end_addr_buf_reg[13]_i_1__0_n_5 ,\end_addr_buf_reg[13]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] ,\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_3 ,\end_addr_buf[13]_i_3_n_3 ,\end_addr_buf[13]_i_4_n_3 ,\end_addr_buf[13]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[13]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_3 ,\end_addr_buf_reg[17]_i_1__0_n_4 ,\end_addr_buf_reg[17]_i_1__0_n_5 ,\end_addr_buf_reg[17]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_3 ,\end_addr_buf[17]_i_3_n_3 ,\end_addr_buf[17]_i_4_n_3 ,\end_addr_buf[17]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[21]_i_1__0_n_3 ,\end_addr_buf_reg[21]_i_1__0_n_4 ,\end_addr_buf_reg[21]_i_1__0_n_5 ,\end_addr_buf_reg[21]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_3 ,\end_addr_buf[21]_i_3_n_3 ,\end_addr_buf[21]_i_4_n_3 ,\end_addr_buf[21]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[21]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_3 ,\end_addr_buf_reg[25]_i_1__0_n_4 ,\end_addr_buf_reg[25]_i_1__0_n_5 ,\end_addr_buf_reg[25]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_3 ,\end_addr_buf[25]_i_3_n_3 ,\end_addr_buf[25]_i_4_n_3 ,\end_addr_buf[25]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[29]_i_1__0_n_3 ,\end_addr_buf_reg[29]_i_1__0_n_4 ,\end_addr_buf_reg[29]_i_1__0_n_5 ,\end_addr_buf_reg[29]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_3 ,\end_addr_buf[29]_i_3_n_3 ,\end_addr_buf[29]_i_4_n_3 ,\end_addr_buf[29]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[29]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_3 ,\end_addr_buf_reg[33]_i_1__0_n_4 ,\end_addr_buf_reg[33]_i_1__0_n_5 ,\end_addr_buf_reg[33]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_3_[33] ,\start_addr_reg_n_3_[32] ,\end_addr_buf[33]_i_2_n_3 ,\end_addr_buf[33]_i_3_n_3 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[37]_i_1__0_n_3 ,\end_addr_buf_reg[37]_i_1__0_n_4 ,\end_addr_buf_reg[37]_i_1__0_n_5 ,\end_addr_buf_reg[37]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_3_[37] ,\start_addr_reg_n_3_[36] ,\start_addr_reg_n_3_[35] ,\start_addr_reg_n_3_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[37]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_3 ,\end_addr_buf_reg[41]_i_1__0_n_4 ,\end_addr_buf_reg[41]_i_1__0_n_5 ,\end_addr_buf_reg[41]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_3_[41] ,\start_addr_reg_n_3_[40] ,\start_addr_reg_n_3_[39] ,\start_addr_reg_n_3_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[45]_i_1__0_n_3 ,\end_addr_buf_reg[45]_i_1__0_n_4 ,\end_addr_buf_reg[45]_i_1__0_n_5 ,\end_addr_buf_reg[45]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_3_[45] ,\start_addr_reg_n_3_[44] ,\start_addr_reg_n_3_[43] ,\start_addr_reg_n_3_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[45]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_3 ,\end_addr_buf_reg[49]_i_1__0_n_4 ,\end_addr_buf_reg[49]_i_1__0_n_5 ,\end_addr_buf_reg[49]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_3_[49] ,\start_addr_reg_n_3_[48] ,\start_addr_reg_n_3_[47] ,\start_addr_reg_n_3_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[53]_i_1__0_n_3 ,\end_addr_buf_reg[53]_i_1__0_n_4 ,\end_addr_buf_reg[53]_i_1__0_n_5 ,\end_addr_buf_reg[53]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_3_[53] ,\start_addr_reg_n_3_[52] ,\start_addr_reg_n_3_[51] ,\start_addr_reg_n_3_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[53]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_3 ,\end_addr_buf_reg[57]_i_1__0_n_4 ,\end_addr_buf_reg[57]_i_1__0_n_5 ,\end_addr_buf_reg[57]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_3_[57] ,\start_addr_reg_n_3_[56] ,\start_addr_reg_n_3_[55] ,\start_addr_reg_n_3_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1__0_n_3 ,\end_addr_buf_reg[5]_i_1__0_n_4 ,\end_addr_buf_reg[5]_i_1__0_n_5 ,\end_addr_buf_reg[5]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] }),
        .O({end_addr[5:3],\NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[5]_i_2_n_3 ,\end_addr_buf[5]_i_3_n_3 ,\end_addr_buf[5]_i_4_n_3 ,\end_addr_buf[5]_i_5_n_3 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[61]_i_1__0_n_3 ,\end_addr_buf_reg[61]_i_1__0_n_4 ,\end_addr_buf_reg[61]_i_1__0_n_5 ,\end_addr_buf_reg[61]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_3_[61] ,\start_addr_reg_n_3_[60] ,\start_addr_reg_n_3_[59] ,\start_addr_reg_n_3_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[61]_i_1__0_n_3 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_3_[63] ,\start_addr_reg_n_3_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1__0 
       (.CI(\end_addr_buf_reg[5]_i_1__0_n_3 ),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_3 ,\end_addr_buf_reg[9]_i_1__0_n_4 ,\end_addr_buf_reg[9]_i_1__0_n_5 ,\end_addr_buf_reg[9]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_3 ,\end_addr_buf[9]_i_3_n_3 ,\end_addr_buf[9]_i_4_n_3 ,\end_addr_buf[9]_i_5_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_61 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_3),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(fifo_resp_n_8),
        .full_n_reg_1(full_n_reg_0),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_4),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_1),
        .push_0(push_0),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(fifo_resp_n_8),
        .gmem2_BVALID(gmem2_BVALID),
        .pop0(pop0),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_77,fifo_wreq_n_78}),
        .SR(SR),
        .\align_len_reg[31] (wreq_handling_reg_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_86,fifo_wreq_n_87}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__3(p_0_in0_in[51:48]),
        .last_sect_carry__3_0({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] }),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_69 ),
        .\q_reg[66]_0 ({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}),
        .\q_reg[70]_0 (fifo_wreq_n_5),
        .\q_reg[70]_1 ({fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}),
        .\q_reg[72]_0 ({fifo_wreq_data,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}),
        .\q_reg[72]_1 ({rs2f_wreq_data[72:64],rs2f_wreq_data[61:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .wreq_handling_reg(fifo_wreq_n_88));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3,first_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[21] ),
        .I1(p_0_in_0[21]),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .I3(p_0_in_0[22]),
        .I4(p_0_in_0[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_3_[20] ),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .I3(p_0_in_0[19]),
        .I4(\sect_cnt_reg_n_3_[18] ),
        .I5(p_0_in_0[18]),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[17] ),
        .I1(p_0_in_0[17]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(p_0_in_0[16]),
        .I5(\sect_cnt_reg_n_3_[16] ),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_3_[14] ),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .I3(p_0_in_0[13]),
        .I4(\sect_cnt_reg_n_3_[12] ),
        .I5(p_0_in_0[12]),
        .O(first_sect_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_3,first_sect_carry__1_i_2__0_n_3,first_sect_carry__1_i_3__0_n_3,first_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[35] ),
        .I1(p_0_in_0[35]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_0[33]),
        .I4(p_0_in_0[34]),
        .I5(\sect_cnt_reg_n_3_[34] ),
        .O(first_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_3_[32] ),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_3_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[24] ),
        .I1(p_0_in_0[24]),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .I3(p_0_in_0[25]),
        .I4(p_0_in_0[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(first_sect_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_3,first_sect_carry__2_i_2__0_n_3,first_sect_carry__2_i_3__0_n_3,first_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_3_[47] ),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_3_[46] ),
        .I5(p_0_in_0[46]),
        .O(first_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_3_[44] ),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_3_[43] ),
        .I5(p_0_in_0[43]),
        .O(first_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_3_[40] ),
        .O(first_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_3_[37] ),
        .O(first_sect_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_3,first_sect_carry__3_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_3_[50] ),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_3_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_3_[10] ),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_3_[7] ),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in_0[4]),
        .I1(\sect_cnt_reg_n_3_[4] ),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .I3(p_0_in_0[5]),
        .I4(\sect_cnt_reg_n_3_[3] ),
        .I5(p_0_in_0[3]),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .I3(p_0_in_0[1]),
        .I4(\sect_cnt_reg_n_3_[0] ),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_3,last_sect_carry_i_2__0_n_3,last_sect_carry_i_3__0_n_3,last_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_3,last_sect_carry__0_i_2__0_n_3,last_sect_carry__0_i_3__0_n_3,last_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[23] ),
        .I1(p_0_in0_in[23]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[22]),
        .I5(\sect_cnt_reg_n_3_[22] ),
        .O(last_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_3_[20] ),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_3_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(last_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_3_[14] ),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_3_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_3,last_sect_carry__1_i_2__0_n_3,last_sect_carry__1_i_3__0_n_3,last_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[33] ),
        .I1(p_0_in0_in[33]),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(last_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_3_[32] ),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_3_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_3_[29] ),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[26] ),
        .I1(p_0_in0_in[26]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[25]),
        .I5(\sect_cnt_reg_n_3_[25] ),
        .O(last_sect_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_3,last_sect_carry__2_i_2__0_n_3,last_sect_carry__2_i_3__0_n_3,last_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_3_[47] ),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_3_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_3_[44] ),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_3_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(last_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(last_sect_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_86,fifo_wreq_n_87}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(last_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(last_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_3_[4] ),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .I3(p_0_in0_in[5]),
        .I4(\sect_cnt_reg_n_3_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_3_[2] ),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_3_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem2_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem2_AWVALID_0),
        .O(m_axi_gmem2_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_12}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_gmem2_m_axi_reg_slice rs_wreq
       (.D(D),
        .E(E),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[72]_0 ({rs2f_wreq_data[72:64],rs2f_wreq_data[61:0]}),
        .\data_p1_reg[72]_1 (\data_p1_reg[72] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_71 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_60 ),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_59 ),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_58 ),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_3_[2] ),
        .I1(\end_addr_buf_reg_n_3_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[3] ),
        .I1(beat_len_buf[1]),
        .I2(\start_addr_buf_reg_n_3_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[4] ),
        .I1(beat_len_buf[2]),
        .I2(\start_addr_buf_reg_n_3_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\end_addr_buf_reg_n_3_[5] ),
        .I2(\start_addr_buf_reg_n_3_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[6] ),
        .I1(beat_len_buf[4]),
        .I2(\start_addr_buf_reg_n_3_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[7] ),
        .I1(beat_len_buf[5]),
        .I2(\start_addr_buf_reg_n_3_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_3_[8] ),
        .I1(\end_addr_buf_reg_n_3_[8] ),
        .I2(beat_len_buf[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[9] ),
        .I1(beat_len_buf[7]),
        .I2(\start_addr_buf_reg_n_3_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_3_[10] ),
        .I1(\end_addr_buf_reg_n_3_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_3_[11] ),
        .I1(\end_addr_buf_reg_n_3_[11] ),
        .I2(beat_len_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_3_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_3_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_3_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_3_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_3_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_3_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_3_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_3_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_3_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_3_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_3_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_3_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_3_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_3_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_3_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_3_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_3_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_3_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_3_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_3_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_3_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_3_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_3_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_3_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_3_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_3_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_3_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_3_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_3_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_3_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_3_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_3_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_70 ),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_66 ),
        .Q(wreq_handling_reg_n_3),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_last_blk_pxl_width
   (start_once_reg_reg_0,
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    internal_full_n_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_for_AxiStream2MatStream_U0_full_n);
  output start_once_reg_reg_0;
  output ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input internal_full_n_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_for_AxiStream2MatStream_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_full_n_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h0400)) 
    internal_full_n_i_3
       (.I0(internal_full_n_reg),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_once_reg_reg_0),
        .I3(start_for_AxiStream2MatStream_U0_full_n),
        .O(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_last_blk_pxl_width14
   (ap_done_reg,
    E,
    shiftReg_ce,
    internal_empty_n_reg,
    \return_r_preg_reg[3]_0 ,
    ap_clk,
    last_blk_pxl_width14_U0_ap_continue,
    ap_rst_n,
    cols_c_i_empty_n,
    Q,
    rows_c_i_empty_n,
    MatStream2AxiStream_U0_ap_start,
    Mat2AxiStream_U0_ap_start,
    rows_c12_empty_n,
    cols_c_i_full_n,
    rows_c_i_full_n,
    cols_c13_empty_n,
    \SRL_SIG_reg[0][3] ,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg;
  output \return_r_preg_reg[3]_0 ;
  input ap_clk;
  input last_blk_pxl_width14_U0_ap_continue;
  input ap_rst_n;
  input cols_c_i_empty_n;
  input [0:0]Q;
  input rows_c_i_empty_n;
  input MatStream2AxiStream_U0_ap_start;
  input Mat2AxiStream_U0_ap_start;
  input rows_c12_empty_n;
  input cols_c_i_full_n;
  input rows_c_i_full_n;
  input cols_c13_empty_n;
  input \SRL_SIG_reg[0][3] ;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire [0:0]internal_empty_n_reg;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire [3:3]return_r_preg;
  wire \return_r_preg[3]_i_1_n_3 ;
  wire \return_r_preg_reg[3]_0 ;
  wire rows_c12_empty_n;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(Mat2AxiStream_U0_ap_start),
        .I1(rows_c12_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c_i_full_n),
        .I4(rows_c_i_full_n),
        .I5(cols_c13_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT5 #(
    .INIT(32'hFBFFC8C0)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(return_r_preg),
        .I1(last_blk_pxl_width14_U0_ap_continue),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][3] ),
        .O(\return_r_preg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__3
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(E),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    internal_full_n_i_2__4
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(E),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__15 
       (.I0(E),
        .I1(cols_c_i_empty_n),
        .I2(Q),
        .I3(rows_c_i_empty_n),
        .I4(MatStream2AxiStream_U0_ap_start),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \return_r_preg[3]_i_1 
       (.I0(E),
        .I1(return_r_preg),
        .O(\return_r_preg[3]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\return_r_preg[3]_i_1_n_3 ),
        .Q(return_r_preg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
   (grp_fu_1630_ce,
    ap_block_pp1_stage0_subdone,
    icmp_ln851_3_fu_1468_p2,
    trunc_ln851_2_fu_1464_p1,
    ap_clk,
    Q,
    P,
    p_reg_reg,
    p_reg_reg_0,
    ap_block_pp1_stage0_11001,
    p_Val2_s_reg_2082_pp1_iter15_reg);
  output grp_fu_1630_ce;
  output ap_block_pp1_stage0_subdone;
  output icmp_ln851_3_fu_1468_p2;
  output [8:0]trunc_ln851_2_fu_1464_p1;
  input ap_clk;
  input [9:0]Q;
  input [11:0]P;
  input [21:0]p_reg_reg;
  input [0:0]p_reg_reg_0;
  input ap_block_pp1_stage0_11001;
  input [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;

  wire [11:0]P;
  wire [9:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln851_3_fu_1468_p2;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire [21:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [8:0]trunc_ln851_2_fu_1464_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_4 resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_4_U
       (.P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[16] (grp_fu_1630_ce),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln851_3_fu_1468_p2(icmp_ln851_3_fu_1468_p2),
        .p_Val2_s_reg_2082_pp1_iter15_reg(p_Val2_s_reg_2082_pp1_iter15_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .trunc_ln851_2_fu_1464_p1(trunc_ln851_2_fu_1464_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_4
   (\ap_CS_fsm_reg[16] ,
    ap_block_pp1_stage0_subdone,
    icmp_ln851_3_fu_1468_p2,
    trunc_ln851_2_fu_1464_p1,
    ap_clk,
    Q,
    P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_block_pp1_stage0_11001,
    p_Val2_s_reg_2082_pp1_iter15_reg);
  output \ap_CS_fsm_reg[16] ;
  output ap_block_pp1_stage0_subdone;
  output icmp_ln851_3_fu_1468_p2;
  output [8:0]trunc_ln851_2_fu_1464_p1;
  input ap_clk;
  input [9:0]Q;
  input [11:0]P;
  input [21:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;
  input ap_block_pp1_stage0_11001;
  input [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;

  wire [11:0]P;
  wire [9:0]Q;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire icmp_ln851_3_fu_1468_p2;
  wire \icmp_ln851_3_reg_2149[0]_i_3_n_3 ;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire [21:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \ret_V_11_reg_2137_reg[23]_i_1_n_5 ;
  wire \ret_V_11_reg_2137_reg[23]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142[2]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142[2]_i_3_n_3 ;
  wire \trunc_ln831_2_reg_2142[2]_i_4_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_3_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_4_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_5_n_3 ;
  wire \trunc_ln831_2_reg_2142[7]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_6 ;
  wire [8:0]trunc_ln851_2_fu_1464_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_ret_V_11_reg_2137_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln831_2_reg_2142_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_block_pp1_stage0_11001),
        .O(ap_block_pp1_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln389_reg_1943[0]_i_1 
       (.I0(p_reg_reg_1),
        .I1(ap_block_pp1_stage0_11001),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln851_3_reg_2149[0]_i_2 
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_n_102),
        .I2(p_reg_reg_n_103),
        .I3(\trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 ),
        .I4(p_reg_reg_n_100),
        .I5(\icmp_ln851_3_reg_2149[0]_i_3_n_3 ),
        .O(icmp_ln851_3_fu_1468_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln851_3_reg_2149[0]_i_3 
       (.I0(p_reg_reg_n_106),
        .I1(p_reg_reg_n_108),
        .I2(p_reg_reg_n_107),
        .I3(p_reg_reg_n_104),
        .I4(p_reg_reg_n_105),
        .O(\icmp_ln851_3_reg_2149[0]_i_3_n_3 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[16] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp1_stage0_subdone),
        .CEB2(\ap_CS_fsm_reg[16] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[16] ),
        .CEP(\ap_CS_fsm_reg[16] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 \ret_V_11_reg_2137_reg[23]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_V_11_reg_2137_reg[23]_i_1_CO_UNCONNECTED [3:2],\ret_V_11_reg_2137_reg[23]_i_1_n_5 ,\ret_V_11_reg_2137_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED [3],trunc_ln851_2_fu_1464_p1[8],\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,p_reg_reg_n_86,p_reg_reg_n_87}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_2 
       (.I0(p_reg_reg_n_96),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[2]),
        .O(\trunc_ln831_2_reg_2142[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_3 
       (.I0(p_reg_reg_n_97),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[1]),
        .O(\trunc_ln831_2_reg_2142[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_4 
       (.I0(p_reg_reg_n_98),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[0]),
        .O(\trunc_ln831_2_reg_2142[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[6]),
        .O(\trunc_ln831_2_reg_2142[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[5]),
        .O(\trunc_ln831_2_reg_2142[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_4 
       (.I0(p_reg_reg_n_94),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[4]),
        .O(\trunc_ln831_2_reg_2142[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_5 
       (.I0(p_reg_reg_n_95),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[3]),
        .O(\trunc_ln831_2_reg_2142[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[7]_i_2 
       (.I0(p_reg_reg_n_91),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[7]),
        .O(\trunc_ln831_2_reg_2142[7]_i_2_n_3 ));
  CARRY4 \trunc_ln831_2_reg_2142_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,1'b0}),
        .O({trunc_ln851_2_fu_1464_p1[2:0],\trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 }),
        .S({\trunc_ln831_2_reg_2142[2]_i_2_n_3 ,\trunc_ln831_2_reg_2142[2]_i_3_n_3 ,\trunc_ln831_2_reg_2142[2]_i_4_n_3 ,p_reg_reg_n_99}));
  CARRY4 \trunc_ln831_2_reg_2142_reg[6]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(trunc_ln851_2_fu_1464_p1[6:3]),
        .S({\trunc_ln831_2_reg_2142[6]_i_2_n_3 ,\trunc_ln831_2_reg_2142[6]_i_3_n_3 ,\trunc_ln831_2_reg_2142[6]_i_4_n_3 ,\trunc_ln831_2_reg_2142[6]_i_5_n_3 }));
  CARRY4 \trunc_ln831_2_reg_2142_reg[7]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_91}),
        .O({\NLW_trunc_ln831_2_reg_2142_reg[7]_i_1_O_UNCONNECTED [3:1],trunc_ln851_2_fu_1464_p1[7]}),
        .S({p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,\trunc_ln831_2_reg_2142[7]_i_2_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
   (p_reg_reg,
    E,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    Q,
    P,
    p_reg_reg_0,
    p_reg_reg_1,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_block_pp1_stage0_11001,
    p_reg_reg_4,
    icmp_ln489_reg_1951_pp1_iter10_reg,
    and_ln486_reg_1981_pp1_iter10_reg,
    and_ln487_reg_1977_pp1_iter10_reg);
  output [21:0]p_reg_reg;
  output [0:0]E;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]Q;
  input [20:0]P;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_4;
  input icmp_ln489_reg_1951_pp1_iter10_reg;
  input and_ln486_reg_1981_pp1_iter10_reg;
  input and_ln487_reg_1977_pp1_iter10_reg;

  wire [0:0]E;
  wire [20:0]P;
  wire [11:0]Q;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [21:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_3 resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_3_U
       (.E(E),
        .P(P),
        .Q(Q),
        .and_ln486_reg_1981_pp1_iter10_reg(and_ln486_reg_1981_pp1_iter10_reg),
        .and_ln487_reg_1977_pp1_iter10_reg(and_ln487_reg_1977_pp1_iter10_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter10_reg(icmp_ln489_reg_1951_pp1_iter10_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_3
   (p_reg_reg_0,
    E,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    Q,
    P,
    p_reg_reg_1,
    p_reg_reg_2,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    p_reg_reg_3,
    p_reg_reg_4,
    ap_block_pp1_stage0_11001,
    p_reg_reg_5,
    icmp_ln489_reg_1951_pp1_iter10_reg,
    and_ln486_reg_1981_pp1_iter10_reg,
    and_ln487_reg_1977_pp1_iter10_reg);
  output [21:0]p_reg_reg_0;
  output [0:0]E;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]Q;
  input [20:0]P;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_5;
  input icmp_ln489_reg_1951_pp1_iter10_reg;
  input and_ln486_reg_1981_pp1_iter10_reg;
  input and_ln487_reg_1977_pp1_iter10_reg;

  wire [0:0]E;
  wire [20:0]P;
  wire [11:0]Q;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [21:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_i_10__2_n_3;
  wire p_reg_reg_i_11__2_n_3;
  wire p_reg_reg_i_16__1_n_3;
  wire p_reg_reg_i_17__1_n_3;
  wire p_reg_reg_i_18__1_n_3;
  wire p_reg_reg_i_19__1_n_3;
  wire p_reg_reg_i_2__1_n_3;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_i_2__1_n_5;
  wire p_reg_reg_i_2__1_n_6;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_3__1_n_4;
  wire p_reg_reg_i_3__1_n_5;
  wire p_reg_reg_i_3__1_n_6;
  wire p_reg_reg_i_8__2_n_3;
  wire p_reg_reg_i_9__2_n_3;
  wire [8:0]ret_10_fu_1393_p2;
  wire [7:0]zext_ln215_3_fu_1363_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h10101100)) 
    \p_Val2_s_reg_2082[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(p_reg_reg_5),
        .I2(icmp_ln489_reg_1951_pp1_iter10_reg),
        .I3(and_ln486_reg_1981_pp1_iter10_reg),
        .I4(and_ln487_reg_1977_pp1_iter10_reg),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[5]),
        .I4(p_reg_reg_4[5]),
        .O(p_reg_reg_i_10__2_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[4]),
        .I4(p_reg_reg_4[4]),
        .O(p_reg_reg_i_11__2_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12__0
       (.I0(p_reg_reg_2[3]),
        .I1(p_reg_reg_1[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg_2[2]),
        .I1(p_reg_reg_1[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg_2[1]),
        .I1(p_reg_reg_1[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg_2[0]),
        .I1(p_reg_reg_1[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[0]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_16__1
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[3]),
        .I4(p_reg_reg_4[3]),
        .O(p_reg_reg_i_16__1_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_17__1
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[2]),
        .I4(p_reg_reg_4[2]),
        .O(p_reg_reg_i_17__1_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_18__1
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[1]),
        .I4(p_reg_reg_4[1]),
        .O(p_reg_reg_i_18__1_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_19__1
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[0]),
        .O(p_reg_reg_i_19__1_n_3));
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__1_n_3),
        .CO(NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__0_O_UNCONNECTED[3:1],ret_10_fu_1393_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_2__1
       (.CI(p_reg_reg_i_3__1_n_3),
        .CO({p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_4,p_reg_reg_i_2__1_n_5,p_reg_reg_i_2__1_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln215_3_fu_1363_p1[7:4]),
        .O(ret_10_fu_1393_p2[7:4]),
        .S({p_reg_reg_i_8__2_n_3,p_reg_reg_i_9__2_n_3,p_reg_reg_i_10__2_n_3,p_reg_reg_i_11__2_n_3}));
  CARRY4 p_reg_reg_i_3__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_4,p_reg_reg_i_3__1_n_5,p_reg_reg_i_3__1_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln215_3_fu_1363_p1[3:0]),
        .O(ret_10_fu_1393_p2[3:0]),
        .S({p_reg_reg_i_16__1_n_3,p_reg_reg_i_17__1_n_3,p_reg_reg_i_18__1_n_3,p_reg_reg_i_19__1_n_3}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_2[7]),
        .I1(p_reg_reg_1[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_2[6]),
        .I1(p_reg_reg_1[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_2[5]),
        .I1(p_reg_reg_1[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_2[4]),
        .I1(p_reg_reg_1[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_3_fu_1363_p1[4]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[7]),
        .I4(p_reg_reg_4[7]),
        .O(p_reg_reg_i_8__2_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[6]),
        .I4(p_reg_reg_4[6]),
        .O(p_reg_reg_i_9__2_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32ns_32ns_64_2_1
   (p_reg__0,
    Q,
    ap_clk,
    A,
    D,
    tmp_product__0);
  output [63:0]p_reg__0;
  input [0:0]Q;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0;

  wire [14:0]A;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [63:0]p_reg__0;
  wire [16:0]tmp_product__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2 resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2_U
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg__0_0(p_reg__0),
        .tmp_product__0_0(tmp_product__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32ns_32ns_64_2_1_Multiplier_2
   (p_reg__0_0,
    Q,
    ap_clk,
    A,
    D,
    tmp_product__0_0);
  output [63:0]p_reg__0_0;
  input [0:0]Q;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0_0;

  wire [14:0]A;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \mul_ln1310_reg_404[19]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[19]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[19]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[23]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[23]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[23]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[23]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[27]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[27]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[27]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[27]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[31]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[31]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[31]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[31]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[35]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[35]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[35]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[35]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[39]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[39]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[39]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[39]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[43]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[43]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[43]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[43]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[47]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[47]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[47]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[47]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[51]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[51]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[51]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[51]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[55]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[55]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[55]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[55]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[59]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[59]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[59]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[59]_i_5_n_3 ;
  wire \mul_ln1310_reg_404[63]_i_2_n_3 ;
  wire \mul_ln1310_reg_404[63]_i_3_n_3 ;
  wire \mul_ln1310_reg_404[63]_i_4_n_3 ;
  wire \mul_ln1310_reg_404[63]_i_5_n_3 ;
  wire \mul_ln1310_reg_404_reg[19]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[19]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[19]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[19]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[23]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[23]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[23]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[23]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[27]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[27]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[27]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[27]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[31]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[31]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[31]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[31]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[35]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[35]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[35]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[35]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[39]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[39]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[39]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[39]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[43]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[43]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[43]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[43]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[47]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[47]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[47]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[47]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[51]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[51]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[51]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[51]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[55]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[55]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[55]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[55]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[59]_i_1_n_3 ;
  wire \mul_ln1310_reg_404_reg[59]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[59]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[59]_i_1_n_6 ;
  wire \mul_ln1310_reg_404_reg[63]_i_1_n_4 ;
  wire \mul_ln1310_reg_404_reg[63]_i_1_n_5 ;
  wire \mul_ln1310_reg_404_reg[63]_i_1_n_6 ;
  wire \p_reg[16]__0_n_3 ;
  wire [63:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_106;
  wire p_reg__0_n_107;
  wire p_reg__0_n_108;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire \p_reg_n_3_[0] ;
  wire \p_reg_n_3_[10] ;
  wire \p_reg_n_3_[11] ;
  wire \p_reg_n_3_[12] ;
  wire \p_reg_n_3_[13] ;
  wire \p_reg_n_3_[14] ;
  wire \p_reg_n_3_[15] ;
  wire \p_reg_n_3_[16] ;
  wire \p_reg_n_3_[1] ;
  wire \p_reg_n_3_[2] ;
  wire \p_reg_n_3_[3] ;
  wire \p_reg_n_3_[4] ;
  wire \p_reg_n_3_[5] ;
  wire \p_reg_n_3_[6] ;
  wire \p_reg_n_3_[7] ;
  wire \p_reg_n_3_[8] ;
  wire \p_reg_n_3_[9] ;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [16:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln1310_reg_404_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[19]_i_2 
       (.I0(p_reg__0_n_106),
        .I1(\p_reg_n_3_[2] ),
        .O(\mul_ln1310_reg_404[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[19]_i_3 
       (.I0(p_reg__0_n_107),
        .I1(\p_reg_n_3_[1] ),
        .O(\mul_ln1310_reg_404[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[19]_i_4 
       (.I0(p_reg__0_n_108),
        .I1(\p_reg_n_3_[0] ),
        .O(\mul_ln1310_reg_404[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[23]_i_2 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_3_[6] ),
        .O(\mul_ln1310_reg_404[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[23]_i_3 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_3_[5] ),
        .O(\mul_ln1310_reg_404[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[23]_i_4 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_3_[4] ),
        .O(\mul_ln1310_reg_404[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[23]_i_5 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_3_[3] ),
        .O(\mul_ln1310_reg_404[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[27]_i_2 
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_3_[10] ),
        .O(\mul_ln1310_reg_404[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[27]_i_3 
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_3_[9] ),
        .O(\mul_ln1310_reg_404[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[27]_i_4 
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_3_[8] ),
        .O(\mul_ln1310_reg_404[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[27]_i_5 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_3_[7] ),
        .O(\mul_ln1310_reg_404[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[31]_i_2 
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_3_[14] ),
        .O(\mul_ln1310_reg_404[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[31]_i_3 
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_3_[13] ),
        .O(\mul_ln1310_reg_404[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[31]_i_4 
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_3_[12] ),
        .O(\mul_ln1310_reg_404[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[31]_i_5 
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_3_[11] ),
        .O(\mul_ln1310_reg_404[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[35]_i_2 
       (.I0(p_reg__0_n_90),
        .I1(p_reg_n_107),
        .O(\mul_ln1310_reg_404[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[35]_i_3 
       (.I0(p_reg__0_n_91),
        .I1(p_reg_n_108),
        .O(\mul_ln1310_reg_404[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[35]_i_4 
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_3_[16] ),
        .O(\mul_ln1310_reg_404[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[35]_i_5 
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_3_[15] ),
        .O(\mul_ln1310_reg_404[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[39]_i_2 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\mul_ln1310_reg_404[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[39]_i_3 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\mul_ln1310_reg_404[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[39]_i_4 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\mul_ln1310_reg_404[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[39]_i_5 
       (.I0(p_reg__0_n_89),
        .I1(p_reg_n_106),
        .O(\mul_ln1310_reg_404[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[43]_i_2 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\mul_ln1310_reg_404[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[43]_i_3 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\mul_ln1310_reg_404[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[43]_i_4 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\mul_ln1310_reg_404[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[43]_i_5 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\mul_ln1310_reg_404[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[47]_i_2 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\mul_ln1310_reg_404[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[47]_i_3 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\mul_ln1310_reg_404[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[47]_i_4 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\mul_ln1310_reg_404[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[47]_i_5 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\mul_ln1310_reg_404[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[51]_i_2 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\mul_ln1310_reg_404[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[51]_i_3 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\mul_ln1310_reg_404[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[51]_i_4 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\mul_ln1310_reg_404[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[51]_i_5 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\mul_ln1310_reg_404[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[55]_i_2 
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(\mul_ln1310_reg_404[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[55]_i_3 
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(\mul_ln1310_reg_404[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[55]_i_4 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\mul_ln1310_reg_404[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[55]_i_5 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\mul_ln1310_reg_404[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[59]_i_2 
       (.I0(p_reg__0_n_66),
        .I1(p_reg_n_83),
        .O(\mul_ln1310_reg_404[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[59]_i_3 
       (.I0(p_reg__0_n_67),
        .I1(p_reg_n_84),
        .O(\mul_ln1310_reg_404[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[59]_i_4 
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(\mul_ln1310_reg_404[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[59]_i_5 
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(\mul_ln1310_reg_404[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[63]_i_2 
       (.I0(p_reg__0_n_62),
        .I1(p_reg_n_79),
        .O(\mul_ln1310_reg_404[63]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[63]_i_3 
       (.I0(p_reg__0_n_63),
        .I1(p_reg_n_80),
        .O(\mul_ln1310_reg_404[63]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[63]_i_4 
       (.I0(p_reg__0_n_64),
        .I1(p_reg_n_81),
        .O(\mul_ln1310_reg_404[63]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_404[63]_i_5 
       (.I0(p_reg__0_n_65),
        .I1(p_reg_n_82),
        .O(\mul_ln1310_reg_404[63]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1310_reg_404_reg[19]_i_1_n_3 ,\mul_ln1310_reg_404_reg[19]_i_1_n_4 ,\mul_ln1310_reg_404_reg[19]_i_1_n_5 ,\mul_ln1310_reg_404_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_106,p_reg__0_n_107,p_reg__0_n_108,1'b0}),
        .O(p_reg__0_0[19:16]),
        .S({\mul_ln1310_reg_404[19]_i_2_n_3 ,\mul_ln1310_reg_404[19]_i_3_n_3 ,\mul_ln1310_reg_404[19]_i_4_n_3 ,\p_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[23]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[19]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[23]_i_1_n_3 ,\mul_ln1310_reg_404_reg[23]_i_1_n_4 ,\mul_ln1310_reg_404_reg[23]_i_1_n_5 ,\mul_ln1310_reg_404_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .O(p_reg__0_0[23:20]),
        .S({\mul_ln1310_reg_404[23]_i_2_n_3 ,\mul_ln1310_reg_404[23]_i_3_n_3 ,\mul_ln1310_reg_404[23]_i_4_n_3 ,\mul_ln1310_reg_404[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[27]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[23]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[27]_i_1_n_3 ,\mul_ln1310_reg_404_reg[27]_i_1_n_4 ,\mul_ln1310_reg_404_reg[27]_i_1_n_5 ,\mul_ln1310_reg_404_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101}),
        .O(p_reg__0_0[27:24]),
        .S({\mul_ln1310_reg_404[27]_i_2_n_3 ,\mul_ln1310_reg_404[27]_i_3_n_3 ,\mul_ln1310_reg_404[27]_i_4_n_3 ,\mul_ln1310_reg_404[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[31]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[27]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[31]_i_1_n_3 ,\mul_ln1310_reg_404_reg[31]_i_1_n_4 ,\mul_ln1310_reg_404_reg[31]_i_1_n_5 ,\mul_ln1310_reg_404_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97}),
        .O(p_reg__0_0[31:28]),
        .S({\mul_ln1310_reg_404[31]_i_2_n_3 ,\mul_ln1310_reg_404[31]_i_3_n_3 ,\mul_ln1310_reg_404[31]_i_4_n_3 ,\mul_ln1310_reg_404[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[35]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[31]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[35]_i_1_n_3 ,\mul_ln1310_reg_404_reg[35]_i_1_n_4 ,\mul_ln1310_reg_404_reg[35]_i_1_n_5 ,\mul_ln1310_reg_404_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93}),
        .O(p_reg__0_0[35:32]),
        .S({\mul_ln1310_reg_404[35]_i_2_n_3 ,\mul_ln1310_reg_404[35]_i_3_n_3 ,\mul_ln1310_reg_404[35]_i_4_n_3 ,\mul_ln1310_reg_404[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[39]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[35]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[39]_i_1_n_3 ,\mul_ln1310_reg_404_reg[39]_i_1_n_4 ,\mul_ln1310_reg_404_reg[39]_i_1_n_5 ,\mul_ln1310_reg_404_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89}),
        .O(p_reg__0_0[39:36]),
        .S({\mul_ln1310_reg_404[39]_i_2_n_3 ,\mul_ln1310_reg_404[39]_i_3_n_3 ,\mul_ln1310_reg_404[39]_i_4_n_3 ,\mul_ln1310_reg_404[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[43]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[39]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[43]_i_1_n_3 ,\mul_ln1310_reg_404_reg[43]_i_1_n_4 ,\mul_ln1310_reg_404_reg[43]_i_1_n_5 ,\mul_ln1310_reg_404_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85}),
        .O(p_reg__0_0[43:40]),
        .S({\mul_ln1310_reg_404[43]_i_2_n_3 ,\mul_ln1310_reg_404[43]_i_3_n_3 ,\mul_ln1310_reg_404[43]_i_4_n_3 ,\mul_ln1310_reg_404[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[47]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[43]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[47]_i_1_n_3 ,\mul_ln1310_reg_404_reg[47]_i_1_n_4 ,\mul_ln1310_reg_404_reg[47]_i_1_n_5 ,\mul_ln1310_reg_404_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81}),
        .O(p_reg__0_0[47:44]),
        .S({\mul_ln1310_reg_404[47]_i_2_n_3 ,\mul_ln1310_reg_404[47]_i_3_n_3 ,\mul_ln1310_reg_404[47]_i_4_n_3 ,\mul_ln1310_reg_404[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[51]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[47]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[51]_i_1_n_3 ,\mul_ln1310_reg_404_reg[51]_i_1_n_4 ,\mul_ln1310_reg_404_reg[51]_i_1_n_5 ,\mul_ln1310_reg_404_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77}),
        .O(p_reg__0_0[51:48]),
        .S({\mul_ln1310_reg_404[51]_i_2_n_3 ,\mul_ln1310_reg_404[51]_i_3_n_3 ,\mul_ln1310_reg_404[51]_i_4_n_3 ,\mul_ln1310_reg_404[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[55]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[51]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[55]_i_1_n_3 ,\mul_ln1310_reg_404_reg[55]_i_1_n_4 ,\mul_ln1310_reg_404_reg[55]_i_1_n_5 ,\mul_ln1310_reg_404_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73}),
        .O(p_reg__0_0[55:52]),
        .S({\mul_ln1310_reg_404[55]_i_2_n_3 ,\mul_ln1310_reg_404[55]_i_3_n_3 ,\mul_ln1310_reg_404[55]_i_4_n_3 ,\mul_ln1310_reg_404[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[59]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[55]_i_1_n_3 ),
        .CO({\mul_ln1310_reg_404_reg[59]_i_1_n_3 ,\mul_ln1310_reg_404_reg[59]_i_1_n_4 ,\mul_ln1310_reg_404_reg[59]_i_1_n_5 ,\mul_ln1310_reg_404_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69}),
        .O(p_reg__0_0[59:56]),
        .S({\mul_ln1310_reg_404[59]_i_2_n_3 ,\mul_ln1310_reg_404[59]_i_3_n_3 ,\mul_ln1310_reg_404[59]_i_4_n_3 ,\mul_ln1310_reg_404[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_404_reg[63]_i_1 
       (.CI(\mul_ln1310_reg_404_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln1310_reg_404_reg[63]_i_1_CO_UNCONNECTED [3],\mul_ln1310_reg_404_reg[63]_i_1_n_4 ,\mul_ln1310_reg_404_reg[63]_i_1_n_5 ,\mul_ln1310_reg_404_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65}),
        .O(p_reg__0_0[63:60]),
        .S({\mul_ln1310_reg_404[63]_i_2_n_3 ,\mul_ln1310_reg_404[63]_i_3_n_3 ,\mul_ln1310_reg_404[63]_i_4_n_3 ,\mul_ln1310_reg_404[63]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\p_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(p_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(p_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(p_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(p_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(p_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(p_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(p_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\p_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\p_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(p_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\p_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(p_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(p_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(p_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(p_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(p_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(p_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(p_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(p_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,p_reg__0_n_106,p_reg__0_n_107,p_reg__0_n_108}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    out,
    p_reg);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]p_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_0 resize_accel_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_0(p_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_0
   (D,
    Q,
    ap_clk,
    out,
    p_reg_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \bound_reg_774[19]_i_2_n_3 ;
  wire \bound_reg_774[19]_i_3_n_3 ;
  wire \bound_reg_774[19]_i_4_n_3 ;
  wire \bound_reg_774[23]_i_2_n_3 ;
  wire \bound_reg_774[23]_i_3_n_3 ;
  wire \bound_reg_774[23]_i_4_n_3 ;
  wire \bound_reg_774[23]_i_5_n_3 ;
  wire \bound_reg_774[27]_i_2_n_3 ;
  wire \bound_reg_774[27]_i_3_n_3 ;
  wire \bound_reg_774[27]_i_4_n_3 ;
  wire \bound_reg_774[27]_i_5_n_3 ;
  wire \bound_reg_774[31]_i_2_n_3 ;
  wire \bound_reg_774[31]_i_3_n_3 ;
  wire \bound_reg_774[31]_i_4_n_3 ;
  wire \bound_reg_774[31]_i_5_n_3 ;
  wire \bound_reg_774_reg[19]_i_1_n_3 ;
  wire \bound_reg_774_reg[19]_i_1_n_4 ;
  wire \bound_reg_774_reg[19]_i_1_n_5 ;
  wire \bound_reg_774_reg[19]_i_1_n_6 ;
  wire \bound_reg_774_reg[23]_i_1_n_3 ;
  wire \bound_reg_774_reg[23]_i_1_n_4 ;
  wire \bound_reg_774_reg[23]_i_1_n_5 ;
  wire \bound_reg_774_reg[23]_i_1_n_6 ;
  wire \bound_reg_774_reg[27]_i_1_n_3 ;
  wire \bound_reg_774_reg[27]_i_1_n_4 ;
  wire \bound_reg_774_reg[27]_i_1_n_5 ;
  wire \bound_reg_774_reg[27]_i_1_n_6 ;
  wire \bound_reg_774_reg[31]_i_1_n_4 ;
  wire \bound_reg_774_reg[31]_i_1_n_5 ;
  wire \bound_reg_774_reg[31]_i_1_n_6 ;
  wire [31:0]out;
  wire \p_reg[16]__0_n_3 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_bound_reg_774_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[19]_i_2 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\bound_reg_774[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[19]_i_3 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\bound_reg_774[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[19]_i_4 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\bound_reg_774[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[23]_i_2 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\bound_reg_774[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[23]_i_3 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\bound_reg_774[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[23]_i_4 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\bound_reg_774[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[23]_i_5 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\bound_reg_774[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[27]_i_2 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\bound_reg_774[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[27]_i_3 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\bound_reg_774[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[27]_i_4 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\bound_reg_774[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[27]_i_5 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\bound_reg_774[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[31]_i_2 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\bound_reg_774[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[31]_i_3 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\bound_reg_774[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[31]_i_4 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\bound_reg_774[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_774[31]_i_5 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\bound_reg_774[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_774_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\bound_reg_774_reg[19]_i_1_n_3 ,\bound_reg_774_reg[19]_i_1_n_4 ,\bound_reg_774_reg[19]_i_1_n_5 ,\bound_reg_774_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_106,p_reg_n_107,p_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\bound_reg_774[19]_i_2_n_3 ,\bound_reg_774[19]_i_3_n_3 ,\bound_reg_774[19]_i_4_n_3 ,\p_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_774_reg[23]_i_1 
       (.CI(\bound_reg_774_reg[19]_i_1_n_3 ),
        .CO({\bound_reg_774_reg[23]_i_1_n_3 ,\bound_reg_774_reg[23]_i_1_n_4 ,\bound_reg_774_reg[23]_i_1_n_5 ,\bound_reg_774_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .O(D[23:20]),
        .S({\bound_reg_774[23]_i_2_n_3 ,\bound_reg_774[23]_i_3_n_3 ,\bound_reg_774[23]_i_4_n_3 ,\bound_reg_774[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_774_reg[27]_i_1 
       (.CI(\bound_reg_774_reg[23]_i_1_n_3 ),
        .CO({\bound_reg_774_reg[27]_i_1_n_3 ,\bound_reg_774_reg[27]_i_1_n_4 ,\bound_reg_774_reg[27]_i_1_n_5 ,\bound_reg_774_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101}),
        .O(D[27:24]),
        .S({\bound_reg_774[27]_i_2_n_3 ,\bound_reg_774[27]_i_3_n_3 ,\bound_reg_774[27]_i_4_n_3 ,\bound_reg_774[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_774_reg[31]_i_1 
       (.CI(\bound_reg_774_reg[27]_i_1_n_3 ),
        .CO({\NLW_bound_reg_774_reg[31]_i_1_CO_UNCONNECTED [3],\bound_reg_774_reg[31]_i_1_n_4 ,\bound_reg_774_reg[31]_i_1_n_5 ,\bound_reg_774_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_95,p_reg_n_96,p_reg_n_97}),
        .O(D[31:28]),
        .S({\bound_reg_774[31]_i_2_n_3 ,\bound_reg_774[31]_i_3_n_3 ,\bound_reg_774[31]_i_4_n_3 ,\bound_reg_774[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\p_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0
   (E,
    D,
    PCOUT,
    \a_reg0_reg[47] ,
    \ap_CS_fsm_reg[16] ,
    \buff2_reg[16]__0 ,
    \b_reg0_reg[41] ,
    ap_ce_reg,
    ap_clk,
    Q,
    \a_reg0_reg[47]_0 ,
    grp_fu_1630_ce,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4);
  output [0:0]E;
  output [16:0]D;
  output [47:0]PCOUT;
  output [13:0]\a_reg0_reg[47] ;
  output \ap_CS_fsm_reg[16] ;
  output [1:0]\buff2_reg[16]__0 ;
  output [19:0]\b_reg0_reg[41] ;
  input ap_ce_reg;
  input ap_clk;
  input [19:0]Q;
  input [30:0]\a_reg0_reg[47]_0 ;
  input grp_fu_1630_ce;
  input [7:0]buff1_reg;
  input [16:0]buff1_reg_0;
  input [9:0]buff1_reg_1;
  input [6:0]buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;

  wire [16:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [19:0]Q;
  wire [13:0]\a_reg0_reg[47] ;
  wire [30:0]\a_reg0_reg[47]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [19:0]\b_reg0_reg[41] ;
  wire [7:0]buff1_reg;
  wire [16:0]buff1_reg_0;
  wire [9:0]buff1_reg_1;
  wire [6:0]buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire [1:0]\buff2_reg[16]__0 ;
  wire grp_fu_1630_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0_Multiplier_1 resize_accel_mul_48ns_42s_74_5_0_Multiplier_1_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .\a_reg0_reg[47]_0 (\a_reg0_reg[47] ),
        .\a_reg0_reg[47]_1 (\a_reg0_reg[47]_0 ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\b_reg0_reg[41]_0 (\b_reg0_reg[41] ),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff1_reg_3(buff1_reg_2),
        .buff1_reg_4(buff1_reg_3),
        .buff1_reg_5(buff1_reg_4),
        .\buff2_reg[16]__0_0 (\buff2_reg[16]__0 ),
        .grp_fu_1630_ce(grp_fu_1630_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0_Multiplier_1
   (E,
    D,
    PCOUT,
    \a_reg0_reg[47]_0 ,
    \ap_CS_fsm_reg[16] ,
    \buff2_reg[16]__0_0 ,
    \b_reg0_reg[41]_0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    \a_reg0_reg[47]_1 ,
    grp_fu_1630_ce,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5);
  output [0:0]E;
  output [16:0]D;
  output [47:0]PCOUT;
  output [13:0]\a_reg0_reg[47]_0 ;
  output \ap_CS_fsm_reg[16] ;
  output [1:0]\buff2_reg[16]__0_0 ;
  output [19:0]\b_reg0_reg[41]_0 ;
  input ap_ce_reg;
  input ap_clk;
  input [19:0]Q;
  input [30:0]\a_reg0_reg[47]_1 ;
  input grp_fu_1630_ce;
  input [7:0]buff1_reg_0;
  input [16:0]buff1_reg_1;
  input [9:0]buff1_reg_2;
  input [6:0]buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;

  wire [16:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [19:0]Q;
  wire [13:0]\a_reg0_reg[47]_0 ;
  wire [30:0]\a_reg0_reg[47]_1 ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_ce_reg_i_2_n_3;
  wire ap_clk;
  wire [19:0]\b_reg0_reg[41]_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [7:0]buff1_reg_0;
  wire [16:0]buff1_reg_1;
  wire [9:0]buff1_reg_2;
  wire [6:0]buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire [1:0]\buff2_reg[16]__0_0 ;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_154;
  wire buff2_reg_n_155;
  wire buff2_reg_n_156;
  wire grp_fu_1630_ce;
  wire [16:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [17]),
        .Q(\a_reg0_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \a_reg0_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [18]),
        .Q(\a_reg0_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \a_reg0_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [19]),
        .Q(\a_reg0_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \a_reg0_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [20]),
        .Q(\a_reg0_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \a_reg0_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [21]),
        .Q(\a_reg0_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \a_reg0_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [22]),
        .Q(\a_reg0_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \a_reg0_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [23]),
        .Q(\a_reg0_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \a_reg0_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [24]),
        .Q(\a_reg0_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \a_reg0_reg[42] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [25]),
        .Q(\a_reg0_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \a_reg0_reg[43] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [26]),
        .Q(\a_reg0_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \a_reg0_reg[44] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [27]),
        .Q(\a_reg0_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \a_reg0_reg[45] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [28]),
        .Q(\a_reg0_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \a_reg0_reg[46] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [29]),
        .Q(\a_reg0_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \a_reg0_reg[47] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [30]),
        .Q(\a_reg0_reg[47]_0 [13]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_ce_reg_i_1
       (.I0(ap_ce_reg_i_2_n_3),
        .I1(grp_fu_1630_ce),
        .I2(buff1_reg_0[2]),
        .I3(buff1_reg_0[6]),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_ce_reg_i_2
       (.I0(buff1_reg_0[3]),
        .I1(buff1_reg_0[0]),
        .I2(buff1_reg_0[5]),
        .I3(buff1_reg_0[1]),
        .I4(buff1_reg_0[4]),
        .O(ap_ce_reg_i_2_n_3));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[0]),
        .Q(\b_reg0_reg[41]_0 [0]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[1]),
        .Q(\b_reg0_reg[41]_0 [1]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[2]),
        .Q(\b_reg0_reg[41]_0 [2]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[3]),
        .Q(\b_reg0_reg[41]_0 [3]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[4]),
        .Q(\b_reg0_reg[41]_0 [4]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[5]),
        .Q(\b_reg0_reg[41]_0 [5]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[6]),
        .Q(\b_reg0_reg[41]_0 [6]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[7]),
        .Q(\b_reg0_reg[41]_0 [7]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[8]),
        .Q(\b_reg0_reg[41]_0 [8]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[9]),
        .Q(\b_reg0_reg[41]_0 [9]),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[10]),
        .Q(\b_reg0_reg[41]_0 [10]),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[11]),
        .Q(\b_reg0_reg[41]_0 [11]),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[12]),
        .Q(\b_reg0_reg[41]_0 [12]),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[13]),
        .Q(\b_reg0_reg[41]_0 [13]),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[14]),
        .Q(\b_reg0_reg[41]_0 [14]),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[15]),
        .Q(\b_reg0_reg[41]_0 [15]),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[16]),
        .Q(\b_reg0_reg[41]_0 [16]),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[17]),
        .Q(\b_reg0_reg[41]_0 [17]),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[18]),
        .Q(\b_reg0_reg[41]_0 [18]),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[19]),
        .Q(\b_reg0_reg[41]_0 [19]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1
       (.I0(buff1_reg_1[16]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(buff1_reg_1[7]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(buff1_reg_1[6]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(buff1_reg_1[5]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(buff1_reg_1[4]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14
       (.I0(buff1_reg_1[3]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15
       (.I0(buff1_reg_1[2]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_16
       (.I0(buff1_reg_1[1]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_17
       (.I0(buff1_reg_1[0]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2
       (.I0(buff1_reg_1[15]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3
       (.I0(buff1_reg_1[14]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(buff1_reg_1[13]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(buff1_reg_1[12]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(buff1_reg_1[11]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(buff1_reg_1[10]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(buff1_reg_1[9]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(buff1_reg_1[8]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({Q[19],Q[19],Q[19],Q[19],Q[19],Q,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[19],Q[19],Q[19],Q[19],Q[19],Q,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg[47]_1 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT({buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product_n_93),
        .Q(\buff2_reg[16]__0_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product_n_92),
        .Q(\buff2_reg[16]__0_0 [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \currindex_int_reg[19]_i_2 
       (.I0(buff1_reg_0[7]),
        .I1(buff1_reg_4),
        .I2(buff1_reg_5),
        .O(\ap_CS_fsm_reg[16] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg[47]_1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg[47]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,D}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_11s_11s_11_4_1
   (D,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    ap_clk,
    B,
    A,
    cols_c_empty_n,
    p_reg_reg_8,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    Q,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][0] );
  output [8:0]D;
  output p_reg_reg;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input cols_c_empty_n;
  input p_reg_reg_8;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input [1:0]Q;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][0] ;

  wire [10:0]A;
  wire [10:0]B;
  wire [8:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire cols_c_empty_n;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire rows_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_11s_11s_11_4_1_DSP48_5 resize_accel_mul_mul_11s_11s_11_4_1_DSP48_5_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1] (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2] (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3] (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4] (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5] (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6] (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] ),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .cols_c_empty_n(cols_c_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .p_reg_reg_8(p_reg_reg_7),
        .p_reg_reg_9(p_reg_reg_8),
        .rows_c_empty_n(rows_c_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_11s_11s_11_4_1_DSP48_5
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    ap_clk,
    B,
    A,
    cols_c_empty_n,
    p_reg_reg_9,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    Q,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][0] );
  output [8:0]D;
  output p_reg_reg_0;
  output p_reg_reg_1;
  output p_reg_reg_2;
  output p_reg_reg_3;
  output p_reg_reg_4;
  output p_reg_reg_5;
  output p_reg_reg_6;
  output p_reg_reg_7;
  output p_reg_reg_8;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input cols_c_empty_n;
  input p_reg_reg_9;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input [1:0]Q;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][0] ;

  wire [10:0]A;
  wire [10:0]B;
  wire [8:0]D;
  wire [1:0]Q;
  wire \SRL_SIG[0][2]_i_2_n_3 ;
  wire \SRL_SIG[0][3]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire cols_c_empty_n;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_8;
  wire p_reg_reg_9;
  wire p_reg_reg_i_1__1_n_3;
  wire \return_r_preg[8]_i_2_n_3 ;
  wire rows_c_empty_n;
  wire [13:3]shl_ln_fu_55_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0][0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h56AAFFFF56AA0000)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(shl_ln_fu_55_p3[7]),
        .I1(\SRL_SIG[0][2]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0][2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[4]),
        .I2(shl_ln_fu_55_p3[3]),
        .I3(shl_ln_fu_55_p3[6]),
        .O(\SRL_SIG[0][2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(\SRL_SIG[0][3]_i_2_n_3 ),
        .I1(shl_ln_fu_55_p3[8]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0][3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(shl_ln_fu_55_p3[7]),
        .O(\SRL_SIG[0][3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(shl_ln_fu_55_p3[9]),
        .I1(\return_r_preg[8]_i_2_n_3 ),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0][4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(shl_ln_fu_55_p3[10]),
        .I1(\return_r_preg[8]_i_2_n_3 ),
        .I2(shl_ln_fu_55_p3[9]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0][5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(shl_ln_fu_55_p3[11]),
        .I1(shl_ln_fu_55_p3[9]),
        .I2(\return_r_preg[8]_i_2_n_3 ),
        .I3(shl_ln_fu_55_p3[10]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0][6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(p_reg_reg_6),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_2__0 
       (.I0(p_reg_reg_7),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][8] ),
        .O(D[8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1__1_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1__1_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_i_1__1_n_3),
        .CEP(p_reg_reg_i_1__1_n_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],shl_ln_fu_55_p3}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    p_reg_reg_i_1__1
       (.I0(cols_c_empty_n),
        .I1(p_reg_reg_9),
        .I2(addrbound_U0_ap_start),
        .I3(rows_c_empty_n),
        .I4(Q[0]),
        .O(p_reg_reg_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \return_r_preg[0]_i_1 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .O(p_reg_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \return_r_preg[1]_i_1 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .O(p_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \return_r_preg[2]_i_1 
       (.I0(shl_ln_fu_55_p3[7]),
        .I1(shl_ln_fu_55_p3[5]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[3]),
        .I4(shl_ln_fu_55_p3[6]),
        .O(p_reg_reg_1));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \return_r_preg[3]_i_1 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(shl_ln_fu_55_p3[7]),
        .I5(shl_ln_fu_55_p3[8]),
        .O(p_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \return_r_preg[4]_i_1 
       (.I0(shl_ln_fu_55_p3[9]),
        .I1(\return_r_preg[8]_i_2_n_3 ),
        .O(p_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \return_r_preg[5]_i_1 
       (.I0(shl_ln_fu_55_p3[10]),
        .I1(\return_r_preg[8]_i_2_n_3 ),
        .I2(shl_ln_fu_55_p3[9]),
        .O(p_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \return_r_preg[6]_i_1 
       (.I0(shl_ln_fu_55_p3[11]),
        .I1(shl_ln_fu_55_p3[9]),
        .I2(\return_r_preg[8]_i_2_n_3 ),
        .I3(shl_ln_fu_55_p3[10]),
        .O(p_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \return_r_preg[7]_i_1 
       (.I0(shl_ln_fu_55_p3[12]),
        .I1(shl_ln_fu_55_p3[10]),
        .I2(\return_r_preg[8]_i_2_n_3 ),
        .I3(shl_ln_fu_55_p3[9]),
        .I4(shl_ln_fu_55_p3[11]),
        .O(p_reg_reg_6));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \return_r_preg[8]_i_1 
       (.I0(shl_ln_fu_55_p3[13]),
        .I1(shl_ln_fu_55_p3[11]),
        .I2(shl_ln_fu_55_p3[9]),
        .I3(\return_r_preg[8]_i_2_n_3 ),
        .I4(shl_ln_fu_55_p3[10]),
        .I5(shl_ln_fu_55_p3[12]),
        .O(p_reg_reg_7));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \return_r_preg[8]_i_2 
       (.I0(shl_ln_fu_55_p3[8]),
        .I1(shl_ln_fu_55_p3[7]),
        .I2(shl_ln_fu_55_p3[5]),
        .I3(shl_ln_fu_55_p3[4]),
        .I4(shl_ln_fu_55_p3[3]),
        .I5(shl_ln_fu_55_p3[6]),
        .O(\return_r_preg[8]_i_2_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1
   (P,
    B,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    trunc_ln389_reg_1922,
    D,
    trunc_ln728_reg_1966_pp1_iter9_reg);
  output [11:0]P;
  output [1:0]B;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]trunc_ln389_reg_1922;
  input [11:0]D;
  input [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  wire [1:0]B;
  wire [11:0]D;
  wire [11:0]P;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire [11:0]trunc_ln389_reg_1922;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_1 resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_1_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .trunc_ln389_reg_1922(trunc_ln389_reg_1922),
        .trunc_ln728_reg_1966_pp1_iter9_reg(trunc_ln728_reg_1966_pp1_iter9_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_1
   (P,
    B,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    trunc_ln389_reg_1922,
    D,
    trunc_ln728_reg_1966_pp1_iter9_reg);
  output [11:0]P;
  output [1:0]B;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]trunc_ln389_reg_1922;
  input [11:0]D;
  input [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  wire [1:0]B;
  wire [11:0]D;
  wire [11:0]P;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_99;
  wire [11:0]trunc_ln389_reg_1922;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,trunc_ln389_reg_1922[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h2DD2)) 
    p_reg_reg_i_5__0
       (.I0(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .I1(trunc_ln389_reg_1922[10]),
        .I2(trunc_ln728_reg_1966_pp1_iter9_reg[1]),
        .I3(trunc_ln389_reg_1922[11]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_6__0
       (.I0(trunc_ln389_reg_1922[10]),
        .I1(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1
   (P,
    grp_fu_1630_ce,
    ap_clk,
    A,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    Q,
    p_reg_reg,
    ap_block_pp1_stage0_11001,
    p_reg_reg_0,
    icmp_ln489_reg_1951_pp1_iter9_reg,
    and_ln486_reg_1981_pp1_iter9_reg,
    and_ln487_reg_1977_pp1_iter9_reg);
  output [20:0]P;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]A;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_0;
  input icmp_ln489_reg_1951_pp1_iter9_reg;
  input and_ln486_reg_1981_pp1_iter9_reg;
  input and_ln487_reg_1977_pp1_iter9_reg;

  wire [11:0]A;
  wire [20:0]P;
  wire [7:0]Q;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_2 resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_2_U
       (.A(A),
        .P(P),
        .Q(Q),
        .and_ln486_reg_1981_pp1_iter9_reg(and_ln486_reg_1981_pp1_iter9_reg),
        .and_ln487_reg_1977_pp1_iter9_reg(and_ln487_reg_1977_pp1_iter9_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter9_reg(icmp_ln489_reg_1951_pp1_iter9_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_2
   (P,
    grp_fu_1630_ce,
    ap_clk,
    A,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    Q,
    p_reg_reg_0,
    ap_block_pp1_stage0_11001,
    p_reg_reg_1,
    icmp_ln489_reg_1951_pp1_iter9_reg,
    and_ln486_reg_1981_pp1_iter9_reg,
    and_ln487_reg_1977_pp1_iter9_reg);
  output [20:0]P;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]A;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]Q;
  input [7:0]p_reg_reg_0;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_1;
  input icmp_ln489_reg_1951_pp1_iter9_reg;
  input and_ln486_reg_1981_pp1_iter9_reg;
  input and_ln487_reg_1977_pp1_iter9_reg;

  wire [11:0]A;
  wire [20:0]P;
  wire [7:0]Q;
  wire Wy_V_reg_20670;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_10__1_n_3;
  wire p_reg_reg_i_11__1_n_3;
  wire p_reg_reg_i_12__2_n_3;
  wire p_reg_reg_i_13__2_n_3;
  wire p_reg_reg_i_14__2_n_3;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_4__1_n_3;
  wire p_reg_reg_i_4__1_n_4;
  wire p_reg_reg_i_4__1_n_5;
  wire p_reg_reg_i_4__1_n_6;
  wire p_reg_reg_i_7__2_n_3;
  wire p_reg_reg_i_8__1_n_3;
  wire p_reg_reg_i_9__1_n_3;
  wire [8:0]ret_6_fu_1387_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_2__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_2__0_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Wy_V_reg_20670),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_10__1
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[4]),
        .I2(p_reg_reg_0[4]),
        .O(p_reg_reg_i_10__1_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_11__1
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[3]),
        .I2(p_reg_reg_0[3]),
        .O(p_reg_reg_i_11__1_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_12__2
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[2]),
        .I2(p_reg_reg_0[2]),
        .O(p_reg_reg_i_12__2_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_13__2
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[1]),
        .I2(p_reg_reg_0[1]),
        .O(p_reg_reg_i_13__2_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_14__2
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[0]),
        .I2(p_reg_reg_0[0]),
        .O(p_reg_reg_i_14__2_n_3));
  LUT5 #(
    .INIT(32'h10101100)) 
    p_reg_reg_i_1__2
       (.I0(ap_block_pp1_stage0_11001),
        .I1(p_reg_reg_1),
        .I2(icmp_ln489_reg_1951_pp1_iter9_reg),
        .I3(and_ln486_reg_1981_pp1_iter9_reg),
        .I4(and_ln487_reg_1977_pp1_iter9_reg),
        .O(Wy_V_reg_20670));
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_3),
        .CO(NLW_p_reg_reg_i_2__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2__0_O_UNCONNECTED[3:1],ret_6_fu_1387_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_3__0
       (.CI(p_reg_reg_i_4__1_n_3),
        .CO({p_reg_reg_i_3__0_n_3,p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_0[7:4]),
        .O(ret_6_fu_1387_p2[7:4]),
        .S({p_reg_reg_i_7__2_n_3,p_reg_reg_i_8__1_n_3,p_reg_reg_i_9__1_n_3,p_reg_reg_i_10__1_n_3}));
  CARRY4 p_reg_reg_i_4__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_4__1_n_3,p_reg_reg_i_4__1_n_4,p_reg_reg_i_4__1_n_5,p_reg_reg_i_4__1_n_6}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_0[3:0]),
        .O(ret_6_fu_1387_p2[3:0]),
        .S({p_reg_reg_i_11__1_n_3,p_reg_reg_i_12__2_n_3,p_reg_reg_i_13__2_n_3,p_reg_reg_i_14__2_n_3}));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_7__2
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[7]),
        .I2(p_reg_reg_0[7]),
        .O(p_reg_reg_i_7__2_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_8__1
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[6]),
        .I2(p_reg_reg_0[6]),
        .O(p_reg_reg_i_8__1_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_9__1
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[5]),
        .I2(p_reg_reg_0[5]),
        .O(p_reg_reg_i_9__1_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_15s_15s_15_4_1
   (P,
    S,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0);
  output [14:0]P;
  output [1:0]S;
  input p_reg_reg;
  input ap_clk;
  input [14:0]in;
  input [14:0]p_reg_reg_0;

  wire [14:0]P;
  wire [1:0]S;
  wire ap_clk;
  wire [14:0]in;
  wire p_reg_reg;
  wire [14:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_15s_15s_15_4_1_DSP48_0 resize_accel_mul_mul_15s_15s_15_4_1_DSP48_0_U
       (.P(P),
        .S(S),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_15s_15s_15_4_1_DSP48_0
   (P,
    S,
    p_reg_reg_0,
    ap_clk,
    in,
    p_reg_reg_1);
  output [14:0]P;
  output [1:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [14:0]in;
  input [14:0]p_reg_reg_1;

  wire [14:0]P;
  wire [1:0]S;
  wire ap_clk;
  wire [14:0]in;
  wire p_reg_reg_0;
  wire [14:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln997_fu_92_p2_carry_i_1
       (.I0(P[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln997_fu_92_p2_carry_i_2
       (.I0(P[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1[14],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[14],in[14],in[14],in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s
   (ap_enable_reg_pp1_iter8_reg_0,
    r_stage_reg_r_1,
    resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read,
    D,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp1_iter17_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \icmp_ln382_reg_1865_reg[0]_0 ,
    \read_pixel_fu_162_reg[7]_0 ,
    \trunc_ln831_2_reg_2142_reg[5]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    \loop_row_count_reg_1801_reg[31]_0 ,
    \sext_ln293_reg_1796_reg[32]_0 ,
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg,
    ap_rst_n,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    \sext_ln382_reg_1845_reg[32]_0 ,
    \mOutPtr_reg[0] ,
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    d0,
    \read_pixel_fu_162_reg[7]_1 );
  output ap_enable_reg_pp1_iter8_reg_0;
  output r_stage_reg_r_1;
  output resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  output [1:0]D;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp1_iter17_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output \icmp_ln382_reg_1865_reg[0]_0 ;
  output [7:0]\read_pixel_fu_162_reg[7]_0 ;
  output [7:0]\trunc_ln831_2_reg_2142_reg[5]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]Q;
  input [31:0]\loop_row_count_reg_1801_reg[31]_0 ;
  input [31:0]\sext_ln293_reg_1796_reg[32]_0 ;
  input grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input [31:0]\sext_ln382_reg_1845_reg[32]_0 ;
  input [1:0]\mOutPtr_reg[0] ;
  input grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input [7:0]d0;
  input [7:0]\read_pixel_fu_162_reg[7]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \SRL_SIG[0][7]_i_3_n_3 ;
  wire [11:0]Wx_V_reg_2001;
  wire Wx_V_reg_20010;
  wire \Wx_V_reg_2001[0]_i_1_n_3 ;
  wire \Wx_V_reg_2001[10]_i_1_n_3 ;
  wire \Wx_V_reg_2001[11]_i_1_n_3 ;
  wire \Wx_V_reg_2001[1]_i_1_n_3 ;
  wire \Wx_V_reg_2001[2]_i_1_n_3 ;
  wire \Wx_V_reg_2001[3]_i_1_n_3 ;
  wire \Wx_V_reg_2001[4]_i_1_n_3 ;
  wire \Wx_V_reg_2001[5]_i_1_n_3 ;
  wire \Wx_V_reg_2001[6]_i_1_n_3 ;
  wire \Wx_V_reg_2001[7]_i_1_n_3 ;
  wire \Wx_V_reg_2001[8]_i_1_n_3 ;
  wire \Wx_V_reg_2001[9]_i_1_n_3 ;
  wire \Wx_V_reg_2001[9]_i_3_n_3 ;
  wire [11:0]Wx_V_reg_2001_pp1_iter10_reg;
  wire [11:0]Wx_V_reg_2001_pp1_iter9_reg;
  wire [31:0]add_ln337_fu_708_p2;
  wire \add_ln389_reg_1938[0]_i_3_n_3 ;
  wire \add_ln389_reg_1938[0]_i_4_n_3 ;
  wire \add_ln389_reg_1938[0]_i_5_n_3 ;
  wire \add_ln389_reg_1938[0]_i_6_n_3 ;
  wire \add_ln389_reg_1938[12]_i_2_n_3 ;
  wire \add_ln389_reg_1938[12]_i_3_n_3 ;
  wire \add_ln389_reg_1938[12]_i_4_n_3 ;
  wire \add_ln389_reg_1938[12]_i_5_n_3 ;
  wire \add_ln389_reg_1938[16]_i_2_n_3 ;
  wire \add_ln389_reg_1938[16]_i_3_n_3 ;
  wire \add_ln389_reg_1938[16]_i_4_n_3 ;
  wire \add_ln389_reg_1938[16]_i_5_n_3 ;
  wire \add_ln389_reg_1938[20]_i_2_n_3 ;
  wire \add_ln389_reg_1938[20]_i_3_n_3 ;
  wire \add_ln389_reg_1938[20]_i_4_n_3 ;
  wire \add_ln389_reg_1938[20]_i_5_n_3 ;
  wire \add_ln389_reg_1938[24]_i_2_n_3 ;
  wire \add_ln389_reg_1938[24]_i_3_n_3 ;
  wire \add_ln389_reg_1938[24]_i_4_n_3 ;
  wire \add_ln389_reg_1938[24]_i_5_n_3 ;
  wire \add_ln389_reg_1938[28]_i_2_n_3 ;
  wire \add_ln389_reg_1938[28]_i_3_n_3 ;
  wire \add_ln389_reg_1938[28]_i_4_n_3 ;
  wire \add_ln389_reg_1938[28]_i_5_n_3 ;
  wire \add_ln389_reg_1938[32]_i_2_n_3 ;
  wire \add_ln389_reg_1938[32]_i_3_n_3 ;
  wire \add_ln389_reg_1938[32]_i_5_n_3 ;
  wire \add_ln389_reg_1938[36]_i_3_n_3 ;
  wire \add_ln389_reg_1938[36]_i_5_n_3 ;
  wire \add_ln389_reg_1938[40]_i_3_n_3 ;
  wire \add_ln389_reg_1938[40]_i_4_n_3 ;
  wire \add_ln389_reg_1938[40]_i_5_n_3 ;
  wire \add_ln389_reg_1938[44]_i_2_n_3 ;
  wire \add_ln389_reg_1938[44]_i_3_n_3 ;
  wire \add_ln389_reg_1938[44]_i_5_n_3 ;
  wire \add_ln389_reg_1938[48]_i_3_n_3 ;
  wire \add_ln389_reg_1938[48]_i_5_n_3 ;
  wire \add_ln389_reg_1938[4]_i_2_n_3 ;
  wire \add_ln389_reg_1938[4]_i_3_n_3 ;
  wire \add_ln389_reg_1938[4]_i_4_n_3 ;
  wire \add_ln389_reg_1938[4]_i_5_n_3 ;
  wire \add_ln389_reg_1938[52]_i_3_n_3 ;
  wire \add_ln389_reg_1938[52]_i_4_n_3 ;
  wire \add_ln389_reg_1938[52]_i_5_n_3 ;
  wire \add_ln389_reg_1938[56]_i_2_n_3 ;
  wire \add_ln389_reg_1938[56]_i_3_n_3 ;
  wire \add_ln389_reg_1938[56]_i_5_n_3 ;
  wire \add_ln389_reg_1938[60]_i_3_n_3 ;
  wire \add_ln389_reg_1938[60]_i_5_n_3 ;
  wire \add_ln389_reg_1938[8]_i_2_n_3 ;
  wire \add_ln389_reg_1938[8]_i_3_n_3 ;
  wire \add_ln389_reg_1938[8]_i_4_n_3 ;
  wire \add_ln389_reg_1938[8]_i_5_n_3 ;
  wire [63:0]add_ln389_reg_1938_reg;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_10 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_3 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_4 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_5 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_6 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_7 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_8 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_9 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_9 ;
  wire and_ln406_reg_1947;
  wire \and_ln406_reg_1947[0]_i_10_n_3 ;
  wire \and_ln406_reg_1947[0]_i_11_n_3 ;
  wire \and_ln406_reg_1947[0]_i_13_n_3 ;
  wire \and_ln406_reg_1947[0]_i_14_n_3 ;
  wire \and_ln406_reg_1947[0]_i_15_n_3 ;
  wire \and_ln406_reg_1947[0]_i_16_n_3 ;
  wire \and_ln406_reg_1947[0]_i_17_n_3 ;
  wire \and_ln406_reg_1947[0]_i_18_n_3 ;
  wire \and_ln406_reg_1947[0]_i_19_n_3 ;
  wire \and_ln406_reg_1947[0]_i_1_n_3 ;
  wire \and_ln406_reg_1947[0]_i_20_n_3 ;
  wire \and_ln406_reg_1947[0]_i_22_n_3 ;
  wire \and_ln406_reg_1947[0]_i_23_n_3 ;
  wire \and_ln406_reg_1947[0]_i_24_n_3 ;
  wire \and_ln406_reg_1947[0]_i_25_n_3 ;
  wire \and_ln406_reg_1947[0]_i_26_n_3 ;
  wire \and_ln406_reg_1947[0]_i_27_n_3 ;
  wire \and_ln406_reg_1947[0]_i_28_n_3 ;
  wire \and_ln406_reg_1947[0]_i_29_n_3 ;
  wire \and_ln406_reg_1947[0]_i_31_n_3 ;
  wire \and_ln406_reg_1947[0]_i_32_n_3 ;
  wire \and_ln406_reg_1947[0]_i_33_n_3 ;
  wire \and_ln406_reg_1947[0]_i_34_n_3 ;
  wire \and_ln406_reg_1947[0]_i_35_n_3 ;
  wire \and_ln406_reg_1947[0]_i_36_n_3 ;
  wire \and_ln406_reg_1947[0]_i_37_n_3 ;
  wire \and_ln406_reg_1947[0]_i_38_n_3 ;
  wire \and_ln406_reg_1947[0]_i_40_n_3 ;
  wire \and_ln406_reg_1947[0]_i_41_n_3 ;
  wire \and_ln406_reg_1947[0]_i_42_n_3 ;
  wire \and_ln406_reg_1947[0]_i_43_n_3 ;
  wire \and_ln406_reg_1947[0]_i_44_n_3 ;
  wire \and_ln406_reg_1947[0]_i_45_n_3 ;
  wire \and_ln406_reg_1947[0]_i_46_n_3 ;
  wire \and_ln406_reg_1947[0]_i_47_n_3 ;
  wire \and_ln406_reg_1947[0]_i_49_n_3 ;
  wire \and_ln406_reg_1947[0]_i_4_n_3 ;
  wire \and_ln406_reg_1947[0]_i_50_n_3 ;
  wire \and_ln406_reg_1947[0]_i_51_n_3 ;
  wire \and_ln406_reg_1947[0]_i_52_n_3 ;
  wire \and_ln406_reg_1947[0]_i_53_n_3 ;
  wire \and_ln406_reg_1947[0]_i_54_n_3 ;
  wire \and_ln406_reg_1947[0]_i_55_n_3 ;
  wire \and_ln406_reg_1947[0]_i_56_n_3 ;
  wire \and_ln406_reg_1947[0]_i_58_n_3 ;
  wire \and_ln406_reg_1947[0]_i_59_n_3 ;
  wire \and_ln406_reg_1947[0]_i_5_n_3 ;
  wire \and_ln406_reg_1947[0]_i_60_n_3 ;
  wire \and_ln406_reg_1947[0]_i_61_n_3 ;
  wire \and_ln406_reg_1947[0]_i_62_n_3 ;
  wire \and_ln406_reg_1947[0]_i_63_n_3 ;
  wire \and_ln406_reg_1947[0]_i_64_n_3 ;
  wire \and_ln406_reg_1947[0]_i_65_n_3 ;
  wire \and_ln406_reg_1947[0]_i_66_n_3 ;
  wire \and_ln406_reg_1947[0]_i_67_n_3 ;
  wire \and_ln406_reg_1947[0]_i_68_n_3 ;
  wire \and_ln406_reg_1947[0]_i_69_n_3 ;
  wire \and_ln406_reg_1947[0]_i_6_n_3 ;
  wire \and_ln406_reg_1947[0]_i_70_n_3 ;
  wire \and_ln406_reg_1947[0]_i_71_n_3 ;
  wire \and_ln406_reg_1947[0]_i_72_n_3 ;
  wire \and_ln406_reg_1947[0]_i_73_n_3 ;
  wire \and_ln406_reg_1947[0]_i_7_n_3 ;
  wire \and_ln406_reg_1947[0]_i_8_n_3 ;
  wire \and_ln406_reg_1947[0]_i_9_n_3 ;
  wire and_ln406_reg_1947_pp1_iter1_reg;
  wire \and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_6 ;
  wire and_ln486_reg_1981;
  wire \and_ln486_reg_1981[0]_i_10_n_3 ;
  wire \and_ln486_reg_1981[0]_i_11_n_3 ;
  wire \and_ln486_reg_1981[0]_i_12_n_3 ;
  wire \and_ln486_reg_1981[0]_i_13_n_3 ;
  wire \and_ln486_reg_1981[0]_i_14_n_3 ;
  wire \and_ln486_reg_1981[0]_i_15_n_3 ;
  wire \and_ln486_reg_1981[0]_i_16_n_3 ;
  wire \and_ln486_reg_1981[0]_i_1_n_3 ;
  wire \and_ln486_reg_1981[0]_i_5_n_3 ;
  wire \and_ln486_reg_1981[0]_i_6_n_3 ;
  wire \and_ln486_reg_1981[0]_i_7_n_3 ;
  wire \and_ln486_reg_1981[0]_i_9_n_3 ;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire \and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire and_ln486_reg_1981_pp1_iter15_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire \and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire and_ln486_reg_1981_pp1_iter7_reg;
  wire and_ln486_reg_1981_pp1_iter8_reg;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire \and_ln486_reg_1981_reg[0]_i_2_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_2_n_6 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_3 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_4 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_6 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_3 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_4 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_6 ;
  wire and_ln487_fu_1129_p2;
  wire and_ln487_reg_1977;
  wire \and_ln487_reg_1977[0]_i_10_n_3 ;
  wire \and_ln487_reg_1977[0]_i_11_n_3 ;
  wire \and_ln487_reg_1977[0]_i_12_n_3 ;
  wire \and_ln487_reg_1977[0]_i_13_n_3 ;
  wire \and_ln487_reg_1977[0]_i_14_n_3 ;
  wire \and_ln487_reg_1977[0]_i_15_n_3 ;
  wire \and_ln487_reg_1977[0]_i_1_n_3 ;
  wire \and_ln487_reg_1977[0]_i_4_n_3 ;
  wire \and_ln487_reg_1977[0]_i_5_n_3 ;
  wire \and_ln487_reg_1977[0]_i_6_n_3 ;
  wire \and_ln487_reg_1977[0]_i_8_n_3 ;
  wire \and_ln487_reg_1977[0]_i_9_n_3 ;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire \and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire and_ln487_reg_1977_pp1_iter15_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire \and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire and_ln487_reg_1977_pp1_iter7_reg;
  wire and_ln487_reg_1977_pp1_iter8_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire \and_ln487_reg_1977_reg[0]_i_2_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_2_n_6 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_3 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_4 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_6 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_3 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_4 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_6 ;
  wire \ap_CS_fsm[1]_i_2__3_n_3 ;
  wire \ap_CS_fsm[1]_i_3__2_n_3 ;
  wire \ap_CS_fsm[1]_i_4__0_n_3 ;
  wire \ap_CS_fsm[1]_i_5__0_n_3 ;
  wire \ap_CS_fsm[2]_i_10_n_3 ;
  wire \ap_CS_fsm[2]_i_11_n_3 ;
  wire \ap_CS_fsm[2]_i_12_n_3 ;
  wire \ap_CS_fsm[2]_i_13_n_3 ;
  wire \ap_CS_fsm[2]_i_14_n_3 ;
  wire \ap_CS_fsm[2]_i_15_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[2]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_6 ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm122_out;
  wire ap_NS_fsm178_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_386;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_condition_pp1_exit_iter0_state18;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter15_reg_gate_n_3;
  wire ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter16;
  wire ap_enable_reg_pp1_iter17_i_1_n_3;
  wire ap_enable_reg_pp1_iter17_reg_0;
  wire ap_enable_reg_pp1_iter17_reg_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2_reg_r_n_3;
  wire ap_enable_reg_pp1_iter3_reg_r_n_3;
  wire ap_enable_reg_pp1_iter4_reg_r_n_3;
  wire ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter6_reg_gate_n_3;
  wire ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8_reg_0;
  wire ap_enable_reg_pp1_iter9;
  wire [62:3]ap_phi_mux_j_1_phi_fu_458_p4;
  wire ap_phi_mux_j_1_phi_fu_458_p41;
  wire [63:63]ap_phi_mux_j_1_phi_fu_458_p4__0;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_47888_out;
  wire \ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ;
  wire ap_predicate_op339_write_state35;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp277_fu_921_p2;
  wire cmp277_reg_1889;
  wire \cmp277_reg_1889[0]_i_10_n_3 ;
  wire \cmp277_reg_1889[0]_i_11_n_3 ;
  wire \cmp277_reg_1889[0]_i_12_n_3 ;
  wire \cmp277_reg_1889[0]_i_13_n_3 ;
  wire \cmp277_reg_1889[0]_i_14_n_3 ;
  wire \cmp277_reg_1889[0]_i_3_n_3 ;
  wire \cmp277_reg_1889[0]_i_4_n_3 ;
  wire \cmp277_reg_1889[0]_i_5_n_3 ;
  wire \cmp277_reg_1889[0]_i_7_n_3 ;
  wire \cmp277_reg_1889[0]_i_8_n_3 ;
  wire \cmp277_reg_1889[0]_i_9_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_1_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_1_n_6 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_4 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_6 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_4 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_6 ;
  wire cmp7515_fu_814_p2;
  wire cmp7515_reg_1816;
  wire \cmp7515_reg_1816[0]_i_10_n_3 ;
  wire \cmp7515_reg_1816[0]_i_11_n_3 ;
  wire \cmp7515_reg_1816[0]_i_12_n_3 ;
  wire \cmp7515_reg_1816[0]_i_13_n_3 ;
  wire \cmp7515_reg_1816[0]_i_14_n_3 ;
  wire \cmp7515_reg_1816[0]_i_15_n_3 ;
  wire \cmp7515_reg_1816[0]_i_16_n_3 ;
  wire \cmp7515_reg_1816[0]_i_17_n_3 ;
  wire \cmp7515_reg_1816[0]_i_20_n_3 ;
  wire \cmp7515_reg_1816[0]_i_21_n_3 ;
  wire \cmp7515_reg_1816[0]_i_22_n_3 ;
  wire \cmp7515_reg_1816[0]_i_23_n_3 ;
  wire \cmp7515_reg_1816[0]_i_24_n_3 ;
  wire \cmp7515_reg_1816[0]_i_25_n_3 ;
  wire \cmp7515_reg_1816[0]_i_26_n_3 ;
  wire \cmp7515_reg_1816[0]_i_27_n_3 ;
  wire \cmp7515_reg_1816[0]_i_29_n_3 ;
  wire \cmp7515_reg_1816[0]_i_30_n_3 ;
  wire \cmp7515_reg_1816[0]_i_31_n_3 ;
  wire \cmp7515_reg_1816[0]_i_32_n_3 ;
  wire \cmp7515_reg_1816[0]_i_33_n_3 ;
  wire \cmp7515_reg_1816[0]_i_34_n_3 ;
  wire \cmp7515_reg_1816[0]_i_35_n_3 ;
  wire \cmp7515_reg_1816[0]_i_36_n_3 ;
  wire \cmp7515_reg_1816[0]_i_37_n_3 ;
  wire \cmp7515_reg_1816[0]_i_38_n_3 ;
  wire \cmp7515_reg_1816[0]_i_39_n_3 ;
  wire \cmp7515_reg_1816[0]_i_3_n_3 ;
  wire \cmp7515_reg_1816[0]_i_40_n_3 ;
  wire \cmp7515_reg_1816[0]_i_41_n_3 ;
  wire \cmp7515_reg_1816[0]_i_42_n_3 ;
  wire \cmp7515_reg_1816[0]_i_43_n_3 ;
  wire \cmp7515_reg_1816[0]_i_44_n_3 ;
  wire \cmp7515_reg_1816[0]_i_45_n_3 ;
  wire \cmp7515_reg_1816[0]_i_47_n_3 ;
  wire \cmp7515_reg_1816[0]_i_48_n_3 ;
  wire \cmp7515_reg_1816[0]_i_49_n_3 ;
  wire \cmp7515_reg_1816[0]_i_4_n_3 ;
  wire \cmp7515_reg_1816[0]_i_50_n_3 ;
  wire \cmp7515_reg_1816[0]_i_51_n_3 ;
  wire \cmp7515_reg_1816[0]_i_52_n_3 ;
  wire \cmp7515_reg_1816[0]_i_53_n_3 ;
  wire \cmp7515_reg_1816[0]_i_54_n_3 ;
  wire \cmp7515_reg_1816[0]_i_56_n_3 ;
  wire \cmp7515_reg_1816[0]_i_57_n_3 ;
  wire \cmp7515_reg_1816[0]_i_58_n_3 ;
  wire \cmp7515_reg_1816[0]_i_59_n_3 ;
  wire \cmp7515_reg_1816[0]_i_5_n_3 ;
  wire \cmp7515_reg_1816[0]_i_60_n_3 ;
  wire \cmp7515_reg_1816[0]_i_61_n_3 ;
  wire \cmp7515_reg_1816[0]_i_62_n_3 ;
  wire \cmp7515_reg_1816[0]_i_63_n_3 ;
  wire \cmp7515_reg_1816[0]_i_64_n_3 ;
  wire \cmp7515_reg_1816[0]_i_65_n_3 ;
  wire \cmp7515_reg_1816[0]_i_66_n_3 ;
  wire \cmp7515_reg_1816[0]_i_67_n_3 ;
  wire \cmp7515_reg_1816[0]_i_68_n_3 ;
  wire \cmp7515_reg_1816[0]_i_69_n_3 ;
  wire \cmp7515_reg_1816[0]_i_6_n_3 ;
  wire \cmp7515_reg_1816[0]_i_70_n_3 ;
  wire \cmp7515_reg_1816[0]_i_71_n_3 ;
  wire \cmp7515_reg_1816[0]_i_7_n_3 ;
  wire \cmp7515_reg_1816[0]_i_8_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_1_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_1_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_6 ;
  wire cmp89_fu_910_p2;
  wire cmp89_reg_1874;
  wire \cmp89_reg_1874[0]_i_10_n_3 ;
  wire \cmp89_reg_1874[0]_i_11_n_3 ;
  wire \cmp89_reg_1874[0]_i_12_n_3 ;
  wire \cmp89_reg_1874[0]_i_13_n_3 ;
  wire \cmp89_reg_1874[0]_i_14_n_3 ;
  wire \cmp89_reg_1874[0]_i_3_n_3 ;
  wire \cmp89_reg_1874[0]_i_4_n_3 ;
  wire \cmp89_reg_1874[0]_i_5_n_3 ;
  wire \cmp89_reg_1874[0]_i_7_n_3 ;
  wire \cmp89_reg_1874[0]_i_8_n_3 ;
  wire \cmp89_reg_1874[0]_i_9_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_1_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_1_n_6 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_4 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_6 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_4 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_6 ;
  wire cmp_i_i235_i_fu_936_p2;
  wire cmp_i_i235_i_reg_1901;
  wire \cmp_i_i235_i_reg_1901[0]_i_1_n_3 ;
  wire [16:0]conv_i_i202_i_phi_reg_466;
  wire conv_i_i202_i_phi_reg_4660;
  wire [7:0]d0;
  wire first_row_index_5_reg_415;
  wire \first_row_index_5_reg_415[0]_i_10_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_11_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_15_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_18_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_1_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_4_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_5_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_6_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_7_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_9_n_3 ;
  wire [31:0]first_row_index_5_reg_415_reg;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_21_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_21_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_10 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_7 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_8 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_9 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_9 ;
  wire [31:0]first_row_index_fu_1570_p2;
  wire grp_fu_1630_ce;
  wire [11:10]grp_fu_1630_p1;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_ready;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg;
  wire [41:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
  wire grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3;
  wire [47:0]grp_xfUDivResize_fu_563_ap_return;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire grp_xfUDivResize_fu_563_n_7;
  wire i_1_reg_404;
  wire \i_1_reg_404_reg_n_3_[0] ;
  wire \i_1_reg_404_reg_n_3_[10] ;
  wire \i_1_reg_404_reg_n_3_[11] ;
  wire \i_1_reg_404_reg_n_3_[12] ;
  wire \i_1_reg_404_reg_n_3_[13] ;
  wire \i_1_reg_404_reg_n_3_[14] ;
  wire \i_1_reg_404_reg_n_3_[15] ;
  wire \i_1_reg_404_reg_n_3_[16] ;
  wire \i_1_reg_404_reg_n_3_[17] ;
  wire \i_1_reg_404_reg_n_3_[18] ;
  wire \i_1_reg_404_reg_n_3_[19] ;
  wire \i_1_reg_404_reg_n_3_[1] ;
  wire \i_1_reg_404_reg_n_3_[20] ;
  wire \i_1_reg_404_reg_n_3_[21] ;
  wire \i_1_reg_404_reg_n_3_[22] ;
  wire \i_1_reg_404_reg_n_3_[23] ;
  wire \i_1_reg_404_reg_n_3_[24] ;
  wire \i_1_reg_404_reg_n_3_[25] ;
  wire \i_1_reg_404_reg_n_3_[26] ;
  wire \i_1_reg_404_reg_n_3_[27] ;
  wire \i_1_reg_404_reg_n_3_[28] ;
  wire \i_1_reg_404_reg_n_3_[29] ;
  wire \i_1_reg_404_reg_n_3_[2] ;
  wire \i_1_reg_404_reg_n_3_[30] ;
  wire \i_1_reg_404_reg_n_3_[31] ;
  wire \i_1_reg_404_reg_n_3_[3] ;
  wire \i_1_reg_404_reg_n_3_[4] ;
  wire \i_1_reg_404_reg_n_3_[5] ;
  wire \i_1_reg_404_reg_n_3_[6] ;
  wire \i_1_reg_404_reg_n_3_[7] ;
  wire \i_1_reg_404_reg_n_3_[8] ;
  wire \i_1_reg_404_reg_n_3_[9] ;
  wire [31:0]i_2_fu_890_p2;
  wire [31:0]i_2_reg_1860;
  wire \i_2_reg_1860_reg[12]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[31]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[31]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_6 ;
  wire i_reg_3820;
  wire \i_reg_382[0]_i_1_n_3 ;
  wire \i_reg_382_reg_n_3_[0] ;
  wire icmp_ln1494_fu_1148_p2;
  wire icmp_ln1494_reg_1985;
  wire \icmp_ln1494_reg_1985[0]_i_1_n_3 ;
  wire \icmp_ln332_reg_1713[0]_i_1_n_3 ;
  wire \icmp_ln332_reg_1713_reg_n_3_[0] ;
  wire icmp_ln382_fu_896_p2;
  wire icmp_ln382_reg_1865;
  wire \icmp_ln382_reg_1865[0]_i_10_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_12_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_13_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_14_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_15_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_16_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_17_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_18_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_19_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_21_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_22_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_23_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_24_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_25_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_26_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_27_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_28_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_29_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_30_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_31_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_32_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_33_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_34_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_35_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_36_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_3_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_4_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_5_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_6_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_7_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_8_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_9_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_0 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_6 ;
  wire \icmp_ln389_reg_1943[0]_i_10_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_11_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_15_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_16_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_17_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_18_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_28_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_29_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_30_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_31_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_41_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_42_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_43_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_44_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_4_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_56_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_57_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_58_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_59_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_5_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_7_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_81_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_82_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_83_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_8_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_9_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ;
  wire icmp_ln389_reg_1943_pp1_iter16_reg;
  wire icmp_ln389_reg_1943_pp1_iter1_reg;
  wire \icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_2_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_6 ;
  wire \icmp_ln389_reg_1943_reg_n_3_[0] ;
  wire icmp_ln408_fu_1053_p2;
  wire icmp_ln489_fu_1063_p2;
  wire icmp_ln489_reg_1951;
  wire \icmp_ln489_reg_1951[0]_i_10_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_11_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_13_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_14_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_15_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_16_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_17_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_18_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_19_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_1_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_20_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_22_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_23_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_24_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_25_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_26_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_27_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_28_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_29_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_31_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_32_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_33_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_34_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_35_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_36_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_37_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_38_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_40_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_41_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_42_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_43_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_44_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_45_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_46_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_47_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_49_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_4_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_50_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_51_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_52_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_53_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_54_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_55_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_56_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_58_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_59_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_5_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_60_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_61_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_62_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_63_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_64_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_65_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_66_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_67_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_68_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_69_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_6_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_70_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_71_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_72_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_73_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_7_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_8_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_9_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire \icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter15_reg;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire icmp_ln489_reg_1951_pp1_iter1_reg;
  wire \icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter7_reg;
  wire icmp_ln489_reg_1951_pp1_iter8_reg;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_6 ;
  wire icmp_ln851_3_fu_1468_p2;
  wire icmp_ln851_3_reg_2149;
  wire icmp_ln851_3_reg_21490;
  wire icmp_ln851_reg_1906;
  wire icmp_ln870_1_fu_1529_p2;
  wire icmp_ln870_2_fu_1124_p2;
  wire icmp_ln870_2_reg_1971;
  wire \icmp_ln870_2_reg_1971[0]_i_1_n_3 ;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire \icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ;
  wire \icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ;
  wire icmp_ln870_2_reg_1971_pp1_iter9_reg;
  wire icmp_ln870_3_fu_1134_p2;
  wire icmp_ln870_fu_1519_p2;
  wire icmp_ln882_1_fu_1031_p2;
  wire icmp_ln882_fu_1565_p2;
  wire in_mat_data_empty_n;
  wire \indexx_pre_V_1_reg_1835[22]_i_1_n_3 ;
  wire [19:0]indexx_pre_V_1_reg_1835_reg;
  wire [16:0]indexy_V_fu_170;
  wire \indexy_pre_V_reg_1911[0]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[10]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[11]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[1]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[24]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[25]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[26]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[27]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[28]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[29]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[2]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[30]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[31]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[32]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[33]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[34]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[35]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[36]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[37]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[38]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[3]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[4]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[5]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[6]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[7]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[8]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[9]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[0] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[10] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[11] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[1] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[2] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[3] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[4] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[5] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[6] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[7] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[8] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[9] ;
  wire indvar_flatten_reg_371;
  wire indvar_flatten_reg_3710;
  wire \indvar_flatten_reg_371[0]_i_2_n_3 ;
  wire [32:0]indvar_flatten_reg_371_reg;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire j_1_reg_451;
  wire j_1_reg_4510;
  wire [6:0]j_1_reg_451_pp1_iter1_reg;
  wire \j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ;
  wire [6:0]j_1_reg_451_pp1_iter7_reg;
  wire \j_1_reg_451_reg_n_3_[0] ;
  wire \j_1_reg_451_reg_n_3_[10] ;
  wire \j_1_reg_451_reg_n_3_[11] ;
  wire \j_1_reg_451_reg_n_3_[12] ;
  wire \j_1_reg_451_reg_n_3_[13] ;
  wire \j_1_reg_451_reg_n_3_[14] ;
  wire \j_1_reg_451_reg_n_3_[15] ;
  wire \j_1_reg_451_reg_n_3_[16] ;
  wire \j_1_reg_451_reg_n_3_[17] ;
  wire \j_1_reg_451_reg_n_3_[18] ;
  wire \j_1_reg_451_reg_n_3_[19] ;
  wire \j_1_reg_451_reg_n_3_[1] ;
  wire \j_1_reg_451_reg_n_3_[20] ;
  wire \j_1_reg_451_reg_n_3_[21] ;
  wire \j_1_reg_451_reg_n_3_[22] ;
  wire \j_1_reg_451_reg_n_3_[23] ;
  wire \j_1_reg_451_reg_n_3_[24] ;
  wire \j_1_reg_451_reg_n_3_[25] ;
  wire \j_1_reg_451_reg_n_3_[26] ;
  wire \j_1_reg_451_reg_n_3_[27] ;
  wire \j_1_reg_451_reg_n_3_[28] ;
  wire \j_1_reg_451_reg_n_3_[29] ;
  wire \j_1_reg_451_reg_n_3_[2] ;
  wire \j_1_reg_451_reg_n_3_[30] ;
  wire \j_1_reg_451_reg_n_3_[31] ;
  wire \j_1_reg_451_reg_n_3_[32] ;
  wire \j_1_reg_451_reg_n_3_[33] ;
  wire \j_1_reg_451_reg_n_3_[34] ;
  wire \j_1_reg_451_reg_n_3_[35] ;
  wire \j_1_reg_451_reg_n_3_[36] ;
  wire \j_1_reg_451_reg_n_3_[37] ;
  wire \j_1_reg_451_reg_n_3_[38] ;
  wire \j_1_reg_451_reg_n_3_[39] ;
  wire \j_1_reg_451_reg_n_3_[3] ;
  wire \j_1_reg_451_reg_n_3_[40] ;
  wire \j_1_reg_451_reg_n_3_[41] ;
  wire \j_1_reg_451_reg_n_3_[42] ;
  wire \j_1_reg_451_reg_n_3_[43] ;
  wire \j_1_reg_451_reg_n_3_[44] ;
  wire \j_1_reg_451_reg_n_3_[45] ;
  wire \j_1_reg_451_reg_n_3_[46] ;
  wire \j_1_reg_451_reg_n_3_[47] ;
  wire \j_1_reg_451_reg_n_3_[48] ;
  wire \j_1_reg_451_reg_n_3_[49] ;
  wire \j_1_reg_451_reg_n_3_[4] ;
  wire \j_1_reg_451_reg_n_3_[50] ;
  wire \j_1_reg_451_reg_n_3_[51] ;
  wire \j_1_reg_451_reg_n_3_[52] ;
  wire \j_1_reg_451_reg_n_3_[53] ;
  wire \j_1_reg_451_reg_n_3_[54] ;
  wire \j_1_reg_451_reg_n_3_[55] ;
  wire \j_1_reg_451_reg_n_3_[56] ;
  wire \j_1_reg_451_reg_n_3_[57] ;
  wire \j_1_reg_451_reg_n_3_[58] ;
  wire \j_1_reg_451_reg_n_3_[59] ;
  wire \j_1_reg_451_reg_n_3_[5] ;
  wire \j_1_reg_451_reg_n_3_[60] ;
  wire \j_1_reg_451_reg_n_3_[61] ;
  wire \j_1_reg_451_reg_n_3_[62] ;
  wire \j_1_reg_451_reg_n_3_[63] ;
  wire \j_1_reg_451_reg_n_3_[6] ;
  wire \j_1_reg_451_reg_n_3_[7] ;
  wire \j_1_reg_451_reg_n_3_[8] ;
  wire \j_1_reg_451_reg_n_3_[9] ;
  wire [31:0]j_reg_393;
  wire \j_reg_393[0]_i_10_n_3 ;
  wire \j_reg_393[0]_i_11_n_3 ;
  wire \j_reg_393[0]_i_12_n_3 ;
  wire \j_reg_393[0]_i_13_n_3 ;
  wire \j_reg_393[0]_i_14_n_3 ;
  wire \j_reg_393[0]_i_15_n_3 ;
  wire \j_reg_393[0]_i_4_n_3 ;
  wire \j_reg_393[0]_i_5_n_3 ;
  wire \j_reg_393[0]_i_6_n_3 ;
  wire \j_reg_393[0]_i_8_n_3 ;
  wire \j_reg_393[0]_i_9_n_3 ;
  wire \j_reg_393_reg[0]_i_2_n_4 ;
  wire \j_reg_393_reg[0]_i_2_n_5 ;
  wire \j_reg_393_reg[0]_i_2_n_6 ;
  wire \j_reg_393_reg[0]_i_3_n_3 ;
  wire \j_reg_393_reg[0]_i_3_n_4 ;
  wire \j_reg_393_reg[0]_i_3_n_5 ;
  wire \j_reg_393_reg[0]_i_3_n_6 ;
  wire \j_reg_393_reg[0]_i_7_n_3 ;
  wire \j_reg_393_reg[0]_i_7_n_4 ;
  wire \j_reg_393_reg[0]_i_7_n_5 ;
  wire \j_reg_393_reg[0]_i_7_n_6 ;
  wire \j_reg_393_reg[12]_i_1_n_3 ;
  wire \j_reg_393_reg[12]_i_1_n_4 ;
  wire \j_reg_393_reg[12]_i_1_n_5 ;
  wire \j_reg_393_reg[12]_i_1_n_6 ;
  wire \j_reg_393_reg[16]_i_1_n_3 ;
  wire \j_reg_393_reg[16]_i_1_n_4 ;
  wire \j_reg_393_reg[16]_i_1_n_5 ;
  wire \j_reg_393_reg[16]_i_1_n_6 ;
  wire \j_reg_393_reg[20]_i_1_n_3 ;
  wire \j_reg_393_reg[20]_i_1_n_4 ;
  wire \j_reg_393_reg[20]_i_1_n_5 ;
  wire \j_reg_393_reg[20]_i_1_n_6 ;
  wire \j_reg_393_reg[24]_i_1_n_3 ;
  wire \j_reg_393_reg[24]_i_1_n_4 ;
  wire \j_reg_393_reg[24]_i_1_n_5 ;
  wire \j_reg_393_reg[24]_i_1_n_6 ;
  wire \j_reg_393_reg[28]_i_1_n_3 ;
  wire \j_reg_393_reg[28]_i_1_n_4 ;
  wire \j_reg_393_reg[28]_i_1_n_5 ;
  wire \j_reg_393_reg[28]_i_1_n_6 ;
  wire \j_reg_393_reg[31]_i_3_n_5 ;
  wire \j_reg_393_reg[31]_i_3_n_6 ;
  wire \j_reg_393_reg[4]_i_1_n_3 ;
  wire \j_reg_393_reg[4]_i_1_n_4 ;
  wire \j_reg_393_reg[4]_i_1_n_5 ;
  wire \j_reg_393_reg[4]_i_1_n_6 ;
  wire \j_reg_393_reg[8]_i_1_n_3 ;
  wire \j_reg_393_reg[8]_i_1_n_4 ;
  wire \j_reg_393_reg[8]_i_1_n_5 ;
  wire \j_reg_393_reg[8]_i_1_n_6 ;
  wire line_buffer_V_0_0_U_n_10;
  wire line_buffer_V_0_0_U_n_11;
  wire line_buffer_V_0_0_U_n_20;
  wire line_buffer_V_0_0_U_n_21;
  wire line_buffer_V_0_0_U_n_22;
  wire line_buffer_V_0_0_U_n_23;
  wire line_buffer_V_0_0_U_n_24;
  wire line_buffer_V_0_0_U_n_25;
  wire line_buffer_V_0_0_U_n_26;
  wire line_buffer_V_0_0_U_n_27;
  wire line_buffer_V_0_0_U_n_4;
  wire line_buffer_V_0_0_U_n_5;
  wire line_buffer_V_0_0_U_n_6;
  wire line_buffer_V_0_0_U_n_7;
  wire line_buffer_V_0_0_U_n_8;
  wire line_buffer_V_0_0_U_n_9;
  wire [6:0]line_buffer_V_0_0_addr_2_gep_fu_364_p3;
  wire [6:0]line_buffer_V_0_0_address0;
  wire line_buffer_V_0_0_ce0;
  wire [7:0]line_buffer_V_0_0_q1;
  wire [7:0]line_buffer_V_0_0_q2;
  wire line_buffer_V_1_0_U_n_3;
  wire line_buffer_V_1_0_U_n_5;
  wire line_buffer_V_1_0_U_n_6;
  wire line_buffer_V_1_0_U_n_7;
  wire line_buffer_V_1_0_U_n_8;
  wire [7:0]line_buffer_V_1_0_q1;
  wire [7:0]line_buffer_V_1_0_q2;
  wire line_buffer_V_2_0_U_n_10;
  wire line_buffer_V_2_0_U_n_11;
  wire line_buffer_V_2_0_U_n_12;
  wire line_buffer_V_2_0_U_n_21;
  wire line_buffer_V_2_0_U_n_22;
  wire line_buffer_V_2_0_U_n_23;
  wire line_buffer_V_2_0_U_n_24;
  wire line_buffer_V_2_0_U_n_25;
  wire line_buffer_V_2_0_U_n_26;
  wire line_buffer_V_2_0_U_n_27;
  wire line_buffer_V_2_0_U_n_28;
  wire line_buffer_V_2_0_U_n_5;
  wire line_buffer_V_2_0_U_n_6;
  wire line_buffer_V_2_0_U_n_7;
  wire line_buffer_V_2_0_U_n_8;
  wire line_buffer_V_2_0_U_n_9;
  wire [7:0]line_buffer_V_2_0_q1;
  wire [7:0]line_buffer_V_2_0_q2;
  wire [31:0]loop_row_count_fu_788_p3;
  wire [31:0]loop_row_count_reg_1801;
  wire \loop_row_count_reg_1801[31]_i_10_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_11_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_13_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_14_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_15_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_16_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_17_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_18_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_19_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_20_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_22_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_23_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_24_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_25_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_26_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_27_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_28_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_29_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_30_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_31_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_32_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_33_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_34_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_35_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_36_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_37_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_4_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_5_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_6_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_7_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_8_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_9_n_3 ;
  wire [31:0]\loop_row_count_reg_1801_reg[31]_0 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_6 ;
  wire mOutPtr110_out;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mac_muladd_12ns_10s_22s_23_4_1_U83_n_6;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_10;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_11;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_12;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_13;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_14;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_15;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_16;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_17;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_18;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_19;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_20;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_21;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_22;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_23;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_24;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_3;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_4;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_5;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_6;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_7;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_8;
  wire mac_muladd_12ns_9s_21s_22_4_1_U82_n_9;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_10;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_11;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_12;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_13;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_14;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_3;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_4;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_5;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_6;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_7;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_8;
  wire mul_mul_12ns_12ns_24_4_1_U80_n_9;
  wire mul_mul_12ns_9s_21_4_1_U81_n_10;
  wire mul_mul_12ns_9s_21_4_1_U81_n_11;
  wire mul_mul_12ns_9s_21_4_1_U81_n_12;
  wire mul_mul_12ns_9s_21_4_1_U81_n_13;
  wire mul_mul_12ns_9s_21_4_1_U81_n_14;
  wire mul_mul_12ns_9s_21_4_1_U81_n_15;
  wire mul_mul_12ns_9s_21_4_1_U81_n_16;
  wire mul_mul_12ns_9s_21_4_1_U81_n_17;
  wire mul_mul_12ns_9s_21_4_1_U81_n_18;
  wire mul_mul_12ns_9s_21_4_1_U81_n_19;
  wire mul_mul_12ns_9s_21_4_1_U81_n_20;
  wire mul_mul_12ns_9s_21_4_1_U81_n_21;
  wire mul_mul_12ns_9s_21_4_1_U81_n_22;
  wire mul_mul_12ns_9s_21_4_1_U81_n_23;
  wire mul_mul_12ns_9s_21_4_1_U81_n_3;
  wire mul_mul_12ns_9s_21_4_1_U81_n_4;
  wire mul_mul_12ns_9s_21_4_1_U81_n_5;
  wire mul_mul_12ns_9s_21_4_1_U81_n_6;
  wire mul_mul_12ns_9s_21_4_1_U81_n_7;
  wire mul_mul_12ns_9s_21_4_1_U81_n_8;
  wire mul_mul_12ns_9s_21_4_1_U81_n_9;
  wire [16:0]nextYScale_V_fu_166;
  wire nextYScale_V_fu_1661;
  wire \nextYScale_V_fu_166[0]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[10]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[11]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[12]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[13]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[14]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[15]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[16]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[1]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[2]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[3]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[4]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[5]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[6]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[7]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[8]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[9]_i_1_n_3 ;
  wire not_cmp_i_i176_fu_1256_p2;
  wire not_cmp_i_i176_reg_1996;
  wire not_cmp_i_i176_reg_19960;
  wire \not_cmp_i_i176_reg_1996[0]_i_10_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_11_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_12_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_13_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_14_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_15_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_16_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_17_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_18_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_19_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_1_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_20_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_21_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_22_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_4_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_5_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_6_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_8_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_9_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_2_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_2_n_6 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_4 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_6 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_4 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_6 ;
  wire [31:0]op2_assign_1_fu_926_p2;
  wire [31:0]op2_assign_1_reg_1895;
  wire \op2_assign_1_reg_1895[11]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_6 ;
  wire [31:0]op2_assign_fu_915_p2;
  wire [31:0]op2_assign_reg_1881;
  wire \op2_assign_reg_1881[12]_i_2_n_3 ;
  wire \op2_assign_reg_1881[12]_i_3_n_3 ;
  wire \op2_assign_reg_1881[12]_i_4_n_3 ;
  wire \op2_assign_reg_1881[12]_i_5_n_3 ;
  wire \op2_assign_reg_1881[16]_i_2_n_3 ;
  wire \op2_assign_reg_1881[16]_i_3_n_3 ;
  wire \op2_assign_reg_1881[16]_i_4_n_3 ;
  wire \op2_assign_reg_1881[16]_i_5_n_3 ;
  wire \op2_assign_reg_1881[20]_i_2_n_3 ;
  wire \op2_assign_reg_1881[20]_i_3_n_3 ;
  wire \op2_assign_reg_1881[20]_i_4_n_3 ;
  wire \op2_assign_reg_1881[20]_i_5_n_3 ;
  wire \op2_assign_reg_1881[24]_i_2_n_3 ;
  wire \op2_assign_reg_1881[24]_i_3_n_3 ;
  wire \op2_assign_reg_1881[24]_i_4_n_3 ;
  wire \op2_assign_reg_1881[24]_i_5_n_3 ;
  wire \op2_assign_reg_1881[28]_i_2_n_3 ;
  wire \op2_assign_reg_1881[28]_i_3_n_3 ;
  wire \op2_assign_reg_1881[28]_i_4_n_3 ;
  wire \op2_assign_reg_1881[28]_i_5_n_3 ;
  wire \op2_assign_reg_1881[31]_i_2_n_3 ;
  wire \op2_assign_reg_1881[31]_i_3_n_3 ;
  wire \op2_assign_reg_1881[31]_i_4_n_3 ;
  wire \op2_assign_reg_1881[4]_i_2_n_3 ;
  wire \op2_assign_reg_1881[4]_i_3_n_3 ;
  wire \op2_assign_reg_1881[4]_i_4_n_3 ;
  wire \op2_assign_reg_1881[4]_i_5_n_3 ;
  wire \op2_assign_reg_1881[8]_i_2_n_3 ;
  wire \op2_assign_reg_1881[8]_i_3_n_3 ;
  wire \op2_assign_reg_1881[8]_i_4_n_3 ;
  wire \op2_assign_reg_1881[8]_i_5_n_3 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[31]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[31]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_6 ;
  wire out_mat_data_full_n;
  wire output_rows_count_reg_427;
  wire \output_rows_count_reg_427[0]_i_11_n_3 ;
  wire \output_rows_count_reg_427[0]_i_12_n_3 ;
  wire \output_rows_count_reg_427[0]_i_13_n_3 ;
  wire \output_rows_count_reg_427[0]_i_15_n_3 ;
  wire \output_rows_count_reg_427[0]_i_16_n_3 ;
  wire \output_rows_count_reg_427[0]_i_17_n_3 ;
  wire \output_rows_count_reg_427[0]_i_18_n_3 ;
  wire \output_rows_count_reg_427[0]_i_20_n_3 ;
  wire \output_rows_count_reg_427[0]_i_21_n_3 ;
  wire \output_rows_count_reg_427[0]_i_22_n_3 ;
  wire \output_rows_count_reg_427[0]_i_23_n_3 ;
  wire \output_rows_count_reg_427[0]_i_24_n_3 ;
  wire \output_rows_count_reg_427[0]_i_25_n_3 ;
  wire \output_rows_count_reg_427[0]_i_26_n_3 ;
  wire \output_rows_count_reg_427[0]_i_27_n_3 ;
  wire \output_rows_count_reg_427[0]_i_28_n_3 ;
  wire \output_rows_count_reg_427[0]_i_29_n_3 ;
  wire \output_rows_count_reg_427[0]_i_30_n_3 ;
  wire \output_rows_count_reg_427[0]_i_31_n_3 ;
  wire \output_rows_count_reg_427[0]_i_32_n_3 ;
  wire \output_rows_count_reg_427[0]_i_5_n_3 ;
  wire \output_rows_count_reg_427[0]_i_7_n_3 ;
  wire \output_rows_count_reg_427[0]_i_8_n_3 ;
  wire \output_rows_count_reg_427[0]_i_9_n_3 ;
  wire [31:0]output_rows_count_reg_427_reg;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_10 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_7 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_8 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_9 ;
  wire \output_rows_count_reg_427_reg[0]_i_3_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_3_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_4_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_4_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_6 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_9 ;
  wire [7:0]p_0_in;
  wire p_1_in;
  wire [31:0]p_1_in__0;
  wire p_69_in;
  wire p_76_in;
  wire p_Result_s_reg_1917;
  wire \p_Result_s_reg_1917[0]_i_1_n_3 ;
  wire [7:0]p_Val2_s_reg_2082;
  wire p_Val2_s_reg_20820;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire r_stage_reg_r_1;
  wire ram0_reg_i_30_n_3;
  wire [7:0]\read_pixel_fu_162_reg[7]_0 ;
  wire [7:0]\read_pixel_fu_162_reg[7]_1 ;
  wire [31:1]read_rows_count_1_fu_1590_p2;
  wire [31:0]read_rows_count_reg_439;
  wire \read_rows_count_reg_439[31]_i_10_n_3 ;
  wire \read_rows_count_reg_439[31]_i_11_n_3 ;
  wire \read_rows_count_reg_439[31]_i_12_n_3 ;
  wire \read_rows_count_reg_439[31]_i_13_n_3 ;
  wire \read_rows_count_reg_439[31]_i_15_n_3 ;
  wire \read_rows_count_reg_439[31]_i_16_n_3 ;
  wire \read_rows_count_reg_439[31]_i_17_n_3 ;
  wire \read_rows_count_reg_439[31]_i_18_n_3 ;
  wire \read_rows_count_reg_439[31]_i_19_n_3 ;
  wire \read_rows_count_reg_439[31]_i_1_n_3 ;
  wire \read_rows_count_reg_439[31]_i_20_n_3 ;
  wire \read_rows_count_reg_439[31]_i_21_n_3 ;
  wire \read_rows_count_reg_439[31]_i_22_n_3 ;
  wire \read_rows_count_reg_439[31]_i_24_n_3 ;
  wire \read_rows_count_reg_439[31]_i_25_n_3 ;
  wire \read_rows_count_reg_439[31]_i_26_n_3 ;
  wire \read_rows_count_reg_439[31]_i_27_n_3 ;
  wire \read_rows_count_reg_439[31]_i_28_n_3 ;
  wire \read_rows_count_reg_439[31]_i_29_n_3 ;
  wire \read_rows_count_reg_439[31]_i_30_n_3 ;
  wire \read_rows_count_reg_439[31]_i_31_n_3 ;
  wire \read_rows_count_reg_439[31]_i_32_n_3 ;
  wire \read_rows_count_reg_439[31]_i_33_n_3 ;
  wire \read_rows_count_reg_439[31]_i_34_n_3 ;
  wire \read_rows_count_reg_439[31]_i_35_n_3 ;
  wire \read_rows_count_reg_439[31]_i_36_n_3 ;
  wire \read_rows_count_reg_439[31]_i_37_n_3 ;
  wire \read_rows_count_reg_439[31]_i_38_n_3 ;
  wire \read_rows_count_reg_439[31]_i_39_n_3 ;
  wire \read_rows_count_reg_439[31]_i_6_n_3 ;
  wire \read_rows_count_reg_439[31]_i_7_n_3 ;
  wire \read_rows_count_reg_439[31]_i_8_n_3 ;
  wire \read_rows_count_reg_439[31]_i_9_n_3 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_4_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_4_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_6 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_6 ;
  wire [41:0]reg_606;
  wire reg_6060;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  wire [9:0]ret_9_fu_1381_p2;
  wire [9:0]ret_9_reg_2087;
  wire \ret_9_reg_2087[3]_i_10_n_3 ;
  wire \ret_9_reg_2087[3]_i_2_n_3 ;
  wire \ret_9_reg_2087[3]_i_3_n_3 ;
  wire \ret_9_reg_2087[3]_i_4_n_3 ;
  wire \ret_9_reg_2087[3]_i_5_n_3 ;
  wire \ret_9_reg_2087[3]_i_6_n_3 ;
  wire \ret_9_reg_2087[3]_i_7_n_3 ;
  wire \ret_9_reg_2087[3]_i_8_n_3 ;
  wire \ret_9_reg_2087[3]_i_9_n_3 ;
  wire \ret_9_reg_2087[7]_i_10_n_3 ;
  wire \ret_9_reg_2087[7]_i_11_n_3 ;
  wire \ret_9_reg_2087[7]_i_12_n_3 ;
  wire \ret_9_reg_2087[7]_i_13_n_3 ;
  wire \ret_9_reg_2087[7]_i_14_n_3 ;
  wire \ret_9_reg_2087[7]_i_15_n_3 ;
  wire \ret_9_reg_2087[7]_i_16_n_3 ;
  wire \ret_9_reg_2087[7]_i_17_n_3 ;
  wire \ret_9_reg_2087[7]_i_2_n_3 ;
  wire \ret_9_reg_2087[7]_i_3_n_3 ;
  wire \ret_9_reg_2087[7]_i_4_n_3 ;
  wire \ret_9_reg_2087[7]_i_5_n_3 ;
  wire \ret_9_reg_2087[7]_i_6_n_3 ;
  wire \ret_9_reg_2087[7]_i_7_n_3 ;
  wire \ret_9_reg_2087[7]_i_8_n_3 ;
  wire \ret_9_reg_2087[7]_i_9_n_3 ;
  wire \ret_9_reg_2087[9]_i_2_n_3 ;
  wire \ret_9_reg_2087[9]_i_3_n_3 ;
  wire \ret_9_reg_2087[9]_i_4_n_3 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_3 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_4 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_5 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_6 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_3 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_4 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_5 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_6 ;
  wire \ret_9_reg_2087_reg[9]_i_1_n_6 ;
  wire [16:0]ret_V_15_fu_1020_p3;
  wire [16:0]ret_V_15_reg_1927;
  wire \ret_V_15_reg_1927[11]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[16]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[16]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_11_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_12_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_13_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_14_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_16_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_17_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_18_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_19_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_21_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_22_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_23_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_24_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_26_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_27_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_28_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_29_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_30_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_31_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_32_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_33_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_7_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_8_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_6_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_9_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_9_n_6 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_6 ;
  wire [16:0]ret_V_16_reg_1961;
  wire \ret_V_16_reg_1961[3]_i_2_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_3_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_4_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_5_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_6_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_7_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_8_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_9_n_3 ;
  wire [16:0]ret_V_16_reg_1961_pp1_iter16_reg;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[16]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_9 ;
  wire [6:0]ret_V_17_reg_1990;
  wire \ret_V_17_reg_1990[0]_i_2_n_3 ;
  wire \ret_V_17_reg_1990[1]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[2]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[3]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[4]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[5]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[6]_i_1_n_3 ;
  wire [16:0]ret_V_cast_fu_955_p4;
  wire [37:0]rhs_cast_reg_1820;
  wire [37:0]rhs_reg_1791;
  wire [47:0]scalex_V_reg_1771;
  wire [0:0]select_ln332_1_reg_1722;
  wire \select_ln332_1_reg_1722[0]_i_1_n_3 ;
  wire \select_ln332_1_reg_1722[0]_i_2_n_3 ;
  wire [6:0]select_ln332_fu_682_p3;
  wire [31:7]select_ln332_fu_682_p3__0;
  wire [6:0]select_ln332_reg_1717;
  wire select_ln332_reg_17170;
  wire \select_ln332_reg_1717[6]_i_1_n_3 ;
  wire [32:0]sext_ln293_reg_1796;
  wire [31:0]\sext_ln293_reg_1796_reg[32]_0 ;
  wire [32:0]sext_ln382_reg_1845;
  wire [31:0]\sext_ln382_reg_1845_reg[32]_0 ;
  wire \shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ;
  wire [1:0]shl_i_i_i216_i_reg_1840_reg;
  wire [53:24]shl_i_i_i_i233_i_reg_1825;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 ;
  wire [31:2]shl_i_i_i_i_i_reg_1830_reg;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ;
  wire slt_fu_901_p2;
  wire \slt_reg_1869[0]_i_10_n_3 ;
  wire \slt_reg_1869[0]_i_11_n_3 ;
  wire \slt_reg_1869[0]_i_13_n_3 ;
  wire \slt_reg_1869[0]_i_14_n_3 ;
  wire \slt_reg_1869[0]_i_15_n_3 ;
  wire \slt_reg_1869[0]_i_16_n_3 ;
  wire \slt_reg_1869[0]_i_17_n_3 ;
  wire \slt_reg_1869[0]_i_18_n_3 ;
  wire \slt_reg_1869[0]_i_19_n_3 ;
  wire \slt_reg_1869[0]_i_1_n_3 ;
  wire \slt_reg_1869[0]_i_20_n_3 ;
  wire \slt_reg_1869[0]_i_22_n_3 ;
  wire \slt_reg_1869[0]_i_23_n_3 ;
  wire \slt_reg_1869[0]_i_24_n_3 ;
  wire \slt_reg_1869[0]_i_25_n_3 ;
  wire \slt_reg_1869[0]_i_26_n_3 ;
  wire \slt_reg_1869[0]_i_27_n_3 ;
  wire \slt_reg_1869[0]_i_28_n_3 ;
  wire \slt_reg_1869[0]_i_29_n_3 ;
  wire \slt_reg_1869[0]_i_30_n_3 ;
  wire \slt_reg_1869[0]_i_31_n_3 ;
  wire \slt_reg_1869[0]_i_32_n_3 ;
  wire \slt_reg_1869[0]_i_33_n_3 ;
  wire \slt_reg_1869[0]_i_34_n_3 ;
  wire \slt_reg_1869[0]_i_35_n_3 ;
  wire \slt_reg_1869[0]_i_36_n_3 ;
  wire \slt_reg_1869[0]_i_37_n_3 ;
  wire \slt_reg_1869[0]_i_4_n_3 ;
  wire \slt_reg_1869[0]_i_5_n_3 ;
  wire \slt_reg_1869[0]_i_6_n_3 ;
  wire \slt_reg_1869[0]_i_7_n_3 ;
  wire \slt_reg_1869[0]_i_8_n_3 ;
  wire \slt_reg_1869[0]_i_9_n_3 ;
  wire \slt_reg_1869_reg[0]_i_12_n_3 ;
  wire \slt_reg_1869_reg[0]_i_12_n_4 ;
  wire \slt_reg_1869_reg[0]_i_12_n_5 ;
  wire \slt_reg_1869_reg[0]_i_12_n_6 ;
  wire \slt_reg_1869_reg[0]_i_21_n_3 ;
  wire \slt_reg_1869_reg[0]_i_21_n_4 ;
  wire \slt_reg_1869_reg[0]_i_21_n_5 ;
  wire \slt_reg_1869_reg[0]_i_21_n_6 ;
  wire \slt_reg_1869_reg[0]_i_2_n_4 ;
  wire \slt_reg_1869_reg[0]_i_2_n_5 ;
  wire \slt_reg_1869_reg[0]_i_2_n_6 ;
  wire \slt_reg_1869_reg[0]_i_3_n_3 ;
  wire \slt_reg_1869_reg[0]_i_3_n_4 ;
  wire \slt_reg_1869_reg[0]_i_3_n_5 ;
  wire \slt_reg_1869_reg[0]_i_3_n_6 ;
  wire \slt_reg_1869_reg_n_3_[0] ;
  wire [31:0]smax_cast_fu_881_p1;
  wire [31:0]smax_cast_reg_1850;
  wire \smax_cast_reg_1850[31]_i_10_n_3 ;
  wire \smax_cast_reg_1850[31]_i_11_n_3 ;
  wire \smax_cast_reg_1850[31]_i_13_n_3 ;
  wire \smax_cast_reg_1850[31]_i_14_n_3 ;
  wire \smax_cast_reg_1850[31]_i_15_n_3 ;
  wire \smax_cast_reg_1850[31]_i_16_n_3 ;
  wire \smax_cast_reg_1850[31]_i_17_n_3 ;
  wire \smax_cast_reg_1850[31]_i_18_n_3 ;
  wire \smax_cast_reg_1850[31]_i_19_n_3 ;
  wire \smax_cast_reg_1850[31]_i_20_n_3 ;
  wire \smax_cast_reg_1850[31]_i_22_n_3 ;
  wire \smax_cast_reg_1850[31]_i_23_n_3 ;
  wire \smax_cast_reg_1850[31]_i_24_n_3 ;
  wire \smax_cast_reg_1850[31]_i_25_n_3 ;
  wire \smax_cast_reg_1850[31]_i_26_n_3 ;
  wire \smax_cast_reg_1850[31]_i_27_n_3 ;
  wire \smax_cast_reg_1850[31]_i_28_n_3 ;
  wire \smax_cast_reg_1850[31]_i_29_n_3 ;
  wire \smax_cast_reg_1850[31]_i_30_n_3 ;
  wire \smax_cast_reg_1850[31]_i_31_n_3 ;
  wire \smax_cast_reg_1850[31]_i_32_n_3 ;
  wire \smax_cast_reg_1850[31]_i_33_n_3 ;
  wire \smax_cast_reg_1850[31]_i_34_n_3 ;
  wire \smax_cast_reg_1850[31]_i_35_n_3 ;
  wire \smax_cast_reg_1850[31]_i_36_n_3 ;
  wire \smax_cast_reg_1850[31]_i_37_n_3 ;
  wire \smax_cast_reg_1850[31]_i_4_n_3 ;
  wire \smax_cast_reg_1850[31]_i_5_n_3 ;
  wire \smax_cast_reg_1850[31]_i_6_n_3 ;
  wire \smax_cast_reg_1850[31]_i_7_n_3 ;
  wire \smax_cast_reg_1850[31]_i_8_n_3 ;
  wire \smax_cast_reg_1850[31]_i_9_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_6 ;
  wire [31:0]sub272_fu_804_p2;
  wire [31:0]sub272_reg_1806;
  wire \sub272_reg_1806[12]_i_2_n_3 ;
  wire \sub272_reg_1806[12]_i_3_n_3 ;
  wire \sub272_reg_1806[12]_i_4_n_3 ;
  wire \sub272_reg_1806[12]_i_5_n_3 ;
  wire \sub272_reg_1806[16]_i_2_n_3 ;
  wire \sub272_reg_1806[16]_i_3_n_3 ;
  wire \sub272_reg_1806[16]_i_4_n_3 ;
  wire \sub272_reg_1806[16]_i_5_n_3 ;
  wire \sub272_reg_1806[20]_i_2_n_3 ;
  wire \sub272_reg_1806[20]_i_3_n_3 ;
  wire \sub272_reg_1806[20]_i_4_n_3 ;
  wire \sub272_reg_1806[20]_i_5_n_3 ;
  wire \sub272_reg_1806[24]_i_2_n_3 ;
  wire \sub272_reg_1806[24]_i_3_n_3 ;
  wire \sub272_reg_1806[24]_i_4_n_3 ;
  wire \sub272_reg_1806[24]_i_5_n_3 ;
  wire \sub272_reg_1806[28]_i_2_n_3 ;
  wire \sub272_reg_1806[28]_i_3_n_3 ;
  wire \sub272_reg_1806[28]_i_4_n_3 ;
  wire \sub272_reg_1806[28]_i_5_n_3 ;
  wire \sub272_reg_1806[31]_i_2_n_3 ;
  wire \sub272_reg_1806[31]_i_3_n_3 ;
  wire \sub272_reg_1806[31]_i_4_n_3 ;
  wire \sub272_reg_1806[4]_i_2_n_3 ;
  wire \sub272_reg_1806[4]_i_3_n_3 ;
  wire \sub272_reg_1806[4]_i_4_n_3 ;
  wire \sub272_reg_1806[4]_i_5_n_3 ;
  wire \sub272_reg_1806[8]_i_2_n_3 ;
  wire \sub272_reg_1806[8]_i_3_n_3 ;
  wire \sub272_reg_1806[8]_i_4_n_3 ;
  wire \sub272_reg_1806[8]_i_5_n_3 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[31]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[31]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_6 ;
  wire [21:0]sub_ln851_reg_1855;
  wire \sub_ln851_reg_1855[11]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[21]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[21]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_5_n_3 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_9 ;
  wire [32:1]tmp_reg_1703;
  wire [15:0]trunc_ln300_reg_1756;
  wire [15:0]trunc_ln301_reg_1766;
  wire trunc_ln332_reg_1727;
  wire \trunc_ln332_reg_1727[0]_i_1_n_3 ;
  wire [23:12]trunc_ln389_reg_1922;
  wire \trunc_ln389_reg_1922[12]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[13]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[14]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[15]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[16]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[17]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[18]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[19]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[20]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[21]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[22]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[23]_i_1_n_3 ;
  wire [9:0]trunc_ln703_1_reg_1781;
  wire [1:0]trunc_ln728_reg_1966;
  wire trunc_ln728_reg_19660;
  wire \trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ;
  wire \trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;
  wire [7:0]trunc_ln831_2_reg_2142;
  wire [7:0]\trunc_ln831_2_reg_2142_reg[5]_0 ;
  wire [16:2]trunc_ln_fu_1077_p4;
  wire we02;
  wire \xnew_reg_1761_reg_n_3_[32] ;
  wire \xnew_reg_1761_reg_n_3_[33] ;
  wire \xnew_reg_1761_reg_n_3_[34] ;
  wire \xnew_reg_1761_reg_n_3_[35] ;
  wire \xnew_reg_1761_reg_n_3_[36] ;
  wire \xnew_reg_1761_reg_n_3_[37] ;
  wire \xnew_reg_1761_reg_n_3_[38] ;
  wire \xnew_reg_1761_reg_n_3_[39] ;
  wire \xnew_reg_1761_reg_n_3_[40] ;
  wire \xnew_reg_1761_reg_n_3_[41] ;
  wire \xnew_reg_1761_reg_n_3_[42] ;
  wire \xnew_reg_1761_reg_n_3_[43] ;
  wire \xnew_reg_1761_reg_n_3_[44] ;
  wire \xnew_reg_1761_reg_n_3_[45] ;
  wire \xnew_reg_1761_reg_n_3_[46] ;
  wire \xnew_reg_1761_reg_n_3_[47] ;
  wire \xnew_reg_1761_reg_n_3_[48] ;
  wire \xnew_reg_1761_reg_n_3_[49] ;
  wire \xnew_reg_1761_reg_n_3_[50] ;
  wire \xnew_reg_1761_reg_n_3_[51] ;
  wire \xnew_reg_1761_reg_n_3_[52] ;
  wire \xnew_reg_1761_reg_n_3_[53] ;
  wire \xnew_reg_1761_reg_n_3_[54] ;
  wire \xnew_reg_1761_reg_n_3_[55] ;
  wire \xnew_reg_1761_reg_n_3_[56] ;
  wire \xnew_reg_1761_reg_n_3_[57] ;
  wire \xnew_reg_1761_reg_n_3_[58] ;
  wire \xnew_reg_1761_reg_n_3_[59] ;
  wire \xnew_reg_1761_reg_n_3_[60] ;
  wire \xnew_reg_1761_reg_n_3_[61] ;
  wire \xnew_reg_1761_reg_n_3_[62] ;
  wire \xnew_reg_1761_reg_n_3_[63] ;
  wire xor_ln882_fu_1036_p2;
  wire xor_ln882_reg_1933;
  wire \xor_ln882_reg_1933[0]_i_10_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_11_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_13_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_14_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_15_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_16_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_17_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_18_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_19_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_20_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_22_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_23_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_24_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_25_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_26_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_27_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_28_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_29_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_30_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_31_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_32_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_33_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_34_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_35_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_36_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_37_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_4_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_5_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_6_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_7_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_8_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_9_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_6 ;
  wire [31:0]ynew_reg_1776_reg;
  wire [7:0]zext_ln215_fu_1345_p1;
  wire [16:0]zext_ln870_fu_1515_p1;
  wire [3:3]\NLW_add_ln389_reg_1938_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln486_reg_1981_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln487_reg_1977_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp277_reg_1889_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp7515_reg_1816_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp89_reg_1874_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_first_row_index_5_reg_415_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_first_row_index_5_reg_415_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_first_row_index_5_reg_415_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_1860_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_1860_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln389_reg_1943_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_371_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_371_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_393_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_393_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_393_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_op2_assign_1_reg_1895_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_op2_assign_reg_1881_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op2_assign_reg_1881_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_read_rows_count_reg_439_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_rows_count_reg_439_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_9_reg_2087_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ret_9_reg_2087_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_15_reg_1927_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_15_reg_1927_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_15_O_UNCONNECTED ;
  wire [1:0]\NLW_ret_V_15_reg_1927_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ret_V_15_reg_1927_reg[3]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_16_reg_1961_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_16_reg_1961_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub272_reg_1806_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub272_reg_1806_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln851_reg_1855_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln851_reg_1855_reg[21]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln882_reg_1933_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h9A)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(trunc_ln831_2_reg_2142[0]),
        .I1(icmp_ln851_3_reg_2149),
        .I2(p_1_in),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(trunc_ln831_2_reg_2142[0]),
        .I1(p_1_in),
        .I2(icmp_ln851_3_reg_2149),
        .I3(trunc_ln831_2_reg_2142[1]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(icmp_ln851_3_reg_2149),
        .I1(p_1_in),
        .I2(trunc_ln831_2_reg_2142[0]),
        .I3(trunc_ln831_2_reg_2142[1]),
        .I4(trunc_ln831_2_reg_2142[2]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(trunc_ln831_2_reg_2142[1]),
        .I1(trunc_ln831_2_reg_2142[0]),
        .I2(p_1_in),
        .I3(icmp_ln851_3_reg_2149),
        .I4(trunc_ln831_2_reg_2142[2]),
        .I5(trunc_ln831_2_reg_2142[3]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG[0][7]_i_3_n_3 ),
        .I1(trunc_ln831_2_reg_2142[4]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG[0][7]_i_3_n_3 ),
        .I1(trunc_ln831_2_reg_2142[4]),
        .I2(trunc_ln831_2_reg_2142[5]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(trunc_ln831_2_reg_2142[4]),
        .I1(\SRL_SIG[0][7]_i_3_n_3 ),
        .I2(trunc_ln831_2_reg_2142[5]),
        .I3(trunc_ln831_2_reg_2142[6]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(ap_enable_reg_pp1_iter17_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(trunc_ln831_2_reg_2142[5]),
        .I1(\SRL_SIG[0][7]_i_3_n_3 ),
        .I2(trunc_ln831_2_reg_2142[4]),
        .I3(trunc_ln831_2_reg_2142[6]),
        .I4(trunc_ln831_2_reg_2142[7]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [7]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(trunc_ln831_2_reg_2142[3]),
        .I1(trunc_ln831_2_reg_2142[1]),
        .I2(trunc_ln831_2_reg_2142[0]),
        .I3(p_1_in),
        .I4(icmp_ln851_3_reg_2149),
        .I5(trunc_ln831_2_reg_2142[2]),
        .O(\SRL_SIG[0][7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[0]_i_1 
       (.I0(reg_606[12]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFEEFF00000000)) 
    \Wx_V_reg_2001[10]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(Wx_V_reg_2001[10]),
        .O(\Wx_V_reg_2001[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFEEFF00000000)) 
    \Wx_V_reg_2001[11]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(Wx_V_reg_2001[11]),
        .O(\Wx_V_reg_2001[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[1]_i_1 
       (.I0(reg_606[13]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[2]_i_1 
       (.I0(reg_606[14]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[3]_i_1 
       (.I0(reg_606[15]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[4]_i_1 
       (.I0(reg_606[16]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[5]_i_1 
       (.I0(reg_606[17]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[6]_i_1 
       (.I0(reg_606[18]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[7]_i_1 
       (.I0(reg_606[19]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[8]_i_1 
       (.I0(reg_606[20]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1010110000000000)) 
    \Wx_V_reg_2001[9]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(reg_606[41]),
        .O(\Wx_V_reg_2001[9]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h10101100)) 
    \Wx_V_reg_2001[9]_i_2 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .O(Wx_V_reg_20010));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[9]_i_3 
       (.I0(reg_606[21]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[9]_i_3_n_3 ));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[0]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[0]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[10]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[11]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[1]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[1]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[2]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[2]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[3]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[3]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[4]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[4]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[5]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[5]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[6]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[6]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[7]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[7]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[8]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[8]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[9]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[9]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[0]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[10]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[11]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[1]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[2]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[3]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[4]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[5]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[6]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[7]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[8]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[8]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[9]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[9]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[0]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[0]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Wx_V_reg_2001[10]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Wx_V_reg_2001[11]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[1]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[1]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[2]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[2]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[3]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[3]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[4]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[4]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[5]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[5]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[6]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[6]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[7]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[7]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[8]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[8]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[9]_i_3_n_3 ),
        .Q(Wx_V_reg_2001[9]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln389_reg_1938[0]_i_1 
       (.I0(grp_fu_1630_ce),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ap_condition_386));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_3 
       (.I0(add_ln389_reg_1938_reg[3]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[3] ),
        .O(\add_ln389_reg_1938[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_4 
       (.I0(add_ln389_reg_1938_reg[2]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[2] ),
        .O(\add_ln389_reg_1938[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_5 
       (.I0(add_ln389_reg_1938_reg[1]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[1] ),
        .O(\add_ln389_reg_1938[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \add_ln389_reg_1938[0]_i_6 
       (.I0(add_ln389_reg_1938_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[0] ),
        .O(\add_ln389_reg_1938[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln389_reg_1938[0]_i_7 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p41));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_2 
       (.I0(add_ln389_reg_1938_reg[15]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[15] ),
        .O(\add_ln389_reg_1938[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_3 
       (.I0(add_ln389_reg_1938_reg[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[14] ),
        .O(\add_ln389_reg_1938[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_4 
       (.I0(add_ln389_reg_1938_reg[13]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[13] ),
        .O(\add_ln389_reg_1938[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_5 
       (.I0(add_ln389_reg_1938_reg[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[12] ),
        .O(\add_ln389_reg_1938[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_2 
       (.I0(add_ln389_reg_1938_reg[19]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[19] ),
        .O(\add_ln389_reg_1938[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_3 
       (.I0(add_ln389_reg_1938_reg[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[18] ),
        .O(\add_ln389_reg_1938[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_4 
       (.I0(add_ln389_reg_1938_reg[17]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[17] ),
        .O(\add_ln389_reg_1938[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_5 
       (.I0(add_ln389_reg_1938_reg[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[16] ),
        .O(\add_ln389_reg_1938[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_2 
       (.I0(add_ln389_reg_1938_reg[23]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[23] ),
        .O(\add_ln389_reg_1938[20]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_3 
       (.I0(add_ln389_reg_1938_reg[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[22] ),
        .O(\add_ln389_reg_1938[20]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_4 
       (.I0(add_ln389_reg_1938_reg[21]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[21] ),
        .O(\add_ln389_reg_1938[20]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_5 
       (.I0(add_ln389_reg_1938_reg[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[20] ),
        .O(\add_ln389_reg_1938[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_2 
       (.I0(add_ln389_reg_1938_reg[27]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[27] ),
        .O(\add_ln389_reg_1938[24]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_3 
       (.I0(add_ln389_reg_1938_reg[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[26] ),
        .O(\add_ln389_reg_1938[24]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_4 
       (.I0(add_ln389_reg_1938_reg[25]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[25] ),
        .O(\add_ln389_reg_1938[24]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_5 
       (.I0(add_ln389_reg_1938_reg[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[24] ),
        .O(\add_ln389_reg_1938[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_2 
       (.I0(add_ln389_reg_1938_reg[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[31] ),
        .O(\add_ln389_reg_1938[28]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_3 
       (.I0(add_ln389_reg_1938_reg[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[30] ),
        .O(\add_ln389_reg_1938[28]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_4 
       (.I0(add_ln389_reg_1938_reg[29]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[29] ),
        .O(\add_ln389_reg_1938[28]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_5 
       (.I0(add_ln389_reg_1938_reg[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[28] ),
        .O(\add_ln389_reg_1938[28]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_2 
       (.I0(add_ln389_reg_1938_reg[35]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[35] ),
        .O(\add_ln389_reg_1938[32]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_3 
       (.I0(add_ln389_reg_1938_reg[34]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[34] ),
        .O(\add_ln389_reg_1938[32]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_4 
       (.I0(add_ln389_reg_1938_reg[33]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[33] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_5 
       (.I0(add_ln389_reg_1938_reg[32]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[32] ),
        .O(\add_ln389_reg_1938[32]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_2 
       (.I0(add_ln389_reg_1938_reg[39]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[39] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_3 
       (.I0(add_ln389_reg_1938_reg[38]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[38] ),
        .O(\add_ln389_reg_1938[36]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_4 
       (.I0(add_ln389_reg_1938_reg[37]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[37] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_5 
       (.I0(add_ln389_reg_1938_reg[36]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[36] ),
        .O(\add_ln389_reg_1938[36]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_2 
       (.I0(add_ln389_reg_1938_reg[43]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[43] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_3 
       (.I0(add_ln389_reg_1938_reg[42]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[42] ),
        .O(\add_ln389_reg_1938[40]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_4 
       (.I0(add_ln389_reg_1938_reg[41]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[41] ),
        .O(\add_ln389_reg_1938[40]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_5 
       (.I0(add_ln389_reg_1938_reg[40]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[40] ),
        .O(\add_ln389_reg_1938[40]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_2 
       (.I0(add_ln389_reg_1938_reg[47]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[47] ),
        .O(\add_ln389_reg_1938[44]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_3 
       (.I0(add_ln389_reg_1938_reg[46]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[46] ),
        .O(\add_ln389_reg_1938[44]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_4 
       (.I0(add_ln389_reg_1938_reg[45]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[45] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_5 
       (.I0(add_ln389_reg_1938_reg[44]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[44] ),
        .O(\add_ln389_reg_1938[44]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_2 
       (.I0(add_ln389_reg_1938_reg[51]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[51] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_3 
       (.I0(add_ln389_reg_1938_reg[50]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[50] ),
        .O(\add_ln389_reg_1938[48]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_4 
       (.I0(add_ln389_reg_1938_reg[49]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[49] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_5 
       (.I0(add_ln389_reg_1938_reg[48]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[48] ),
        .O(\add_ln389_reg_1938[48]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_2 
       (.I0(add_ln389_reg_1938_reg[7]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[7] ),
        .O(\add_ln389_reg_1938[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_3 
       (.I0(add_ln389_reg_1938_reg[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[6] ),
        .O(\add_ln389_reg_1938[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_4 
       (.I0(add_ln389_reg_1938_reg[5]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[5] ),
        .O(\add_ln389_reg_1938[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_5 
       (.I0(add_ln389_reg_1938_reg[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[4] ),
        .O(\add_ln389_reg_1938[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_2 
       (.I0(add_ln389_reg_1938_reg[55]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[55] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_3 
       (.I0(add_ln389_reg_1938_reg[54]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[54] ),
        .O(\add_ln389_reg_1938[52]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_4 
       (.I0(add_ln389_reg_1938_reg[53]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[53] ),
        .O(\add_ln389_reg_1938[52]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_5 
       (.I0(add_ln389_reg_1938_reg[52]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[52] ),
        .O(\add_ln389_reg_1938[52]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_2 
       (.I0(add_ln389_reg_1938_reg[59]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[59] ),
        .O(\add_ln389_reg_1938[56]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_3 
       (.I0(add_ln389_reg_1938_reg[58]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[58] ),
        .O(\add_ln389_reg_1938[56]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_4 
       (.I0(add_ln389_reg_1938_reg[57]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[57] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_5 
       (.I0(add_ln389_reg_1938_reg[56]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[56] ),
        .O(\add_ln389_reg_1938[56]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_2 
       (.I0(add_ln389_reg_1938_reg[63]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[63] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_3 
       (.I0(add_ln389_reg_1938_reg[62]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[62] ),
        .O(\add_ln389_reg_1938[60]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_4 
       (.I0(add_ln389_reg_1938_reg[61]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[61] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_5 
       (.I0(add_ln389_reg_1938_reg[60]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[60] ),
        .O(\add_ln389_reg_1938[60]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_2 
       (.I0(add_ln389_reg_1938_reg[11]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[11] ),
        .O(\add_ln389_reg_1938[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_3 
       (.I0(add_ln389_reg_1938_reg[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[10] ),
        .O(\add_ln389_reg_1938[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_4 
       (.I0(add_ln389_reg_1938_reg[9]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[9] ),
        .O(\add_ln389_reg_1938[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_5 
       (.I0(add_ln389_reg_1938_reg[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[8] ),
        .O(\add_ln389_reg_1938[8]_i_5_n_3 ));
  FDRE \add_ln389_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_10 ),
        .Q(add_ln389_reg_1938_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln389_reg_1938_reg[0]_i_2_n_3 ,\add_ln389_reg_1938_reg[0]_i_2_n_4 ,\add_ln389_reg_1938_reg[0]_i_2_n_5 ,\add_ln389_reg_1938_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln389_reg_1938_reg[0]_i_2_n_7 ,\add_ln389_reg_1938_reg[0]_i_2_n_8 ,\add_ln389_reg_1938_reg[0]_i_2_n_9 ,\add_ln389_reg_1938_reg[0]_i_2_n_10 }),
        .S({\add_ln389_reg_1938[0]_i_3_n_3 ,\add_ln389_reg_1938[0]_i_4_n_3 ,\add_ln389_reg_1938[0]_i_5_n_3 ,\add_ln389_reg_1938[0]_i_6_n_3 }));
  FDRE \add_ln389_reg_1938_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[10]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[11]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[12]_i_1 
       (.CI(\add_ln389_reg_1938_reg[8]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[12]_i_1_n_3 ,\add_ln389_reg_1938_reg[12]_i_1_n_4 ,\add_ln389_reg_1938_reg[12]_i_1_n_5 ,\add_ln389_reg_1938_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[12]_i_1_n_7 ,\add_ln389_reg_1938_reg[12]_i_1_n_8 ,\add_ln389_reg_1938_reg[12]_i_1_n_9 ,\add_ln389_reg_1938_reg[12]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[12]_i_2_n_3 ,\add_ln389_reg_1938[12]_i_3_n_3 ,\add_ln389_reg_1938[12]_i_4_n_3 ,\add_ln389_reg_1938[12]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[13]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[14]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[15]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[16]_i_1 
       (.CI(\add_ln389_reg_1938_reg[12]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[16]_i_1_n_3 ,\add_ln389_reg_1938_reg[16]_i_1_n_4 ,\add_ln389_reg_1938_reg[16]_i_1_n_5 ,\add_ln389_reg_1938_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[16]_i_1_n_7 ,\add_ln389_reg_1938_reg[16]_i_1_n_8 ,\add_ln389_reg_1938_reg[16]_i_1_n_9 ,\add_ln389_reg_1938_reg[16]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[16]_i_2_n_3 ,\add_ln389_reg_1938[16]_i_3_n_3 ,\add_ln389_reg_1938[16]_i_4_n_3 ,\add_ln389_reg_1938[16]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[17]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[18]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[19]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_9 ),
        .Q(add_ln389_reg_1938_reg[1]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[20]_i_1 
       (.CI(\add_ln389_reg_1938_reg[16]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[20]_i_1_n_3 ,\add_ln389_reg_1938_reg[20]_i_1_n_4 ,\add_ln389_reg_1938_reg[20]_i_1_n_5 ,\add_ln389_reg_1938_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[20]_i_1_n_7 ,\add_ln389_reg_1938_reg[20]_i_1_n_8 ,\add_ln389_reg_1938_reg[20]_i_1_n_9 ,\add_ln389_reg_1938_reg[20]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[20]_i_2_n_3 ,\add_ln389_reg_1938[20]_i_3_n_3 ,\add_ln389_reg_1938[20]_i_4_n_3 ,\add_ln389_reg_1938[20]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[21]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[22]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[23]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[24]_i_1 
       (.CI(\add_ln389_reg_1938_reg[20]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[24]_i_1_n_3 ,\add_ln389_reg_1938_reg[24]_i_1_n_4 ,\add_ln389_reg_1938_reg[24]_i_1_n_5 ,\add_ln389_reg_1938_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[24]_i_1_n_7 ,\add_ln389_reg_1938_reg[24]_i_1_n_8 ,\add_ln389_reg_1938_reg[24]_i_1_n_9 ,\add_ln389_reg_1938_reg[24]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[24]_i_2_n_3 ,\add_ln389_reg_1938[24]_i_3_n_3 ,\add_ln389_reg_1938[24]_i_4_n_3 ,\add_ln389_reg_1938[24]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[25]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[26]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[27]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[28]_i_1 
       (.CI(\add_ln389_reg_1938_reg[24]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[28]_i_1_n_3 ,\add_ln389_reg_1938_reg[28]_i_1_n_4 ,\add_ln389_reg_1938_reg[28]_i_1_n_5 ,\add_ln389_reg_1938_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[28]_i_1_n_7 ,\add_ln389_reg_1938_reg[28]_i_1_n_8 ,\add_ln389_reg_1938_reg[28]_i_1_n_9 ,\add_ln389_reg_1938_reg[28]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[28]_i_2_n_3 ,\add_ln389_reg_1938[28]_i_3_n_3 ,\add_ln389_reg_1938[28]_i_4_n_3 ,\add_ln389_reg_1938[28]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[29]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_8 ),
        .Q(add_ln389_reg_1938_reg[2]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[30]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[31]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[32] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[32]_i_1 
       (.CI(\add_ln389_reg_1938_reg[28]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[32]_i_1_n_3 ,\add_ln389_reg_1938_reg[32]_i_1_n_4 ,\add_ln389_reg_1938_reg[32]_i_1_n_5 ,\add_ln389_reg_1938_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[32]_i_1_n_7 ,\add_ln389_reg_1938_reg[32]_i_1_n_8 ,\add_ln389_reg_1938_reg[32]_i_1_n_9 ,\add_ln389_reg_1938_reg[32]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[32]_i_2_n_3 ,\add_ln389_reg_1938[32]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[33],\add_ln389_reg_1938[32]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[33] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[33]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[34] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[34]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[35] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[35]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[36] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[36]_i_1 
       (.CI(\add_ln389_reg_1938_reg[32]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[36]_i_1_n_3 ,\add_ln389_reg_1938_reg[36]_i_1_n_4 ,\add_ln389_reg_1938_reg[36]_i_1_n_5 ,\add_ln389_reg_1938_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[36]_i_1_n_7 ,\add_ln389_reg_1938_reg[36]_i_1_n_8 ,\add_ln389_reg_1938_reg[36]_i_1_n_9 ,\add_ln389_reg_1938_reg[36]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4[39],\add_ln389_reg_1938[36]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[37],\add_ln389_reg_1938[36]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[37] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[37]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[38] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[38]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[39] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[39]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_7 ),
        .Q(add_ln389_reg_1938_reg[3]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[40] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[40]_i_1 
       (.CI(\add_ln389_reg_1938_reg[36]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[40]_i_1_n_3 ,\add_ln389_reg_1938_reg[40]_i_1_n_4 ,\add_ln389_reg_1938_reg[40]_i_1_n_5 ,\add_ln389_reg_1938_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[40]_i_1_n_7 ,\add_ln389_reg_1938_reg[40]_i_1_n_8 ,\add_ln389_reg_1938_reg[40]_i_1_n_9 ,\add_ln389_reg_1938_reg[40]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4[43],\add_ln389_reg_1938[40]_i_3_n_3 ,\add_ln389_reg_1938[40]_i_4_n_3 ,\add_ln389_reg_1938[40]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[41] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[41]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[42] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[42]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[43] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[43]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[44] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[44]_i_1 
       (.CI(\add_ln389_reg_1938_reg[40]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[44]_i_1_n_3 ,\add_ln389_reg_1938_reg[44]_i_1_n_4 ,\add_ln389_reg_1938_reg[44]_i_1_n_5 ,\add_ln389_reg_1938_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[44]_i_1_n_7 ,\add_ln389_reg_1938_reg[44]_i_1_n_8 ,\add_ln389_reg_1938_reg[44]_i_1_n_9 ,\add_ln389_reg_1938_reg[44]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[44]_i_2_n_3 ,\add_ln389_reg_1938[44]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[45],\add_ln389_reg_1938[44]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[45] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[45]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[46] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[46]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[47] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[47]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[48] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[48]_i_1 
       (.CI(\add_ln389_reg_1938_reg[44]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[48]_i_1_n_3 ,\add_ln389_reg_1938_reg[48]_i_1_n_4 ,\add_ln389_reg_1938_reg[48]_i_1_n_5 ,\add_ln389_reg_1938_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[48]_i_1_n_7 ,\add_ln389_reg_1938_reg[48]_i_1_n_8 ,\add_ln389_reg_1938_reg[48]_i_1_n_9 ,\add_ln389_reg_1938_reg[48]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4[51],\add_ln389_reg_1938[48]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[49],\add_ln389_reg_1938[48]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[49] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[49]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[4]_i_1 
       (.CI(\add_ln389_reg_1938_reg[0]_i_2_n_3 ),
        .CO({\add_ln389_reg_1938_reg[4]_i_1_n_3 ,\add_ln389_reg_1938_reg[4]_i_1_n_4 ,\add_ln389_reg_1938_reg[4]_i_1_n_5 ,\add_ln389_reg_1938_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[4]_i_1_n_7 ,\add_ln389_reg_1938_reg[4]_i_1_n_8 ,\add_ln389_reg_1938_reg[4]_i_1_n_9 ,\add_ln389_reg_1938_reg[4]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[4]_i_2_n_3 ,\add_ln389_reg_1938[4]_i_3_n_3 ,\add_ln389_reg_1938[4]_i_4_n_3 ,\add_ln389_reg_1938[4]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[50] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[50]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[51] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[51]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[52] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[52]_i_1 
       (.CI(\add_ln389_reg_1938_reg[48]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[52]_i_1_n_3 ,\add_ln389_reg_1938_reg[52]_i_1_n_4 ,\add_ln389_reg_1938_reg[52]_i_1_n_5 ,\add_ln389_reg_1938_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[52]_i_1_n_7 ,\add_ln389_reg_1938_reg[52]_i_1_n_8 ,\add_ln389_reg_1938_reg[52]_i_1_n_9 ,\add_ln389_reg_1938_reg[52]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4[55],\add_ln389_reg_1938[52]_i_3_n_3 ,\add_ln389_reg_1938[52]_i_4_n_3 ,\add_ln389_reg_1938[52]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[53] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[53]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[54] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[54]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[55] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[55]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[56] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[56]_i_1 
       (.CI(\add_ln389_reg_1938_reg[52]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[56]_i_1_n_3 ,\add_ln389_reg_1938_reg[56]_i_1_n_4 ,\add_ln389_reg_1938_reg[56]_i_1_n_5 ,\add_ln389_reg_1938_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[56]_i_1_n_7 ,\add_ln389_reg_1938_reg[56]_i_1_n_8 ,\add_ln389_reg_1938_reg[56]_i_1_n_9 ,\add_ln389_reg_1938_reg[56]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[56]_i_2_n_3 ,\add_ln389_reg_1938[56]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[57],\add_ln389_reg_1938[56]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[57] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[57]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[58] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[58]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[59] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[59]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[5]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[60] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[60]_i_1 
       (.CI(\add_ln389_reg_1938_reg[56]_i_1_n_3 ),
        .CO({\NLW_add_ln389_reg_1938_reg[60]_i_1_CO_UNCONNECTED [3],\add_ln389_reg_1938_reg[60]_i_1_n_4 ,\add_ln389_reg_1938_reg[60]_i_1_n_5 ,\add_ln389_reg_1938_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[60]_i_1_n_7 ,\add_ln389_reg_1938_reg[60]_i_1_n_8 ,\add_ln389_reg_1938_reg[60]_i_1_n_9 ,\add_ln389_reg_1938_reg[60]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4__0,\add_ln389_reg_1938[60]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4[61],\add_ln389_reg_1938[60]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[61] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[61]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[62] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[62]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[63] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[63]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[6]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[7]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[8]_i_1 
       (.CI(\add_ln389_reg_1938_reg[4]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[8]_i_1_n_3 ,\add_ln389_reg_1938_reg[8]_i_1_n_4 ,\add_ln389_reg_1938_reg[8]_i_1_n_5 ,\add_ln389_reg_1938_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[8]_i_1_n_7 ,\add_ln389_reg_1938_reg[8]_i_1_n_8 ,\add_ln389_reg_1938_reg[8]_i_1_n_9 ,\add_ln389_reg_1938_reg[8]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[8]_i_2_n_3 ,\add_ln389_reg_1938[8]_i_3_n_3 ,\add_ln389_reg_1938[8]_i_4_n_3 ,\add_ln389_reg_1938[8]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \and_ln406_reg_1947[0]_i_1 
       (.I0(xor_ln882_reg_1933),
        .I1(icmp_ln408_fu_1053_p2),
        .I2(ap_condition_pp1_exit_iter0_state18),
        .I3(cmp89_reg_1874),
        .I4(grp_fu_1630_ce),
        .I5(and_ln406_reg_1947),
        .O(\and_ln406_reg_1947[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[59] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[58] ),
        .I5(add_ln389_reg_1938_reg[58]),
        .O(\and_ln406_reg_1947[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_11 
       (.I0(\j_1_reg_451_reg_n_3_[57] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[56] ),
        .I5(add_ln389_reg_1938_reg[56]),
        .O(\and_ln406_reg_1947[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_13 
       (.I0(\j_1_reg_451_reg_n_3_[54] ),
        .I1(add_ln389_reg_1938_reg[54]),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[55] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_14 
       (.I0(\j_1_reg_451_reg_n_3_[52] ),
        .I1(add_ln389_reg_1938_reg[52]),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[53] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_15 
       (.I0(\j_1_reg_451_reg_n_3_[50] ),
        .I1(add_ln389_reg_1938_reg[50]),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[51] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[48] ),
        .I1(add_ln389_reg_1938_reg[48]),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[49] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_17 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[54] ),
        .I5(add_ln389_reg_1938_reg[54]),
        .O(\and_ln406_reg_1947[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[53] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[52] ),
        .I5(add_ln389_reg_1938_reg[52]),
        .O(\and_ln406_reg_1947[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_19 
       (.I0(\j_1_reg_451_reg_n_3_[51] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[50] ),
        .I5(add_ln389_reg_1938_reg[50]),
        .O(\and_ln406_reg_1947[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_20 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[48] ),
        .I5(add_ln389_reg_1938_reg[48]),
        .O(\and_ln406_reg_1947[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_22 
       (.I0(\j_1_reg_451_reg_n_3_[46] ),
        .I1(add_ln389_reg_1938_reg[46]),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[47] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_23 
       (.I0(\j_1_reg_451_reg_n_3_[44] ),
        .I1(add_ln389_reg_1938_reg[44]),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[45] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_24 
       (.I0(\j_1_reg_451_reg_n_3_[42] ),
        .I1(add_ln389_reg_1938_reg[42]),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[43] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_25 
       (.I0(\j_1_reg_451_reg_n_3_[40] ),
        .I1(add_ln389_reg_1938_reg[40]),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[41] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_26 
       (.I0(\j_1_reg_451_reg_n_3_[47] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[46] ),
        .I5(add_ln389_reg_1938_reg[46]),
        .O(\and_ln406_reg_1947[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_27 
       (.I0(\j_1_reg_451_reg_n_3_[45] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[44] ),
        .I5(add_ln389_reg_1938_reg[44]),
        .O(\and_ln406_reg_1947[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_28 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[42] ),
        .I5(add_ln389_reg_1938_reg[42]),
        .O(\and_ln406_reg_1947[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_29 
       (.I0(\j_1_reg_451_reg_n_3_[41] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[40] ),
        .I5(add_ln389_reg_1938_reg[40]),
        .O(\and_ln406_reg_1947[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_31 
       (.I0(\j_1_reg_451_reg_n_3_[38] ),
        .I1(add_ln389_reg_1938_reg[38]),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[39] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_32 
       (.I0(\j_1_reg_451_reg_n_3_[36] ),
        .I1(add_ln389_reg_1938_reg[36]),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[37] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_33 
       (.I0(\j_1_reg_451_reg_n_3_[34] ),
        .I1(add_ln389_reg_1938_reg[34]),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[35] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_34 
       (.I0(\j_1_reg_451_reg_n_3_[32] ),
        .I1(add_ln389_reg_1938_reg[32]),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[33] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_35 
       (.I0(\j_1_reg_451_reg_n_3_[39] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[38] ),
        .I5(add_ln389_reg_1938_reg[38]),
        .O(\and_ln406_reg_1947[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_36 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[36] ),
        .I5(add_ln389_reg_1938_reg[36]),
        .O(\and_ln406_reg_1947[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_37 
       (.I0(\j_1_reg_451_reg_n_3_[35] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[34] ),
        .I5(add_ln389_reg_1938_reg[34]),
        .O(\and_ln406_reg_1947[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_38 
       (.I0(\j_1_reg_451_reg_n_3_[33] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[32] ),
        .I5(add_ln389_reg_1938_reg[32]),
        .O(\and_ln406_reg_1947[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h3F005F5F3F000000)) 
    \and_ln406_reg_1947[0]_i_4 
       (.I0(\j_1_reg_451_reg_n_3_[62] ),
        .I1(add_ln389_reg_1938_reg[62]),
        .I2(sext_ln293_reg_1796[32]),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I5(\j_1_reg_451_reg_n_3_[63] ),
        .O(\and_ln406_reg_1947[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_40 
       (.I0(sext_ln293_reg_1796[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[30]),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[31] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_41 
       (.I0(sext_ln293_reg_1796[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[28]),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[29] ),
        .I5(sext_ln293_reg_1796[29]),
        .O(\and_ln406_reg_1947[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_42 
       (.I0(sext_ln293_reg_1796[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[26]),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[27] ),
        .I5(sext_ln293_reg_1796[27]),
        .O(\and_ln406_reg_1947[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_43 
       (.I0(sext_ln293_reg_1796[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[24]),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[25] ),
        .I5(sext_ln293_reg_1796[25]),
        .O(\and_ln406_reg_1947[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_44 
       (.I0(\j_1_reg_451_reg_n_3_[31] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[30]),
        .I5(sext_ln293_reg_1796[30]),
        .O(\and_ln406_reg_1947[0]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_45 
       (.I0(\j_1_reg_451_reg_n_3_[29] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(sext_ln293_reg_1796[29]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[28]),
        .I5(sext_ln293_reg_1796[28]),
        .O(\and_ln406_reg_1947[0]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_46 
       (.I0(\j_1_reg_451_reg_n_3_[27] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(sext_ln293_reg_1796[27]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[26]),
        .I5(sext_ln293_reg_1796[26]),
        .O(\and_ln406_reg_1947[0]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_47 
       (.I0(\j_1_reg_451_reg_n_3_[25] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(sext_ln293_reg_1796[25]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[24]),
        .I5(sext_ln293_reg_1796[24]),
        .O(\and_ln406_reg_1947[0]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_49 
       (.I0(sext_ln293_reg_1796[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[22]),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[23] ),
        .I5(sext_ln293_reg_1796[23]),
        .O(\and_ln406_reg_1947[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[60] ),
        .I1(add_ln389_reg_1938_reg[60]),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[61] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_50 
       (.I0(sext_ln293_reg_1796[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[20]),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[21] ),
        .I5(sext_ln293_reg_1796[21]),
        .O(\and_ln406_reg_1947[0]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_51 
       (.I0(sext_ln293_reg_1796[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[18]),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[19] ),
        .I5(sext_ln293_reg_1796[19]),
        .O(\and_ln406_reg_1947[0]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_52 
       (.I0(sext_ln293_reg_1796[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[16]),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[17] ),
        .I5(sext_ln293_reg_1796[17]),
        .O(\and_ln406_reg_1947[0]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_53 
       (.I0(\j_1_reg_451_reg_n_3_[23] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(sext_ln293_reg_1796[23]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[22]),
        .I5(sext_ln293_reg_1796[22]),
        .O(\and_ln406_reg_1947[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_54 
       (.I0(\j_1_reg_451_reg_n_3_[21] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(sext_ln293_reg_1796[21]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[20]),
        .I5(sext_ln293_reg_1796[20]),
        .O(\and_ln406_reg_1947[0]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_55 
       (.I0(\j_1_reg_451_reg_n_3_[19] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(sext_ln293_reg_1796[19]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[18]),
        .I5(sext_ln293_reg_1796[18]),
        .O(\and_ln406_reg_1947[0]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_56 
       (.I0(\j_1_reg_451_reg_n_3_[17] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(sext_ln293_reg_1796[17]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[16]),
        .I5(sext_ln293_reg_1796[16]),
        .O(\and_ln406_reg_1947[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_58 
       (.I0(sext_ln293_reg_1796[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[14]),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[15] ),
        .I5(sext_ln293_reg_1796[15]),
        .O(\and_ln406_reg_1947[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_59 
       (.I0(sext_ln293_reg_1796[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[12]),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[13] ),
        .I5(sext_ln293_reg_1796[13]),
        .O(\and_ln406_reg_1947[0]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_6 
       (.I0(\j_1_reg_451_reg_n_3_[58] ),
        .I1(add_ln389_reg_1938_reg[58]),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[59] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_60 
       (.I0(sext_ln293_reg_1796[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[10]),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[11] ),
        .I5(sext_ln293_reg_1796[11]),
        .O(\and_ln406_reg_1947[0]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_61 
       (.I0(sext_ln293_reg_1796[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[8]),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[9] ),
        .I5(sext_ln293_reg_1796[9]),
        .O(\and_ln406_reg_1947[0]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_62 
       (.I0(\j_1_reg_451_reg_n_3_[15] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(sext_ln293_reg_1796[15]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[14]),
        .I5(sext_ln293_reg_1796[14]),
        .O(\and_ln406_reg_1947[0]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_63 
       (.I0(\j_1_reg_451_reg_n_3_[13] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(sext_ln293_reg_1796[13]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[12]),
        .I5(sext_ln293_reg_1796[12]),
        .O(\and_ln406_reg_1947[0]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_64 
       (.I0(\j_1_reg_451_reg_n_3_[11] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(sext_ln293_reg_1796[11]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[10]),
        .I5(sext_ln293_reg_1796[10]),
        .O(\and_ln406_reg_1947[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_65 
       (.I0(\j_1_reg_451_reg_n_3_[9] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(sext_ln293_reg_1796[9]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[8]),
        .I5(sext_ln293_reg_1796[8]),
        .O(\and_ln406_reg_1947[0]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_66 
       (.I0(sext_ln293_reg_1796[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[6]),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[7] ),
        .I5(sext_ln293_reg_1796[7]),
        .O(\and_ln406_reg_1947[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_67 
       (.I0(sext_ln293_reg_1796[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[4]),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[5] ),
        .I5(sext_ln293_reg_1796[5]),
        .O(\and_ln406_reg_1947[0]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_68 
       (.I0(sext_ln293_reg_1796[2]),
        .I1(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[3] ),
        .I5(sext_ln293_reg_1796[3]),
        .O(\and_ln406_reg_1947[0]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \and_ln406_reg_1947[0]_i_69 
       (.I0(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I1(sext_ln293_reg_1796[0]),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[1] ),
        .I5(sext_ln293_reg_1796[1]),
        .O(\and_ln406_reg_1947[0]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_7 
       (.I0(\j_1_reg_451_reg_n_3_[56] ),
        .I1(add_ln389_reg_1938_reg[56]),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[57] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_70 
       (.I0(\j_1_reg_451_reg_n_3_[7] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(sext_ln293_reg_1796[7]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[6]),
        .I5(sext_ln293_reg_1796[6]),
        .O(\and_ln406_reg_1947[0]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_71 
       (.I0(\j_1_reg_451_reg_n_3_[5] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(sext_ln293_reg_1796[5]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[4]),
        .I5(sext_ln293_reg_1796[4]),
        .O(\and_ln406_reg_1947[0]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_72 
       (.I0(\j_1_reg_451_reg_n_3_[3] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(sext_ln293_reg_1796[3]),
        .I4(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I5(sext_ln293_reg_1796[2]),
        .O(\and_ln406_reg_1947[0]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \and_ln406_reg_1947[0]_i_73 
       (.I0(\j_1_reg_451_reg_n_3_[1] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(sext_ln293_reg_1796[1]),
        .I4(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I5(sext_ln293_reg_1796[0]),
        .O(\and_ln406_reg_1947[0]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    \and_ln406_reg_1947[0]_i_8 
       (.I0(sext_ln293_reg_1796[32]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\j_1_reg_451_reg_n_3_[62] ),
        .I5(add_ln389_reg_1938_reg[62]),
        .O(\and_ln406_reg_1947[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_9 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[60] ),
        .I5(add_ln389_reg_1938_reg[60]),
        .O(\and_ln406_reg_1947[0]_i_9_n_3 ));
  FDRE \and_ln406_reg_1947_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(and_ln406_reg_1947),
        .Q(and_ln406_reg_1947_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln406_reg_1947_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln406_reg_1947_pp1_iter1_reg),
        .Q(\and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln406_reg_1947_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln406_reg_1947_pp1_iter6_reg),
        .R(1'b0));
  FDRE \and_ln406_reg_1947_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln406_reg_1947[0]_i_1_n_3 ),
        .Q(and_ln406_reg_1947),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_12 
       (.CI(\and_ln406_reg_1947_reg[0]_i_21_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_12_n_3 ,\and_ln406_reg_1947_reg[0]_i_12_n_4 ,\and_ln406_reg_1947_reg[0]_i_12_n_5 ,\and_ln406_reg_1947_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_22_n_3 ,\and_ln406_reg_1947[0]_i_23_n_3 ,\and_ln406_reg_1947[0]_i_24_n_3 ,\and_ln406_reg_1947[0]_i_25_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_26_n_3 ,\and_ln406_reg_1947[0]_i_27_n_3 ,\and_ln406_reg_1947[0]_i_28_n_3 ,\and_ln406_reg_1947[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_2 
       (.CI(\and_ln406_reg_1947_reg[0]_i_3_n_3 ),
        .CO({icmp_ln408_fu_1053_p2,\and_ln406_reg_1947_reg[0]_i_2_n_4 ,\and_ln406_reg_1947_reg[0]_i_2_n_5 ,\and_ln406_reg_1947_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_4_n_3 ,\and_ln406_reg_1947[0]_i_5_n_3 ,\and_ln406_reg_1947[0]_i_6_n_3 ,\and_ln406_reg_1947[0]_i_7_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_8_n_3 ,\and_ln406_reg_1947[0]_i_9_n_3 ,\and_ln406_reg_1947[0]_i_10_n_3 ,\and_ln406_reg_1947[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_21 
       (.CI(\and_ln406_reg_1947_reg[0]_i_30_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_21_n_3 ,\and_ln406_reg_1947_reg[0]_i_21_n_4 ,\and_ln406_reg_1947_reg[0]_i_21_n_5 ,\and_ln406_reg_1947_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_31_n_3 ,\and_ln406_reg_1947[0]_i_32_n_3 ,\and_ln406_reg_1947[0]_i_33_n_3 ,\and_ln406_reg_1947[0]_i_34_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_35_n_3 ,\and_ln406_reg_1947[0]_i_36_n_3 ,\and_ln406_reg_1947[0]_i_37_n_3 ,\and_ln406_reg_1947[0]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_3 
       (.CI(\and_ln406_reg_1947_reg[0]_i_12_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_3_n_3 ,\and_ln406_reg_1947_reg[0]_i_3_n_4 ,\and_ln406_reg_1947_reg[0]_i_3_n_5 ,\and_ln406_reg_1947_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_13_n_3 ,\and_ln406_reg_1947[0]_i_14_n_3 ,\and_ln406_reg_1947[0]_i_15_n_3 ,\and_ln406_reg_1947[0]_i_16_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_17_n_3 ,\and_ln406_reg_1947[0]_i_18_n_3 ,\and_ln406_reg_1947[0]_i_19_n_3 ,\and_ln406_reg_1947[0]_i_20_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_30 
       (.CI(\and_ln406_reg_1947_reg[0]_i_39_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_30_n_3 ,\and_ln406_reg_1947_reg[0]_i_30_n_4 ,\and_ln406_reg_1947_reg[0]_i_30_n_5 ,\and_ln406_reg_1947_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_40_n_3 ,\and_ln406_reg_1947[0]_i_41_n_3 ,\and_ln406_reg_1947[0]_i_42_n_3 ,\and_ln406_reg_1947[0]_i_43_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_44_n_3 ,\and_ln406_reg_1947[0]_i_45_n_3 ,\and_ln406_reg_1947[0]_i_46_n_3 ,\and_ln406_reg_1947[0]_i_47_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_39 
       (.CI(\and_ln406_reg_1947_reg[0]_i_48_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_39_n_3 ,\and_ln406_reg_1947_reg[0]_i_39_n_4 ,\and_ln406_reg_1947_reg[0]_i_39_n_5 ,\and_ln406_reg_1947_reg[0]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_49_n_3 ,\and_ln406_reg_1947[0]_i_50_n_3 ,\and_ln406_reg_1947[0]_i_51_n_3 ,\and_ln406_reg_1947[0]_i_52_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_53_n_3 ,\and_ln406_reg_1947[0]_i_54_n_3 ,\and_ln406_reg_1947[0]_i_55_n_3 ,\and_ln406_reg_1947[0]_i_56_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_48 
       (.CI(\and_ln406_reg_1947_reg[0]_i_57_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_48_n_3 ,\and_ln406_reg_1947_reg[0]_i_48_n_4 ,\and_ln406_reg_1947_reg[0]_i_48_n_5 ,\and_ln406_reg_1947_reg[0]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_58_n_3 ,\and_ln406_reg_1947[0]_i_59_n_3 ,\and_ln406_reg_1947[0]_i_60_n_3 ,\and_ln406_reg_1947[0]_i_61_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_62_n_3 ,\and_ln406_reg_1947[0]_i_63_n_3 ,\and_ln406_reg_1947[0]_i_64_n_3 ,\and_ln406_reg_1947[0]_i_65_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\and_ln406_reg_1947_reg[0]_i_57_n_3 ,\and_ln406_reg_1947_reg[0]_i_57_n_4 ,\and_ln406_reg_1947_reg[0]_i_57_n_5 ,\and_ln406_reg_1947_reg[0]_i_57_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_66_n_3 ,\and_ln406_reg_1947[0]_i_67_n_3 ,\and_ln406_reg_1947[0]_i_68_n_3 ,\and_ln406_reg_1947[0]_i_69_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_57_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_70_n_3 ,\and_ln406_reg_1947[0]_i_71_n_3 ,\and_ln406_reg_1947[0]_i_72_n_3 ,\and_ln406_reg_1947[0]_i_73_n_3 }));
  LUT6 #(
    .INIT(64'hFFF8FFFF00080000)) 
    \and_ln486_reg_1981[0]_i_1 
       (.I0(icmp_ln870_3_fu_1134_p2),
        .I1(icmp_ln489_reg_1951),
        .I2(\slt_reg_1869_reg_n_3_[0] ),
        .I3(and_ln487_fu_1129_p2),
        .I4(grp_fu_1630_ce),
        .I5(and_ln486_reg_1981),
        .O(\and_ln486_reg_1981[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_10 
       (.I0(op2_assign_1_reg_1895[20]),
        .I1(op2_assign_1_reg_1895[19]),
        .I2(op2_assign_1_reg_1895[18]),
        .O(\and_ln486_reg_1981[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \and_ln486_reg_1981[0]_i_11 
       (.I0(op2_assign_1_reg_1895[17]),
        .I1(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .I2(op2_assign_1_reg_1895[15]),
        .I3(op2_assign_1_reg_1895[16]),
        .I4(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .O(\and_ln486_reg_1981[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_12 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .I1(op2_assign_1_reg_1895[13]),
        .I2(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .I3(op2_assign_1_reg_1895[12]),
        .I4(op2_assign_1_reg_1895[14]),
        .I5(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .O(\and_ln486_reg_1981[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_13 
       (.I0(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .I1(op2_assign_1_reg_1895[10]),
        .I2(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .I3(op2_assign_1_reg_1895[9]),
        .I4(op2_assign_1_reg_1895[11]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .O(\and_ln486_reg_1981[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_14 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .I1(op2_assign_1_reg_1895[7]),
        .I2(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .I3(op2_assign_1_reg_1895[6]),
        .I4(op2_assign_1_reg_1895[8]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .O(\and_ln486_reg_1981[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_15 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .I1(op2_assign_1_reg_1895[4]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .I3(op2_assign_1_reg_1895[3]),
        .I4(op2_assign_1_reg_1895[5]),
        .I5(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .O(\and_ln486_reg_1981[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_16 
       (.I0(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .I1(op2_assign_1_reg_1895[1]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .I3(op2_assign_1_reg_1895[0]),
        .I4(op2_assign_1_reg_1895[2]),
        .I5(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .O(\and_ln486_reg_1981[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln486_reg_1981[0]_i_3 
       (.I0(icmp_ln870_2_fu_1124_p2),
        .I1(cmp277_reg_1889),
        .O(and_ln487_fu_1129_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln486_reg_1981[0]_i_5 
       (.I0(op2_assign_1_reg_1895[31]),
        .I1(op2_assign_1_reg_1895[30]),
        .O(\and_ln486_reg_1981[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_6 
       (.I0(op2_assign_1_reg_1895[29]),
        .I1(op2_assign_1_reg_1895[28]),
        .I2(op2_assign_1_reg_1895[27]),
        .O(\and_ln486_reg_1981[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_7 
       (.I0(op2_assign_1_reg_1895[26]),
        .I1(op2_assign_1_reg_1895[25]),
        .I2(op2_assign_1_reg_1895[24]),
        .O(\and_ln486_reg_1981[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_9 
       (.I0(op2_assign_1_reg_1895[23]),
        .I1(op2_assign_1_reg_1895[22]),
        .I2(op2_assign_1_reg_1895[21]),
        .O(\and_ln486_reg_1981[0]_i_9_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter9_reg),
        .Q(and_ln486_reg_1981_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln486_reg_1981_pp1_iter10_reg),
        .Q(\and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln486_reg_1981_pp1_iter15_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter15_reg),
        .Q(and_ln486_reg_1981_pp1_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln486_reg_1981),
        .Q(\and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(and_ln486_reg_1981_pp1_iter7_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter7_reg),
        .Q(and_ln486_reg_1981_pp1_iter8_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter8_reg),
        .Q(and_ln486_reg_1981_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln486_reg_1981[0]_i_1_n_3 ),
        .Q(and_ln486_reg_1981),
        .R(1'b0));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_2 
       (.CI(\and_ln486_reg_1981_reg[0]_i_4_n_3 ),
        .CO({\NLW_and_ln486_reg_1981_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln870_3_fu_1134_p2,\and_ln486_reg_1981_reg[0]_i_2_n_5 ,\and_ln486_reg_1981_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\and_ln486_reg_1981[0]_i_5_n_3 ,\and_ln486_reg_1981[0]_i_6_n_3 ,\and_ln486_reg_1981[0]_i_7_n_3 }));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_4 
       (.CI(\and_ln486_reg_1981_reg[0]_i_8_n_3 ),
        .CO({\and_ln486_reg_1981_reg[0]_i_4_n_3 ,\and_ln486_reg_1981_reg[0]_i_4_n_4 ,\and_ln486_reg_1981_reg[0]_i_4_n_5 ,\and_ln486_reg_1981_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln486_reg_1981[0]_i_9_n_3 ,\and_ln486_reg_1981[0]_i_10_n_3 ,\and_ln486_reg_1981[0]_i_11_n_3 ,\and_ln486_reg_1981[0]_i_12_n_3 }));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\and_ln486_reg_1981_reg[0]_i_8_n_3 ,\and_ln486_reg_1981_reg[0]_i_8_n_4 ,\and_ln486_reg_1981_reg[0]_i_8_n_5 ,\and_ln486_reg_1981_reg[0]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\and_ln486_reg_1981[0]_i_13_n_3 ,\and_ln486_reg_1981[0]_i_14_n_3 ,\and_ln486_reg_1981[0]_i_15_n_3 ,\and_ln486_reg_1981[0]_i_16_n_3 }));
  LUT6 #(
    .INIT(64'hFEEEFFFF10000000)) 
    \and_ln487_reg_1977[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln870_2_fu_1124_p2),
        .I3(cmp277_reg_1889),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(and_ln487_reg_1977),
        .O(\and_ln487_reg_1977[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00900009)) 
    \and_ln487_reg_1977[0]_i_10 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .I1(op2_assign_reg_1881[15]),
        .I2(op2_assign_reg_1881[16]),
        .I3(op2_assign_reg_1881[17]),
        .I4(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .O(\and_ln487_reg_1977[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_11 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .I1(op2_assign_reg_1881[13]),
        .I2(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .I3(op2_assign_reg_1881[12]),
        .I4(op2_assign_reg_1881[14]),
        .I5(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .O(\and_ln487_reg_1977[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_12 
       (.I0(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .I1(op2_assign_reg_1881[10]),
        .I2(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .I3(op2_assign_reg_1881[9]),
        .I4(op2_assign_reg_1881[11]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .O(\and_ln487_reg_1977[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_13 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .I1(op2_assign_reg_1881[7]),
        .I2(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .I3(op2_assign_reg_1881[6]),
        .I4(op2_assign_reg_1881[8]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .O(\and_ln487_reg_1977[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_14 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .I1(op2_assign_reg_1881[4]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .I3(op2_assign_reg_1881[3]),
        .I4(op2_assign_reg_1881[5]),
        .I5(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .O(\and_ln487_reg_1977[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_15 
       (.I0(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .I1(op2_assign_reg_1881[1]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .I3(op2_assign_reg_1881[0]),
        .I4(op2_assign_reg_1881[2]),
        .I5(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .O(\and_ln487_reg_1977[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln487_reg_1977[0]_i_4 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\and_ln487_reg_1977[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_5 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .I2(op2_assign_reg_1881[27]),
        .O(\and_ln487_reg_1977[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_6 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .I2(op2_assign_reg_1881[26]),
        .O(\and_ln487_reg_1977[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_8 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .I2(op2_assign_reg_1881[21]),
        .O(\and_ln487_reg_1977[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_9 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .I2(op2_assign_reg_1881[20]),
        .O(\and_ln487_reg_1977[0]_i_9_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter9_reg),
        .Q(and_ln487_reg_1977_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln487_reg_1977_pp1_iter10_reg),
        .Q(\and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln487_reg_1977_pp1_iter15_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter15_reg),
        .Q(and_ln487_reg_1977_pp1_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln487_reg_1977),
        .Q(\and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(and_ln487_reg_1977_pp1_iter7_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter7_reg),
        .Q(and_ln487_reg_1977_pp1_iter8_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter8_reg),
        .Q(and_ln487_reg_1977_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln487_reg_1977[0]_i_1_n_3 ),
        .Q(and_ln487_reg_1977),
        .R(1'b0));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_2 
       (.CI(\and_ln487_reg_1977_reg[0]_i_3_n_3 ),
        .CO({\NLW_and_ln487_reg_1977_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln870_2_fu_1124_p2,\and_ln487_reg_1977_reg[0]_i_2_n_5 ,\and_ln487_reg_1977_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\and_ln487_reg_1977[0]_i_4_n_3 ,\and_ln487_reg_1977[0]_i_5_n_3 ,\and_ln487_reg_1977[0]_i_6_n_3 }));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_3 
       (.CI(\and_ln487_reg_1977_reg[0]_i_7_n_3 ),
        .CO({\and_ln487_reg_1977_reg[0]_i_3_n_3 ,\and_ln487_reg_1977_reg[0]_i_3_n_4 ,\and_ln487_reg_1977_reg[0]_i_3_n_5 ,\and_ln487_reg_1977_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln487_reg_1977[0]_i_8_n_3 ,\and_ln487_reg_1977[0]_i_9_n_3 ,\and_ln487_reg_1977[0]_i_10_n_3 ,\and_ln487_reg_1977[0]_i_11_n_3 }));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\and_ln487_reg_1977_reg[0]_i_7_n_3 ,\and_ln487_reg_1977_reg[0]_i_7_n_4 ,\and_ln487_reg_1977_reg[0]_i_7_n_5 ,\and_ln487_reg_1977_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\and_ln487_reg_1977[0]_i_12_n_3 ,\and_ln487_reg_1977[0]_i_13_n_3 ,\and_ln487_reg_1977[0]_i_14_n_3 ,\and_ln487_reg_1977[0]_i_15_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h550C)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state9),
        .I2(icmp_ln382_reg_1865),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000FFFFAE00AE00)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg),
        .I5(\mOutPtr_reg[0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(cmp7515_reg_1816),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_NS_fsm122_out),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_NS_fsm122_out),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(cmp7515_reg_1816),
        .I3(ap_CS_fsm_state15),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(ap_condition_pp1_exit_iter0_state18),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter16),
        .I4(ap_enable_reg_pp1_iter17_reg_n_3),
        .I5(ap_block_pp1_stage0_11001),
        .O(ap_NS_fsm122_out));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(\ap_CS_fsm[1]_i_2__3_n_3 ),
        .I3(\ap_CS_fsm[1]_i_3__2_n_3 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF51FF000051FF)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(\mOutPtr_reg[0] [0]),
        .I5(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln382_reg_1865),
        .O(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(\ap_CS_fsm[1]_i_4__0_n_3 ),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[1]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(\ap_CS_fsm[1]_i_5__0_n_3 ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[1]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg_n_3_[12] ),
        .O(\ap_CS_fsm[1]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(indvar_flatten_reg_371_reg[16]),
        .I1(tmp_reg_1703[16]),
        .I2(indvar_flatten_reg_371_reg[15]),
        .I3(tmp_reg_1703[15]),
        .I4(tmp_reg_1703[17]),
        .I5(indvar_flatten_reg_371_reg[17]),
        .O(\ap_CS_fsm[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(indvar_flatten_reg_371_reg[13]),
        .I1(tmp_reg_1703[13]),
        .I2(indvar_flatten_reg_371_reg[12]),
        .I3(tmp_reg_1703[12]),
        .I4(tmp_reg_1703[14]),
        .I5(indvar_flatten_reg_371_reg[14]),
        .O(\ap_CS_fsm[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(indvar_flatten_reg_371_reg[10]),
        .I1(tmp_reg_1703[10]),
        .I2(indvar_flatten_reg_371_reg[9]),
        .I3(tmp_reg_1703[9]),
        .I4(tmp_reg_1703[11]),
        .I5(indvar_flatten_reg_371_reg[11]),
        .O(\ap_CS_fsm[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(indvar_flatten_reg_371_reg[7]),
        .I1(tmp_reg_1703[7]),
        .I2(indvar_flatten_reg_371_reg[6]),
        .I3(tmp_reg_1703[6]),
        .I4(tmp_reg_1703[8]),
        .I5(indvar_flatten_reg_371_reg[8]),
        .O(\ap_CS_fsm[2]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(indvar_flatten_reg_371_reg[4]),
        .I1(tmp_reg_1703[4]),
        .I2(indvar_flatten_reg_371_reg[3]),
        .I3(tmp_reg_1703[3]),
        .I4(tmp_reg_1703[5]),
        .I5(indvar_flatten_reg_371_reg[5]),
        .O(\ap_CS_fsm[2]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(indvar_flatten_reg_371_reg[0]),
        .I1(indvar_flatten_reg_371_reg[1]),
        .I2(tmp_reg_1703[1]),
        .I3(tmp_reg_1703[2]),
        .I4(indvar_flatten_reg_371_reg[2]),
        .O(\ap_CS_fsm[2]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(in_mat_data_empty_n),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(indvar_flatten_reg_371_reg[31]),
        .I1(tmp_reg_1703[31]),
        .I2(indvar_flatten_reg_371_reg[30]),
        .I3(tmp_reg_1703[30]),
        .I4(tmp_reg_1703[32]),
        .I5(indvar_flatten_reg_371_reg[32]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_371_reg[28]),
        .I1(tmp_reg_1703[28]),
        .I2(indvar_flatten_reg_371_reg[27]),
        .I3(tmp_reg_1703[27]),
        .I4(tmp_reg_1703[29]),
        .I5(indvar_flatten_reg_371_reg[29]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_371_reg[25]),
        .I1(tmp_reg_1703[25]),
        .I2(indvar_flatten_reg_371_reg[24]),
        .I3(tmp_reg_1703[24]),
        .I4(tmp_reg_1703[26]),
        .I5(indvar_flatten_reg_371_reg[26]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(indvar_flatten_reg_371_reg[22]),
        .I1(tmp_reg_1703[22]),
        .I2(indvar_flatten_reg_371_reg[21]),
        .I3(tmp_reg_1703[21]),
        .I4(tmp_reg_1703[23]),
        .I5(indvar_flatten_reg_371_reg[23]),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(indvar_flatten_reg_371_reg[19]),
        .I1(tmp_reg_1703[19]),
        .I2(indvar_flatten_reg_371_reg[18]),
        .I3(tmp_reg_1703[18]),
        .I4(tmp_reg_1703[20]),
        .I5(indvar_flatten_reg_371_reg[20]),
        .O(\ap_CS_fsm[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state36),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(icmp_ln382_reg_1865),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[12] ),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state2,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4_n_3 ,\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_7_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_3 ,\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_3 ,\ap_CS_fsm[2]_i_9_n_3 ,\ap_CS_fsm[2]_i_10_n_3 ,\ap_CS_fsm[2]_i_11_n_3 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7_n_3 ,\ap_CS_fsm_reg[2]_i_7_n_4 ,\ap_CS_fsm_reg[2]_i_7_n_5 ,\ap_CS_fsm_reg[2]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12_n_3 ,\ap_CS_fsm[2]_i_13_n_3 ,\ap_CS_fsm[2]_i_14_n_3 ,\ap_CS_fsm[2]_i_15_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state1),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(ap_rst_n),
        .I4(p_76_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(p_76_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0000000A0C0C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm178_out),
        .I4(ap_block_pp0_stage0_11001),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_state1),
        .I1(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .O(ap_NS_fsm178_out));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(in_mat_data_empty_n),
        .O(ap_block_pp0_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_rst_n),
        .I3(grp_fu_1630_ce),
        .I4(ap_condition_pp1_exit_iter0_state18),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter15_reg_gate
       (.I0(ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .I1(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .O(ap_enable_reg_pp1_iter15_reg_gate_n_3));
  FDRE ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter15_reg_gate_n_3),
        .Q(ap_enable_reg_pp1_iter16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp1_iter17_i_1
       (.I0(ap_enable_reg_pp1_iter16),
        .I1(ap_enable_reg_pp1_iter17_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp1_stage0_11001),
        .I4(ap_CS_fsm_state17),
        .O(ap_enable_reg_pp1_iter17_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter17_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter17_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp1_exit_iter0_state18),
        .I4(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter2_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(1'b1),
        .Q(ap_enable_reg_pp1_iter2_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter3_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter4_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter5_reg_r_n_3),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter1_reg_n_3),
        .Q(ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_reg_gate
       (.I0(ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .I1(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .O(ap_enable_reg_pp1_iter6_reg_gate_n_3));
  FDRE ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6_reg_gate_n_3),
        .Q(ap_enable_reg_pp1_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8_reg_0),
        .Q(ap_enable_reg_pp1_iter9),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter10),
        .O(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546));
  LUT6 #(
    .INIT(64'h2A2AAAAA2AAAAAAA)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ),
        .I1(line_buffer_V_1_0_U_n_5),
        .I2(line_buffer_V_1_0_U_n_7),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ),
        .I4(line_buffer_V_1_0_U_n_6),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ),
        .I1(line_buffer_V_1_0_U_n_6),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ),
        .I3(line_buffer_V_1_0_U_n_7),
        .I4(line_buffer_V_1_0_U_n_5),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_5 
       (.I0(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(ap_block_pp1_stage0_11001),
        .I3(line_buffer_V_1_0_U_n_5),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ),
        .O(p_69_in));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7 
       (.I0(first_row_index_5_reg_415_reg[1]),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(first_row_index_5_reg_415_reg[3]),
        .I3(first_row_index_5_reg_415_reg[2]),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8 
       (.I0(first_row_index_5_reg_415_reg[1]),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(first_row_index_5_reg_415_reg[3]),
        .I3(first_row_index_5_reg_415_reg[2]),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9 
       (.I0(line_buffer_V_1_0_U_n_7),
        .I1(first_row_index_5_reg_415_reg[1]),
        .I2(first_row_index_5_reg_415_reg[0]),
        .I3(first_row_index_5_reg_415_reg[3]),
        .I4(first_row_index_5_reg_415_reg[2]),
        .I5(line_buffer_V_1_0_U_n_6),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_28),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_27),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_26),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_25),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_24),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_23),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_22),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_21),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_27),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_26),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_25),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_24),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_23),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_22),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_21),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_20),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_12),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_11),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_10),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_9),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_8),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_7),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_6),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_5),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_11),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_10),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_9),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_8),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_7),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_6),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_5),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_4),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA3000AAAA)) 
    \ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1 
       (.I0(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I2(cmp89_reg_1874),
        .I3(and_ln406_reg_1947_pp1_iter6_reg),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(ap_block_pp1_stage0_11001),
        .O(\ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter8_flag_write_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_10 
       (.I0(read_rows_count_reg_439[13]),
        .I1(Q[13]),
        .I2(read_rows_count_reg_439[12]),
        .I3(Q[12]),
        .I4(Q[14]),
        .I5(read_rows_count_reg_439[14]),
        .O(\cmp277_reg_1889[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_11 
       (.I0(read_rows_count_reg_439[10]),
        .I1(Q[10]),
        .I2(read_rows_count_reg_439[9]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(read_rows_count_reg_439[11]),
        .O(\cmp277_reg_1889[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_12 
       (.I0(read_rows_count_reg_439[7]),
        .I1(Q[7]),
        .I2(read_rows_count_reg_439[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(read_rows_count_reg_439[8]),
        .O(\cmp277_reg_1889[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_13 
       (.I0(read_rows_count_reg_439[4]),
        .I1(Q[4]),
        .I2(read_rows_count_reg_439[3]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(read_rows_count_reg_439[5]),
        .O(\cmp277_reg_1889[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_14 
       (.I0(read_rows_count_reg_439[1]),
        .I1(Q[1]),
        .I2(read_rows_count_reg_439[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(read_rows_count_reg_439[2]),
        .O(\cmp277_reg_1889[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp277_reg_1889[0]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(read_rows_count_reg_439[31]),
        .O(\cmp277_reg_1889[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_4 
       (.I0(read_rows_count_reg_439[28]),
        .I1(Q[28]),
        .I2(read_rows_count_reg_439[27]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(read_rows_count_reg_439[29]),
        .O(\cmp277_reg_1889[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .I1(Q[25]),
        .I2(read_rows_count_reg_439[24]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(read_rows_count_reg_439[26]),
        .O(\cmp277_reg_1889[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_7 
       (.I0(read_rows_count_reg_439[22]),
        .I1(Q[22]),
        .I2(read_rows_count_reg_439[21]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(read_rows_count_reg_439[23]),
        .O(\cmp277_reg_1889[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_8 
       (.I0(read_rows_count_reg_439[19]),
        .I1(Q[19]),
        .I2(read_rows_count_reg_439[18]),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(read_rows_count_reg_439[20]),
        .O(\cmp277_reg_1889[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_9 
       (.I0(read_rows_count_reg_439[16]),
        .I1(Q[16]),
        .I2(read_rows_count_reg_439[15]),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(read_rows_count_reg_439[17]),
        .O(\cmp277_reg_1889[0]_i_9_n_3 ));
  FDRE \cmp277_reg_1889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(cmp277_fu_921_p2),
        .Q(cmp277_reg_1889),
        .R(1'b0));
  CARRY4 \cmp277_reg_1889_reg[0]_i_1 
       (.CI(\cmp277_reg_1889_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp277_reg_1889_reg[0]_i_1_CO_UNCONNECTED [3],cmp277_fu_921_p2,\cmp277_reg_1889_reg[0]_i_1_n_5 ,\cmp277_reg_1889_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp277_reg_1889[0]_i_3_n_3 ,\cmp277_reg_1889[0]_i_4_n_3 ,\cmp277_reg_1889[0]_i_5_n_3 }));
  CARRY4 \cmp277_reg_1889_reg[0]_i_2 
       (.CI(\cmp277_reg_1889_reg[0]_i_6_n_3 ),
        .CO({\cmp277_reg_1889_reg[0]_i_2_n_3 ,\cmp277_reg_1889_reg[0]_i_2_n_4 ,\cmp277_reg_1889_reg[0]_i_2_n_5 ,\cmp277_reg_1889_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp277_reg_1889[0]_i_7_n_3 ,\cmp277_reg_1889[0]_i_8_n_3 ,\cmp277_reg_1889[0]_i_9_n_3 ,\cmp277_reg_1889[0]_i_10_n_3 }));
  CARRY4 \cmp277_reg_1889_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp277_reg_1889_reg[0]_i_6_n_3 ,\cmp277_reg_1889_reg[0]_i_6_n_4 ,\cmp277_reg_1889_reg[0]_i_6_n_5 ,\cmp277_reg_1889_reg[0]_i_6_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp277_reg_1889[0]_i_11_n_3 ,\cmp277_reg_1889[0]_i_12_n_3 ,\cmp277_reg_1889[0]_i_13_n_3 ,\cmp277_reg_1889[0]_i_14_n_3 }));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_10 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .O(\cmp7515_reg_1816[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_11 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .O(\cmp7515_reg_1816[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_12 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .O(\cmp7515_reg_1816[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_13 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .O(\cmp7515_reg_1816[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_14 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .O(\cmp7515_reg_1816[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_15 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .O(\cmp7515_reg_1816[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_16 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .O(\cmp7515_reg_1816[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_17 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .O(\cmp7515_reg_1816[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_20 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .O(\cmp7515_reg_1816[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_21 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .O(\cmp7515_reg_1816[0]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_22 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .O(\cmp7515_reg_1816[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_23 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .O(\cmp7515_reg_1816[0]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_24 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .O(\cmp7515_reg_1816[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_25 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .O(\cmp7515_reg_1816[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_26 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .O(\cmp7515_reg_1816[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_27 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .O(\cmp7515_reg_1816[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_29 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .O(\cmp7515_reg_1816[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \cmp7515_reg_1816[0]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\cmp7515_reg_1816[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_30 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\cmp7515_reg_1816[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_31 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\cmp7515_reg_1816[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_32 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\cmp7515_reg_1816[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_33 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\cmp7515_reg_1816[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_34 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\cmp7515_reg_1816[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_35 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\cmp7515_reg_1816[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_36 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\cmp7515_reg_1816[0]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \cmp7515_reg_1816[0]_i_37 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .O(\cmp7515_reg_1816[0]_i_37_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_38 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .O(\cmp7515_reg_1816[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_39 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .O(\cmp7515_reg_1816[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_4 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .O(\cmp7515_reg_1816[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_40 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .O(\cmp7515_reg_1816[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_41 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .O(\cmp7515_reg_1816[0]_i_41_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_42 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .O(\cmp7515_reg_1816[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_43 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .O(\cmp7515_reg_1816[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_44 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .O(\cmp7515_reg_1816[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_45 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .O(\cmp7515_reg_1816[0]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_47 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\cmp7515_reg_1816[0]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_48 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\cmp7515_reg_1816[0]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_49 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\cmp7515_reg_1816[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_5 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .O(\cmp7515_reg_1816[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_50 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\cmp7515_reg_1816[0]_i_50_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_51 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\cmp7515_reg_1816[0]_i_51_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_52 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\cmp7515_reg_1816[0]_i_52_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_53 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\cmp7515_reg_1816[0]_i_53_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_54 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\cmp7515_reg_1816[0]_i_54_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_56 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\cmp7515_reg_1816[0]_i_56_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_57 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\cmp7515_reg_1816[0]_i_57_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_58 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\cmp7515_reg_1816[0]_i_58_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_59 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\cmp7515_reg_1816[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_6 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .O(\cmp7515_reg_1816[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_60 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\cmp7515_reg_1816[0]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_61 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\cmp7515_reg_1816[0]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_62 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\cmp7515_reg_1816[0]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_63 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\cmp7515_reg_1816[0]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_64 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\cmp7515_reg_1816[0]_i_64_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_65 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\cmp7515_reg_1816[0]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_66 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\cmp7515_reg_1816[0]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_67 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\cmp7515_reg_1816[0]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_68 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\cmp7515_reg_1816[0]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_69 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\cmp7515_reg_1816[0]_i_69_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_7 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .O(\cmp7515_reg_1816[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_70 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\cmp7515_reg_1816[0]_i_70_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_71 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\cmp7515_reg_1816[0]_i_71_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_8 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .O(\cmp7515_reg_1816[0]_i_8_n_3 ));
  FDRE \cmp7515_reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(cmp7515_fu_814_p2),
        .Q(cmp7515_reg_1816),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_1 
       (.CI(\cmp7515_reg_1816_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp7515_reg_1816_reg[0]_i_1_CO_UNCONNECTED [3],cmp7515_fu_814_p2,\cmp7515_reg_1816_reg[0]_i_1_n_5 ,\cmp7515_reg_1816_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp7515_reg_1816[0]_i_3_n_3 ,\cmp7515_reg_1816[0]_i_4_n_3 ,\cmp7515_reg_1816[0]_i_5_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp7515_reg_1816[0]_i_6_n_3 ,\cmp7515_reg_1816[0]_i_7_n_3 ,\cmp7515_reg_1816[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_18 
       (.CI(\cmp7515_reg_1816_reg[0]_i_28_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_18_n_3 ,\cmp7515_reg_1816_reg[0]_i_18_n_4 ,\cmp7515_reg_1816_reg[0]_i_18_n_5 ,\cmp7515_reg_1816_reg[0]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_29_n_3 ,\cmp7515_reg_1816[0]_i_30_n_3 ,\cmp7515_reg_1816[0]_i_31_n_3 ,\cmp7515_reg_1816[0]_i_32_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_33_n_3 ,\cmp7515_reg_1816[0]_i_34_n_3 ,\cmp7515_reg_1816[0]_i_35_n_3 ,\cmp7515_reg_1816[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\cmp7515_reg_1816_reg[0]_i_19_n_3 ,\cmp7515_reg_1816_reg[0]_i_19_n_4 ,\cmp7515_reg_1816_reg[0]_i_19_n_5 ,\cmp7515_reg_1816_reg[0]_i_19_n_6 }),
        .CYINIT(\cmp7515_reg_1816[0]_i_37_n_3 ),
        .DI({\cmp7515_reg_1816[0]_i_38_n_3 ,\cmp7515_reg_1816[0]_i_39_n_3 ,\cmp7515_reg_1816[0]_i_40_n_3 ,\cmp7515_reg_1816[0]_i_41_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_42_n_3 ,\cmp7515_reg_1816[0]_i_43_n_3 ,\cmp7515_reg_1816[0]_i_44_n_3 ,\cmp7515_reg_1816[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_2 
       (.CI(\cmp7515_reg_1816_reg[0]_i_9_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_2_n_3 ,\cmp7515_reg_1816_reg[0]_i_2_n_4 ,\cmp7515_reg_1816_reg[0]_i_2_n_5 ,\cmp7515_reg_1816_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_10_n_3 ,\cmp7515_reg_1816[0]_i_11_n_3 ,\cmp7515_reg_1816[0]_i_12_n_3 ,\cmp7515_reg_1816[0]_i_13_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_14_n_3 ,\cmp7515_reg_1816[0]_i_15_n_3 ,\cmp7515_reg_1816[0]_i_16_n_3 ,\cmp7515_reg_1816[0]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_28 
       (.CI(\cmp7515_reg_1816_reg[0]_i_46_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_28_n_3 ,\cmp7515_reg_1816_reg[0]_i_28_n_4 ,\cmp7515_reg_1816_reg[0]_i_28_n_5 ,\cmp7515_reg_1816_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_47_n_3 ,\cmp7515_reg_1816[0]_i_48_n_3 ,\cmp7515_reg_1816[0]_i_49_n_3 ,\cmp7515_reg_1816[0]_i_50_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_51_n_3 ,\cmp7515_reg_1816[0]_i_52_n_3 ,\cmp7515_reg_1816[0]_i_53_n_3 ,\cmp7515_reg_1816[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_46 
       (.CI(\cmp7515_reg_1816_reg[0]_i_55_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_46_n_3 ,\cmp7515_reg_1816_reg[0]_i_46_n_4 ,\cmp7515_reg_1816_reg[0]_i_46_n_5 ,\cmp7515_reg_1816_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_56_n_3 ,\cmp7515_reg_1816[0]_i_57_n_3 ,\cmp7515_reg_1816[0]_i_58_n_3 ,\cmp7515_reg_1816[0]_i_59_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_60_n_3 ,\cmp7515_reg_1816[0]_i_61_n_3 ,\cmp7515_reg_1816[0]_i_62_n_3 ,\cmp7515_reg_1816[0]_i_63_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_55 
       (.CI(1'b0),
        .CO({\cmp7515_reg_1816_reg[0]_i_55_n_3 ,\cmp7515_reg_1816_reg[0]_i_55_n_4 ,\cmp7515_reg_1816_reg[0]_i_55_n_5 ,\cmp7515_reg_1816_reg[0]_i_55_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_64_n_3 ,\cmp7515_reg_1816[0]_i_65_n_3 ,\cmp7515_reg_1816[0]_i_66_n_3 ,\cmp7515_reg_1816[0]_i_67_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_68_n_3 ,\cmp7515_reg_1816[0]_i_69_n_3 ,\cmp7515_reg_1816[0]_i_70_n_3 ,\cmp7515_reg_1816[0]_i_71_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_9 
       (.CI(\cmp7515_reg_1816_reg[0]_i_19_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_9_n_3 ,\cmp7515_reg_1816_reg[0]_i_9_n_4 ,\cmp7515_reg_1816_reg[0]_i_9_n_5 ,\cmp7515_reg_1816_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_20_n_3 ,\cmp7515_reg_1816[0]_i_21_n_3 ,\cmp7515_reg_1816[0]_i_22_n_3 ,\cmp7515_reg_1816[0]_i_23_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_24_n_3 ,\cmp7515_reg_1816[0]_i_25_n_3 ,\cmp7515_reg_1816[0]_i_26_n_3 ,\cmp7515_reg_1816[0]_i_27_n_3 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_10 
       (.I0(read_rows_count_reg_439[13]),
        .I1(Q[13]),
        .I2(read_rows_count_reg_439[12]),
        .I3(Q[12]),
        .I4(Q[14]),
        .I5(read_rows_count_reg_439[14]),
        .O(\cmp89_reg_1874[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_11 
       (.I0(read_rows_count_reg_439[10]),
        .I1(Q[10]),
        .I2(read_rows_count_reg_439[9]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(read_rows_count_reg_439[11]),
        .O(\cmp89_reg_1874[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_12 
       (.I0(read_rows_count_reg_439[7]),
        .I1(Q[7]),
        .I2(read_rows_count_reg_439[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(read_rows_count_reg_439[8]),
        .O(\cmp89_reg_1874[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_13 
       (.I0(read_rows_count_reg_439[4]),
        .I1(Q[4]),
        .I2(read_rows_count_reg_439[3]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(read_rows_count_reg_439[5]),
        .O(\cmp89_reg_1874[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_14 
       (.I0(read_rows_count_reg_439[1]),
        .I1(Q[1]),
        .I2(read_rows_count_reg_439[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(read_rows_count_reg_439[2]),
        .O(\cmp89_reg_1874[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp89_reg_1874[0]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(read_rows_count_reg_439[31]),
        .O(\cmp89_reg_1874[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_4 
       (.I0(read_rows_count_reg_439[28]),
        .I1(Q[28]),
        .I2(read_rows_count_reg_439[27]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(read_rows_count_reg_439[29]),
        .O(\cmp89_reg_1874[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .I1(Q[25]),
        .I2(read_rows_count_reg_439[24]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(read_rows_count_reg_439[26]),
        .O(\cmp89_reg_1874[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_7 
       (.I0(read_rows_count_reg_439[22]),
        .I1(Q[22]),
        .I2(read_rows_count_reg_439[21]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(read_rows_count_reg_439[23]),
        .O(\cmp89_reg_1874[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_8 
       (.I0(read_rows_count_reg_439[19]),
        .I1(Q[19]),
        .I2(read_rows_count_reg_439[18]),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(read_rows_count_reg_439[20]),
        .O(\cmp89_reg_1874[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_9 
       (.I0(read_rows_count_reg_439[16]),
        .I1(Q[16]),
        .I2(read_rows_count_reg_439[15]),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(read_rows_count_reg_439[17]),
        .O(\cmp89_reg_1874[0]_i_9_n_3 ));
  FDRE \cmp89_reg_1874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(cmp89_fu_910_p2),
        .Q(cmp89_reg_1874),
        .R(1'b0));
  CARRY4 \cmp89_reg_1874_reg[0]_i_1 
       (.CI(\cmp89_reg_1874_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp89_reg_1874_reg[0]_i_1_CO_UNCONNECTED [3],cmp89_fu_910_p2,\cmp89_reg_1874_reg[0]_i_1_n_5 ,\cmp89_reg_1874_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp89_reg_1874[0]_i_3_n_3 ,\cmp89_reg_1874[0]_i_4_n_3 ,\cmp89_reg_1874[0]_i_5_n_3 }));
  CARRY4 \cmp89_reg_1874_reg[0]_i_2 
       (.CI(\cmp89_reg_1874_reg[0]_i_6_n_3 ),
        .CO({\cmp89_reg_1874_reg[0]_i_2_n_3 ,\cmp89_reg_1874_reg[0]_i_2_n_4 ,\cmp89_reg_1874_reg[0]_i_2_n_5 ,\cmp89_reg_1874_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp89_reg_1874[0]_i_7_n_3 ,\cmp89_reg_1874[0]_i_8_n_3 ,\cmp89_reg_1874[0]_i_9_n_3 ,\cmp89_reg_1874[0]_i_10_n_3 }));
  CARRY4 \cmp89_reg_1874_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp89_reg_1874_reg[0]_i_6_n_3 ,\cmp89_reg_1874_reg[0]_i_6_n_4 ,\cmp89_reg_1874_reg[0]_i_6_n_5 ,\cmp89_reg_1874_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp89_reg_1874[0]_i_11_n_3 ,\cmp89_reg_1874[0]_i_12_n_3 ,\cmp89_reg_1874[0]_i_13_n_3 ,\cmp89_reg_1874[0]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \cmp_i_i235_i_reg_1901[0]_i_1 
       (.I0(cmp_i_i235_i_fu_936_p2),
        .I1(cmp7515_reg_1816),
        .I2(ap_CS_fsm_state15),
        .I3(cmp_i_i235_i_reg_1901),
        .O(\cmp_i_i235_i_reg_1901[0]_i_1_n_3 ));
  FDRE \cmp_i_i235_i_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i235_i_reg_1901[0]_i_1_n_3 ),
        .Q(cmp_i_i235_i_reg_1901),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \conv_i_i202_i_phi_reg_466[16]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter17_reg_n_3),
        .I2(icmp_ln389_reg_1943_pp1_iter16_reg),
        .O(conv_i_i202_i_phi_reg_4660));
  FDRE \conv_i_i202_i_phi_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[0]),
        .Q(conv_i_i202_i_phi_reg_466[0]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[10]),
        .Q(conv_i_i202_i_phi_reg_466[10]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[11]),
        .Q(conv_i_i202_i_phi_reg_466[11]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[12]),
        .Q(conv_i_i202_i_phi_reg_466[12]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[13]),
        .Q(conv_i_i202_i_phi_reg_466[13]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[14]),
        .Q(conv_i_i202_i_phi_reg_466[14]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[15]),
        .Q(conv_i_i202_i_phi_reg_466[15]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[16] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[16]),
        .Q(conv_i_i202_i_phi_reg_466[16]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[1]),
        .Q(conv_i_i202_i_phi_reg_466[1]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[2]),
        .Q(conv_i_i202_i_phi_reg_466[2]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[3]),
        .Q(conv_i_i202_i_phi_reg_466[3]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[4]),
        .Q(conv_i_i202_i_phi_reg_466[4]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[5]),
        .Q(conv_i_i202_i_phi_reg_466[5]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[6]),
        .Q(conv_i_i202_i_phi_reg_466[6]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[7]),
        .Q(conv_i_i202_i_phi_reg_466[7]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[8]),
        .Q(conv_i_i202_i_phi_reg_466[8]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[9]),
        .Q(conv_i_i202_i_phi_reg_466[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \first_row_index_5_reg_415[0]_i_1 
       (.I0(\first_row_index_5_reg_415[0]_i_4_n_3 ),
        .I1(\first_row_index_5_reg_415[0]_i_5_n_3 ),
        .I2(\first_row_index_5_reg_415[0]_i_6_n_3 ),
        .I3(\first_row_index_5_reg_415[0]_i_7_n_3 ),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state7),
        .O(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_10 
       (.I0(first_row_index_fu_1570_p2[11]),
        .I1(first_row_index_fu_1570_p2[10]),
        .I2(first_row_index_fu_1570_p2[9]),
        .I3(first_row_index_fu_1570_p2[8]),
        .O(\first_row_index_5_reg_415[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_11 
       (.I0(first_row_index_fu_1570_p2[7]),
        .I1(first_row_index_fu_1570_p2[6]),
        .I2(first_row_index_fu_1570_p2[5]),
        .I3(first_row_index_fu_1570_p2[4]),
        .O(\first_row_index_5_reg_415[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_row_index_5_reg_415[0]_i_15 
       (.I0(first_row_index_fu_1570_p2[28]),
        .I1(first_row_index_fu_1570_p2[29]),
        .I2(first_row_index_fu_1570_p2[31]),
        .I3(first_row_index_fu_1570_p2[30]),
        .O(\first_row_index_5_reg_415[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_row_index_5_reg_415[0]_i_18 
       (.I0(first_row_index_fu_1570_p2[20]),
        .I1(first_row_index_fu_1570_p2[21]),
        .I2(first_row_index_fu_1570_p2[22]),
        .I3(first_row_index_fu_1570_p2[23]),
        .O(\first_row_index_5_reg_415[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \first_row_index_5_reg_415[0]_i_2 
       (.I0(ap_CS_fsm_state36),
        .I1(cmp89_reg_1874),
        .I2(icmp_ln882_fu_1565_p2),
        .O(first_row_index_5_reg_415));
  LUT4 #(
    .INIT(16'h0200)) 
    \first_row_index_5_reg_415[0]_i_4 
       (.I0(cmp89_reg_1874),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(icmp_ln882_fu_1565_p2),
        .I3(\first_row_index_5_reg_415[0]_i_9_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \first_row_index_5_reg_415[0]_i_5 
       (.I0(\first_row_index_5_reg_415[0]_i_10_n_3 ),
        .I1(\first_row_index_5_reg_415[0]_i_11_n_3 ),
        .I2(first_row_index_fu_1570_p2[1]),
        .I3(first_row_index_fu_1570_p2[2]),
        .I4(first_row_index_fu_1570_p2[3]),
        .O(\first_row_index_5_reg_415[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \first_row_index_5_reg_415[0]_i_6 
       (.I0(first_row_index_fu_1570_p2[27]),
        .I1(first_row_index_fu_1570_p2[26]),
        .I2(first_row_index_fu_1570_p2[25]),
        .I3(first_row_index_fu_1570_p2[24]),
        .I4(\first_row_index_5_reg_415[0]_i_15_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \first_row_index_5_reg_415[0]_i_7 
       (.I0(first_row_index_fu_1570_p2[19]),
        .I1(first_row_index_fu_1570_p2[18]),
        .I2(first_row_index_fu_1570_p2[17]),
        .I3(first_row_index_fu_1570_p2[16]),
        .I4(\first_row_index_5_reg_415[0]_i_18_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \first_row_index_5_reg_415[0]_i_8 
       (.I0(first_row_index_5_reg_415_reg[0]),
        .O(first_row_index_fu_1570_p2[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_9 
       (.I0(first_row_index_fu_1570_p2[15]),
        .I1(first_row_index_fu_1570_p2[14]),
        .I2(first_row_index_fu_1570_p2[13]),
        .I3(first_row_index_fu_1570_p2[12]),
        .O(\first_row_index_5_reg_415[0]_i_9_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_10 ),
        .Q(first_row_index_5_reg_415_reg[0]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\first_row_index_5_reg_415_reg[0]_i_12_n_3 ,\first_row_index_5_reg_415_reg[0]_i_12_n_4 ,\first_row_index_5_reg_415_reg[0]_i_12_n_5 ,\first_row_index_5_reg_415_reg[0]_i_12_n_6 }),
        .CYINIT(first_row_index_5_reg_415_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[4:1]),
        .S(first_row_index_5_reg_415_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_13 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_14_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_13_n_3 ,\first_row_index_5_reg_415_reg[0]_i_13_n_4 ,\first_row_index_5_reg_415_reg[0]_i_13_n_5 ,\first_row_index_5_reg_415_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[28:25]),
        .S(first_row_index_5_reg_415_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_14 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_16_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_14_n_3 ,\first_row_index_5_reg_415_reg[0]_i_14_n_4 ,\first_row_index_5_reg_415_reg[0]_i_14_n_5 ,\first_row_index_5_reg_415_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[24:21]),
        .S(first_row_index_5_reg_415_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_16 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_17_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_16_n_3 ,\first_row_index_5_reg_415_reg[0]_i_16_n_4 ,\first_row_index_5_reg_415_reg[0]_i_16_n_5 ,\first_row_index_5_reg_415_reg[0]_i_16_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[20:17]),
        .S(first_row_index_5_reg_415_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_17 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_19_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_17_n_3 ,\first_row_index_5_reg_415_reg[0]_i_17_n_4 ,\first_row_index_5_reg_415_reg[0]_i_17_n_5 ,\first_row_index_5_reg_415_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[16:13]),
        .S(first_row_index_5_reg_415_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_19 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_20_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_19_n_3 ,\first_row_index_5_reg_415_reg[0]_i_19_n_4 ,\first_row_index_5_reg_415_reg[0]_i_19_n_5 ,\first_row_index_5_reg_415_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[12:9]),
        .S(first_row_index_5_reg_415_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_20 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_12_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_20_n_3 ,\first_row_index_5_reg_415_reg[0]_i_20_n_4 ,\first_row_index_5_reg_415_reg[0]_i_20_n_5 ,\first_row_index_5_reg_415_reg[0]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[8:5]),
        .S(first_row_index_5_reg_415_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_21 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_13_n_3 ),
        .CO({\NLW_first_row_index_5_reg_415_reg[0]_i_21_CO_UNCONNECTED [3:2],\first_row_index_5_reg_415_reg[0]_i_21_n_5 ,\first_row_index_5_reg_415_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_first_row_index_5_reg_415_reg[0]_i_21_O_UNCONNECTED [3],first_row_index_fu_1570_p2[31:29]}),
        .S({1'b0,first_row_index_5_reg_415_reg[31:29]}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\first_row_index_5_reg_415_reg[0]_i_3_n_3 ,\first_row_index_5_reg_415_reg[0]_i_3_n_4 ,\first_row_index_5_reg_415_reg[0]_i_3_n_5 ,\first_row_index_5_reg_415_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\first_row_index_5_reg_415_reg[0]_i_3_n_7 ,\first_row_index_5_reg_415_reg[0]_i_3_n_8 ,\first_row_index_5_reg_415_reg[0]_i_3_n_9 ,\first_row_index_5_reg_415_reg[0]_i_3_n_10 }),
        .S({first_row_index_5_reg_415_reg[3:1],first_row_index_fu_1570_p2[0]}));
  FDRE \first_row_index_5_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[10]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[11]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[12]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[12]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[8]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[12]_i_1_n_3 ,\first_row_index_5_reg_415_reg[12]_i_1_n_4 ,\first_row_index_5_reg_415_reg[12]_i_1_n_5 ,\first_row_index_5_reg_415_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[12]_i_1_n_7 ,\first_row_index_5_reg_415_reg[12]_i_1_n_8 ,\first_row_index_5_reg_415_reg[12]_i_1_n_9 ,\first_row_index_5_reg_415_reg[12]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[15:12]));
  FDRE \first_row_index_5_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[13]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[14] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[14]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[15] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[15]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[16] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[16]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[16]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[12]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[16]_i_1_n_3 ,\first_row_index_5_reg_415_reg[16]_i_1_n_4 ,\first_row_index_5_reg_415_reg[16]_i_1_n_5 ,\first_row_index_5_reg_415_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[16]_i_1_n_7 ,\first_row_index_5_reg_415_reg[16]_i_1_n_8 ,\first_row_index_5_reg_415_reg[16]_i_1_n_9 ,\first_row_index_5_reg_415_reg[16]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[19:16]));
  FDRE \first_row_index_5_reg_415_reg[17] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[17]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[18] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[18]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[19] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[19]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_9 ),
        .Q(first_row_index_5_reg_415_reg[1]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[20] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[20]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[20]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[16]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[20]_i_1_n_3 ,\first_row_index_5_reg_415_reg[20]_i_1_n_4 ,\first_row_index_5_reg_415_reg[20]_i_1_n_5 ,\first_row_index_5_reg_415_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[20]_i_1_n_7 ,\first_row_index_5_reg_415_reg[20]_i_1_n_8 ,\first_row_index_5_reg_415_reg[20]_i_1_n_9 ,\first_row_index_5_reg_415_reg[20]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[23:20]));
  FDRE \first_row_index_5_reg_415_reg[21] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[21]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[22] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[22]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[23] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[23]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[24] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[24]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[24]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[20]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[24]_i_1_n_3 ,\first_row_index_5_reg_415_reg[24]_i_1_n_4 ,\first_row_index_5_reg_415_reg[24]_i_1_n_5 ,\first_row_index_5_reg_415_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[24]_i_1_n_7 ,\first_row_index_5_reg_415_reg[24]_i_1_n_8 ,\first_row_index_5_reg_415_reg[24]_i_1_n_9 ,\first_row_index_5_reg_415_reg[24]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[27:24]));
  FDRE \first_row_index_5_reg_415_reg[25] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[25]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[26] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[26]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[27] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[27]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[28] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[28]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[28]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[24]_i_1_n_3 ),
        .CO({\NLW_first_row_index_5_reg_415_reg[28]_i_1_CO_UNCONNECTED [3],\first_row_index_5_reg_415_reg[28]_i_1_n_4 ,\first_row_index_5_reg_415_reg[28]_i_1_n_5 ,\first_row_index_5_reg_415_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[28]_i_1_n_7 ,\first_row_index_5_reg_415_reg[28]_i_1_n_8 ,\first_row_index_5_reg_415_reg[28]_i_1_n_9 ,\first_row_index_5_reg_415_reg[28]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[31:28]));
  FDRE \first_row_index_5_reg_415_reg[29] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[29]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_8 ),
        .Q(first_row_index_5_reg_415_reg[2]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[30] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[30]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[31] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[31]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_7 ),
        .Q(first_row_index_5_reg_415_reg[3]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[4]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[4]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_3_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[4]_i_1_n_3 ,\first_row_index_5_reg_415_reg[4]_i_1_n_4 ,\first_row_index_5_reg_415_reg[4]_i_1_n_5 ,\first_row_index_5_reg_415_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[4]_i_1_n_7 ,\first_row_index_5_reg_415_reg[4]_i_1_n_8 ,\first_row_index_5_reg_415_reg[4]_i_1_n_9 ,\first_row_index_5_reg_415_reg[4]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[7:4]));
  FDRE \first_row_index_5_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[5]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[6]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[7]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[8]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[8]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[4]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[8]_i_1_n_3 ,\first_row_index_5_reg_415_reg[8]_i_1_n_4 ,\first_row_index_5_reg_415_reg[8]_i_1_n_5 ,\first_row_index_5_reg_415_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[8]_i_1_n_7 ,\first_row_index_5_reg_415_reg[8]_i_1_n_8 ,\first_row_index_5_reg_415_reg[8]_i_1_n_9 ,\first_row_index_5_reg_415_reg[8]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[11:8]));
  FDRE \first_row_index_5_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[9]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_i_1
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg),
        .I1(icmp_ln382_reg_1865),
        .I2(ap_CS_fsm_state9),
        .I3(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .O(\icmp_ln382_reg_1865_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_580
       (.CO(cmp_i_i235_i_fu_936_p2),
        .D(rhs_reg_1791),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state15,\ap_CS_fsm_reg_n_3_[12] ,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_ce_reg_reg_0(icmp_ln1494_fu_1148_p2),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[41]_0 (grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return),
        .buff1_reg(trunc_ln703_1_reg_1781),
        .buff1_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .buff1_reg_1(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .cmp7515_reg_1816(cmp7515_reg_1816),
        .\cmp7515_reg_1816_reg[0] (grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3),
        .\currindex_int_reg_reg[19]_0 ({\j_1_reg_451_reg_n_3_[19] ,\j_1_reg_451_reg_n_3_[18] ,\j_1_reg_451_reg_n_3_[17] ,\j_1_reg_451_reg_n_3_[16] ,\j_1_reg_451_reg_n_3_[15] ,\j_1_reg_451_reg_n_3_[14] ,\j_1_reg_451_reg_n_3_[13] ,\j_1_reg_451_reg_n_3_[12] ,\j_1_reg_451_reg_n_3_[11] ,\j_1_reg_451_reg_n_3_[10] ,\j_1_reg_451_reg_n_3_[9] ,\j_1_reg_451_reg_n_3_[8] ,\j_1_reg_451_reg_n_3_[7] ,\j_1_reg_451_reg_n_3_[6] ,\j_1_reg_451_reg_n_3_[5] ,\j_1_reg_451_reg_n_3_[4] ,\j_1_reg_451_reg_n_3_[3] ,\j_1_reg_451_reg_n_3_[2] ,\j_1_reg_451_reg_n_3_[1] ,\j_1_reg_451_reg_n_3_[0] }),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln851_reg_1906(icmp_ln851_reg_1906),
        .\icmp_ln851_reg_1906_reg[0]_i_2_0 (sub_ln851_reg_1855),
        .indexx_pre_V_1_reg_1835_reg({indexx_pre_V_1_reg_1835_reg[19],indexx_pre_V_1_reg_1835_reg[1:0]}),
        .\inscale_int_reg_reg[47]_0 (scalex_V_reg_1771),
        .output_rows_count_reg_427_reg(output_rows_count_reg_427_reg[19:0]),
        .shl_i_i_i216_i_reg_1840_reg(shl_i_i_i216_i_reg_1840_reg),
        .shl_i_i_i_i233_i_reg_1825(shl_i_i_i_i233_i_reg_1825),
        .shl_i_i_i_i_i_reg_1830_reg({shl_i_i_i_i_i_reg_1830_reg[31:20],shl_i_i_i_i_i_reg_1830_reg[18:2]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfUDivResize grp_xfUDivResize_fu_563
       (.D(ap_NS_fsm[5:3]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[3]_0 (grp_xfUDivResize_fu_563_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[63] (ynew_reg_1776_reg),
        .\dividend0_reg[63]_0 ({\xnew_reg_1761_reg_n_3_[63] ,\xnew_reg_1761_reg_n_3_[62] ,\xnew_reg_1761_reg_n_3_[61] ,\xnew_reg_1761_reg_n_3_[60] ,\xnew_reg_1761_reg_n_3_[59] ,\xnew_reg_1761_reg_n_3_[58] ,\xnew_reg_1761_reg_n_3_[57] ,\xnew_reg_1761_reg_n_3_[56] ,\xnew_reg_1761_reg_n_3_[55] ,\xnew_reg_1761_reg_n_3_[54] ,\xnew_reg_1761_reg_n_3_[53] ,\xnew_reg_1761_reg_n_3_[52] ,\xnew_reg_1761_reg_n_3_[51] ,\xnew_reg_1761_reg_n_3_[50] ,\xnew_reg_1761_reg_n_3_[49] ,\xnew_reg_1761_reg_n_3_[48] ,\xnew_reg_1761_reg_n_3_[47] ,\xnew_reg_1761_reg_n_3_[46] ,\xnew_reg_1761_reg_n_3_[45] ,\xnew_reg_1761_reg_n_3_[44] ,\xnew_reg_1761_reg_n_3_[43] ,\xnew_reg_1761_reg_n_3_[42] ,\xnew_reg_1761_reg_n_3_[41] ,\xnew_reg_1761_reg_n_3_[40] ,\xnew_reg_1761_reg_n_3_[39] ,\xnew_reg_1761_reg_n_3_[38] ,\xnew_reg_1761_reg_n_3_[37] ,\xnew_reg_1761_reg_n_3_[36] ,\xnew_reg_1761_reg_n_3_[35] ,\xnew_reg_1761_reg_n_3_[34] ,\xnew_reg_1761_reg_n_3_[33] ,\xnew_reg_1761_reg_n_3_[32] }),
        .\divisor0_reg[15] (trunc_ln301_reg_1766),
        .\divisor0_reg[15]_0 (trunc_ln300_reg_1756),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47] (grp_xfUDivResize_fu_563_ap_return),
        .r_stage_reg_r_1(r_stage_reg_r_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfUDivResize_fu_563_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_n_7),
        .Q(grp_xfUDivResize_fu_563_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \i_1_reg_404[31]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state36),
        .O(i_1_reg_404));
  FDRE \i_1_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[0]),
        .Q(\i_1_reg_404_reg_n_3_[0] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[10]),
        .Q(\i_1_reg_404_reg_n_3_[10] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[11]),
        .Q(\i_1_reg_404_reg_n_3_[11] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[12]),
        .Q(\i_1_reg_404_reg_n_3_[12] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[13]),
        .Q(\i_1_reg_404_reg_n_3_[13] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[14]),
        .Q(\i_1_reg_404_reg_n_3_[14] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[15]),
        .Q(\i_1_reg_404_reg_n_3_[15] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[16]),
        .Q(\i_1_reg_404_reg_n_3_[16] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[17]),
        .Q(\i_1_reg_404_reg_n_3_[17] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[18]),
        .Q(\i_1_reg_404_reg_n_3_[18] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[19]),
        .Q(\i_1_reg_404_reg_n_3_[19] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[1]),
        .Q(\i_1_reg_404_reg_n_3_[1] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[20]),
        .Q(\i_1_reg_404_reg_n_3_[20] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[21]),
        .Q(\i_1_reg_404_reg_n_3_[21] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[22]),
        .Q(\i_1_reg_404_reg_n_3_[22] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[23]),
        .Q(\i_1_reg_404_reg_n_3_[23] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[24]),
        .Q(\i_1_reg_404_reg_n_3_[24] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[25]),
        .Q(\i_1_reg_404_reg_n_3_[25] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[26]),
        .Q(\i_1_reg_404_reg_n_3_[26] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[27]),
        .Q(\i_1_reg_404_reg_n_3_[27] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[28]),
        .Q(\i_1_reg_404_reg_n_3_[28] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[29]),
        .Q(\i_1_reg_404_reg_n_3_[29] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[2]),
        .Q(\i_1_reg_404_reg_n_3_[2] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[30]),
        .Q(\i_1_reg_404_reg_n_3_[30] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[31]),
        .Q(\i_1_reg_404_reg_n_3_[31] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[3]),
        .Q(\i_1_reg_404_reg_n_3_[3] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[4]),
        .Q(\i_1_reg_404_reg_n_3_[4] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[5]),
        .Q(\i_1_reg_404_reg_n_3_[5] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[6]),
        .Q(\i_1_reg_404_reg_n_3_[6] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[7]),
        .Q(\i_1_reg_404_reg_n_3_[7] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[8]),
        .Q(\i_1_reg_404_reg_n_3_[8] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[9]),
        .Q(\i_1_reg_404_reg_n_3_[9] ),
        .R(i_1_reg_404));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1860[0]_i_1 
       (.I0(\i_1_reg_404_reg_n_3_[0] ),
        .O(i_2_fu_890_p2[0]));
  FDRE \i_2_reg_1860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[0]),
        .Q(i_2_reg_1860[0]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[10]),
        .Q(i_2_reg_1860[10]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[11]),
        .Q(i_2_reg_1860[11]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[12]),
        .Q(i_2_reg_1860[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[12]_i_1 
       (.CI(\i_2_reg_1860_reg[8]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[12]_i_1_n_3 ,\i_2_reg_1860_reg[12]_i_1_n_4 ,\i_2_reg_1860_reg[12]_i_1_n_5 ,\i_2_reg_1860_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[12:9]),
        .S({\i_1_reg_404_reg_n_3_[12] ,\i_1_reg_404_reg_n_3_[11] ,\i_1_reg_404_reg_n_3_[10] ,\i_1_reg_404_reg_n_3_[9] }));
  FDRE \i_2_reg_1860_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[13]),
        .Q(i_2_reg_1860[13]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[14]),
        .Q(i_2_reg_1860[14]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[15]),
        .Q(i_2_reg_1860[15]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[16]),
        .Q(i_2_reg_1860[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[16]_i_1 
       (.CI(\i_2_reg_1860_reg[12]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[16]_i_1_n_3 ,\i_2_reg_1860_reg[16]_i_1_n_4 ,\i_2_reg_1860_reg[16]_i_1_n_5 ,\i_2_reg_1860_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[16:13]),
        .S({\i_1_reg_404_reg_n_3_[16] ,\i_1_reg_404_reg_n_3_[15] ,\i_1_reg_404_reg_n_3_[14] ,\i_1_reg_404_reg_n_3_[13] }));
  FDRE \i_2_reg_1860_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[17]),
        .Q(i_2_reg_1860[17]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[18]),
        .Q(i_2_reg_1860[18]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[19]),
        .Q(i_2_reg_1860[19]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[1]),
        .Q(i_2_reg_1860[1]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[20]),
        .Q(i_2_reg_1860[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[20]_i_1 
       (.CI(\i_2_reg_1860_reg[16]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[20]_i_1_n_3 ,\i_2_reg_1860_reg[20]_i_1_n_4 ,\i_2_reg_1860_reg[20]_i_1_n_5 ,\i_2_reg_1860_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[20:17]),
        .S({\i_1_reg_404_reg_n_3_[20] ,\i_1_reg_404_reg_n_3_[19] ,\i_1_reg_404_reg_n_3_[18] ,\i_1_reg_404_reg_n_3_[17] }));
  FDRE \i_2_reg_1860_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[21]),
        .Q(i_2_reg_1860[21]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[22]),
        .Q(i_2_reg_1860[22]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[23]),
        .Q(i_2_reg_1860[23]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[24]),
        .Q(i_2_reg_1860[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[24]_i_1 
       (.CI(\i_2_reg_1860_reg[20]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[24]_i_1_n_3 ,\i_2_reg_1860_reg[24]_i_1_n_4 ,\i_2_reg_1860_reg[24]_i_1_n_5 ,\i_2_reg_1860_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[24:21]),
        .S({\i_1_reg_404_reg_n_3_[24] ,\i_1_reg_404_reg_n_3_[23] ,\i_1_reg_404_reg_n_3_[22] ,\i_1_reg_404_reg_n_3_[21] }));
  FDRE \i_2_reg_1860_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[25]),
        .Q(i_2_reg_1860[25]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[26]),
        .Q(i_2_reg_1860[26]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[27]),
        .Q(i_2_reg_1860[27]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[28]),
        .Q(i_2_reg_1860[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[28]_i_1 
       (.CI(\i_2_reg_1860_reg[24]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[28]_i_1_n_3 ,\i_2_reg_1860_reg[28]_i_1_n_4 ,\i_2_reg_1860_reg[28]_i_1_n_5 ,\i_2_reg_1860_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[28:25]),
        .S({\i_1_reg_404_reg_n_3_[28] ,\i_1_reg_404_reg_n_3_[27] ,\i_1_reg_404_reg_n_3_[26] ,\i_1_reg_404_reg_n_3_[25] }));
  FDRE \i_2_reg_1860_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[29]),
        .Q(i_2_reg_1860[29]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[2]),
        .Q(i_2_reg_1860[2]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[30]),
        .Q(i_2_reg_1860[30]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[31]),
        .Q(i_2_reg_1860[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[31]_i_1 
       (.CI(\i_2_reg_1860_reg[28]_i_1_n_3 ),
        .CO({\NLW_i_2_reg_1860_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_1860_reg[31]_i_1_n_5 ,\i_2_reg_1860_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_1860_reg[31]_i_1_O_UNCONNECTED [3],i_2_fu_890_p2[31:29]}),
        .S({1'b0,\i_1_reg_404_reg_n_3_[31] ,\i_1_reg_404_reg_n_3_[30] ,\i_1_reg_404_reg_n_3_[29] }));
  FDRE \i_2_reg_1860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[3]),
        .Q(i_2_reg_1860[3]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[4]),
        .Q(i_2_reg_1860[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_1860_reg[4]_i_1_n_3 ,\i_2_reg_1860_reg[4]_i_1_n_4 ,\i_2_reg_1860_reg[4]_i_1_n_5 ,\i_2_reg_1860_reg[4]_i_1_n_6 }),
        .CYINIT(\i_1_reg_404_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[4:1]),
        .S({\i_1_reg_404_reg_n_3_[4] ,\i_1_reg_404_reg_n_3_[3] ,\i_1_reg_404_reg_n_3_[2] ,\i_1_reg_404_reg_n_3_[1] }));
  FDRE \i_2_reg_1860_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[5]),
        .Q(i_2_reg_1860[5]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[6]),
        .Q(i_2_reg_1860[6]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[7]),
        .Q(i_2_reg_1860[7]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[8]),
        .Q(i_2_reg_1860[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[8]_i_1 
       (.CI(\i_2_reg_1860_reg[4]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[8]_i_1_n_3 ,\i_2_reg_1860_reg[8]_i_1_n_4 ,\i_2_reg_1860_reg[8]_i_1_n_5 ,\i_2_reg_1860_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[8:5]),
        .S({\i_1_reg_404_reg_n_3_[8] ,\i_1_reg_404_reg_n_3_[7] ,\i_1_reg_404_reg_n_3_[6] ,\i_1_reg_404_reg_n_3_[5] }));
  FDRE \i_2_reg_1860_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[9]),
        .Q(i_2_reg_1860[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \i_reg_382[0]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I2(select_ln332_1_reg_1722),
        .I3(line_buffer_V_1_0_U_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I5(\i_reg_382_reg_n_3_[0] ),
        .O(\i_reg_382[0]_i_1_n_3 ));
  FDRE \i_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_382[0]_i_1_n_3 ),
        .Q(\i_reg_382_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln1494_reg_1985[0]_i_1 
       (.I0(icmp_ln1494_fu_1148_p2),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I2(ap_block_pp1_stage0_11001),
        .I3(icmp_ln1494_reg_1985),
        .O(\icmp_ln1494_reg_1985[0]_i_1_n_3 ));
  FDRE \icmp_ln1494_reg_1985_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1494_reg_1985[0]_i_1_n_3 ),
        .Q(icmp_ln1494_reg_1985),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \icmp_ln332_reg_1713[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(\icmp_ln332_reg_1713[0]_i_1_n_3 ));
  FDRE \icmp_ln332_reg_1713_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln332_reg_1713[0]_i_1_n_3 ),
        .Q(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_10 
       (.I0(loop_row_count_reg_1801[24]),
        .I1(\i_1_reg_404_reg_n_3_[24] ),
        .I2(loop_row_count_reg_1801[25]),
        .I3(\i_1_reg_404_reg_n_3_[25] ),
        .O(\icmp_ln382_reg_1865[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_12 
       (.I0(loop_row_count_reg_1801[22]),
        .I1(\i_1_reg_404_reg_n_3_[22] ),
        .I2(\i_1_reg_404_reg_n_3_[23] ),
        .I3(loop_row_count_reg_1801[23]),
        .O(\icmp_ln382_reg_1865[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_13 
       (.I0(loop_row_count_reg_1801[20]),
        .I1(\i_1_reg_404_reg_n_3_[20] ),
        .I2(\i_1_reg_404_reg_n_3_[21] ),
        .I3(loop_row_count_reg_1801[21]),
        .O(\icmp_ln382_reg_1865[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_14 
       (.I0(loop_row_count_reg_1801[18]),
        .I1(\i_1_reg_404_reg_n_3_[18] ),
        .I2(\i_1_reg_404_reg_n_3_[19] ),
        .I3(loop_row_count_reg_1801[19]),
        .O(\icmp_ln382_reg_1865[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_15 
       (.I0(loop_row_count_reg_1801[16]),
        .I1(\i_1_reg_404_reg_n_3_[16] ),
        .I2(\i_1_reg_404_reg_n_3_[17] ),
        .I3(loop_row_count_reg_1801[17]),
        .O(\icmp_ln382_reg_1865[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_16 
       (.I0(loop_row_count_reg_1801[22]),
        .I1(\i_1_reg_404_reg_n_3_[22] ),
        .I2(loop_row_count_reg_1801[23]),
        .I3(\i_1_reg_404_reg_n_3_[23] ),
        .O(\icmp_ln382_reg_1865[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_17 
       (.I0(loop_row_count_reg_1801[20]),
        .I1(\i_1_reg_404_reg_n_3_[20] ),
        .I2(loop_row_count_reg_1801[21]),
        .I3(\i_1_reg_404_reg_n_3_[21] ),
        .O(\icmp_ln382_reg_1865[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_18 
       (.I0(loop_row_count_reg_1801[18]),
        .I1(\i_1_reg_404_reg_n_3_[18] ),
        .I2(loop_row_count_reg_1801[19]),
        .I3(\i_1_reg_404_reg_n_3_[19] ),
        .O(\icmp_ln382_reg_1865[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_19 
       (.I0(loop_row_count_reg_1801[16]),
        .I1(\i_1_reg_404_reg_n_3_[16] ),
        .I2(loop_row_count_reg_1801[17]),
        .I3(\i_1_reg_404_reg_n_3_[17] ),
        .O(\icmp_ln382_reg_1865[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_21 
       (.I0(loop_row_count_reg_1801[14]),
        .I1(\i_1_reg_404_reg_n_3_[14] ),
        .I2(\i_1_reg_404_reg_n_3_[15] ),
        .I3(loop_row_count_reg_1801[15]),
        .O(\icmp_ln382_reg_1865[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_22 
       (.I0(loop_row_count_reg_1801[12]),
        .I1(\i_1_reg_404_reg_n_3_[12] ),
        .I2(\i_1_reg_404_reg_n_3_[13] ),
        .I3(loop_row_count_reg_1801[13]),
        .O(\icmp_ln382_reg_1865[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_23 
       (.I0(loop_row_count_reg_1801[10]),
        .I1(\i_1_reg_404_reg_n_3_[10] ),
        .I2(\i_1_reg_404_reg_n_3_[11] ),
        .I3(loop_row_count_reg_1801[11]),
        .O(\icmp_ln382_reg_1865[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_24 
       (.I0(loop_row_count_reg_1801[8]),
        .I1(\i_1_reg_404_reg_n_3_[8] ),
        .I2(\i_1_reg_404_reg_n_3_[9] ),
        .I3(loop_row_count_reg_1801[9]),
        .O(\icmp_ln382_reg_1865[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_25 
       (.I0(loop_row_count_reg_1801[14]),
        .I1(\i_1_reg_404_reg_n_3_[14] ),
        .I2(loop_row_count_reg_1801[15]),
        .I3(\i_1_reg_404_reg_n_3_[15] ),
        .O(\icmp_ln382_reg_1865[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_26 
       (.I0(loop_row_count_reg_1801[12]),
        .I1(\i_1_reg_404_reg_n_3_[12] ),
        .I2(loop_row_count_reg_1801[13]),
        .I3(\i_1_reg_404_reg_n_3_[13] ),
        .O(\icmp_ln382_reg_1865[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_27 
       (.I0(loop_row_count_reg_1801[10]),
        .I1(\i_1_reg_404_reg_n_3_[10] ),
        .I2(loop_row_count_reg_1801[11]),
        .I3(\i_1_reg_404_reg_n_3_[11] ),
        .O(\icmp_ln382_reg_1865[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_28 
       (.I0(loop_row_count_reg_1801[8]),
        .I1(\i_1_reg_404_reg_n_3_[8] ),
        .I2(loop_row_count_reg_1801[9]),
        .I3(\i_1_reg_404_reg_n_3_[9] ),
        .O(\icmp_ln382_reg_1865[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_29 
       (.I0(loop_row_count_reg_1801[6]),
        .I1(\i_1_reg_404_reg_n_3_[6] ),
        .I2(\i_1_reg_404_reg_n_3_[7] ),
        .I3(loop_row_count_reg_1801[7]),
        .O(\icmp_ln382_reg_1865[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_3 
       (.I0(loop_row_count_reg_1801[30]),
        .I1(\i_1_reg_404_reg_n_3_[30] ),
        .I2(loop_row_count_reg_1801[31]),
        .I3(\i_1_reg_404_reg_n_3_[31] ),
        .O(\icmp_ln382_reg_1865[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_30 
       (.I0(loop_row_count_reg_1801[4]),
        .I1(\i_1_reg_404_reg_n_3_[4] ),
        .I2(\i_1_reg_404_reg_n_3_[5] ),
        .I3(loop_row_count_reg_1801[5]),
        .O(\icmp_ln382_reg_1865[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_31 
       (.I0(loop_row_count_reg_1801[2]),
        .I1(\i_1_reg_404_reg_n_3_[2] ),
        .I2(\i_1_reg_404_reg_n_3_[3] ),
        .I3(loop_row_count_reg_1801[3]),
        .O(\icmp_ln382_reg_1865[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_32 
       (.I0(loop_row_count_reg_1801[0]),
        .I1(\i_1_reg_404_reg_n_3_[0] ),
        .I2(\i_1_reg_404_reg_n_3_[1] ),
        .I3(loop_row_count_reg_1801[1]),
        .O(\icmp_ln382_reg_1865[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_33 
       (.I0(loop_row_count_reg_1801[6]),
        .I1(\i_1_reg_404_reg_n_3_[6] ),
        .I2(loop_row_count_reg_1801[7]),
        .I3(\i_1_reg_404_reg_n_3_[7] ),
        .O(\icmp_ln382_reg_1865[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_34 
       (.I0(loop_row_count_reg_1801[4]),
        .I1(\i_1_reg_404_reg_n_3_[4] ),
        .I2(loop_row_count_reg_1801[5]),
        .I3(\i_1_reg_404_reg_n_3_[5] ),
        .O(\icmp_ln382_reg_1865[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_35 
       (.I0(loop_row_count_reg_1801[2]),
        .I1(\i_1_reg_404_reg_n_3_[2] ),
        .I2(loop_row_count_reg_1801[3]),
        .I3(\i_1_reg_404_reg_n_3_[3] ),
        .O(\icmp_ln382_reg_1865[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_36 
       (.I0(loop_row_count_reg_1801[0]),
        .I1(\i_1_reg_404_reg_n_3_[0] ),
        .I2(loop_row_count_reg_1801[1]),
        .I3(\i_1_reg_404_reg_n_3_[1] ),
        .O(\icmp_ln382_reg_1865[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_4 
       (.I0(loop_row_count_reg_1801[28]),
        .I1(\i_1_reg_404_reg_n_3_[28] ),
        .I2(\i_1_reg_404_reg_n_3_[29] ),
        .I3(loop_row_count_reg_1801[29]),
        .O(\icmp_ln382_reg_1865[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_5 
       (.I0(loop_row_count_reg_1801[26]),
        .I1(\i_1_reg_404_reg_n_3_[26] ),
        .I2(\i_1_reg_404_reg_n_3_[27] ),
        .I3(loop_row_count_reg_1801[27]),
        .O(\icmp_ln382_reg_1865[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_6 
       (.I0(loop_row_count_reg_1801[24]),
        .I1(\i_1_reg_404_reg_n_3_[24] ),
        .I2(\i_1_reg_404_reg_n_3_[25] ),
        .I3(loop_row_count_reg_1801[25]),
        .O(\icmp_ln382_reg_1865[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_7 
       (.I0(loop_row_count_reg_1801[30]),
        .I1(\i_1_reg_404_reg_n_3_[30] ),
        .I2(\i_1_reg_404_reg_n_3_[31] ),
        .I3(loop_row_count_reg_1801[31]),
        .O(\icmp_ln382_reg_1865[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_8 
       (.I0(loop_row_count_reg_1801[28]),
        .I1(\i_1_reg_404_reg_n_3_[28] ),
        .I2(loop_row_count_reg_1801[29]),
        .I3(\i_1_reg_404_reg_n_3_[29] ),
        .O(\icmp_ln382_reg_1865[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_9 
       (.I0(loop_row_count_reg_1801[26]),
        .I1(\i_1_reg_404_reg_n_3_[26] ),
        .I2(loop_row_count_reg_1801[27]),
        .I3(\i_1_reg_404_reg_n_3_[27] ),
        .O(\icmp_ln382_reg_1865[0]_i_9_n_3 ));
  FDRE \icmp_ln382_reg_1865_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln382_fu_896_p2),
        .Q(icmp_ln382_reg_1865),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_1 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_2_n_3 ),
        .CO({icmp_ln382_fu_896_p2,\icmp_ln382_reg_1865_reg[0]_i_1_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_1_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_3_n_3 ,\icmp_ln382_reg_1865[0]_i_4_n_3 ,\icmp_ln382_reg_1865[0]_i_5_n_3 ,\icmp_ln382_reg_1865[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_7_n_3 ,\icmp_ln382_reg_1865[0]_i_8_n_3 ,\icmp_ln382_reg_1865[0]_i_9_n_3 ,\icmp_ln382_reg_1865[0]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_11 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_20_n_3 ),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_11_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_21_n_3 ,\icmp_ln382_reg_1865[0]_i_22_n_3 ,\icmp_ln382_reg_1865[0]_i_23_n_3 ,\icmp_ln382_reg_1865[0]_i_24_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_25_n_3 ,\icmp_ln382_reg_1865[0]_i_26_n_3 ,\icmp_ln382_reg_1865[0]_i_27_n_3 ,\icmp_ln382_reg_1865[0]_i_28_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_2 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_11_n_3 ),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_2_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_12_n_3 ,\icmp_ln382_reg_1865[0]_i_13_n_3 ,\icmp_ln382_reg_1865[0]_i_14_n_3 ,\icmp_ln382_reg_1865[0]_i_15_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_16_n_3 ,\icmp_ln382_reg_1865[0]_i_17_n_3 ,\icmp_ln382_reg_1865[0]_i_18_n_3 ,\icmp_ln382_reg_1865[0]_i_19_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_20_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_29_n_3 ,\icmp_ln382_reg_1865[0]_i_30_n_3 ,\icmp_ln382_reg_1865[0]_i_31_n_3 ,\icmp_ln382_reg_1865[0]_i_32_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_33_n_3 ,\icmp_ln382_reg_1865[0]_i_34_n_3 ,\icmp_ln382_reg_1865[0]_i_35_n_3 ,\icmp_ln382_reg_1865[0]_i_36_n_3 }));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4[48]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[50]),
        .O(\icmp_ln389_reg_1943[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln389_reg_1943[0]_i_11 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(\icmp_ln389_reg_1943[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_12 
       (.I0(add_ln389_reg_1938_reg[60]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[60] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[60]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_13 
       (.I0(add_ln389_reg_1938_reg[62]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[62] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[62]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_15 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[46]),
        .I1(\j_1_reg_451_reg_n_3_[45] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[45]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[47]),
        .O(\icmp_ln389_reg_1943[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4[42]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[44]),
        .O(\icmp_ln389_reg_1943[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_17 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[40]),
        .I1(\j_1_reg_451_reg_n_3_[39] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[39]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[41]),
        .O(\icmp_ln389_reg_1943[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4[36]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[38]),
        .O(\icmp_ln389_reg_1943[0]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_19 
       (.I0(add_ln389_reg_1938_reg[58]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[58] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[58]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_20 
       (.I0(add_ln389_reg_1938_reg[59]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[59] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[59]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_21 
       (.I0(add_ln389_reg_1938_reg[54]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[54] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[54]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_22 
       (.I0(add_ln389_reg_1938_reg[56]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[56] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[56]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_23 
       (.I0(add_ln389_reg_1938_reg[52]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[52] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[52]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_24 
       (.I0(add_ln389_reg_1938_reg[53]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[53] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[53]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_25 
       (.I0(add_ln389_reg_1938_reg[48]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[48] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[48]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_26 
       (.I0(add_ln389_reg_1938_reg[50]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[50] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[50]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_28 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[34]),
        .I1(\j_1_reg_451_reg_n_3_[33] ),
        .I2(ap_phi_mux_j_1_phi_fu_458_p41),
        .I3(add_ln389_reg_1938_reg[33]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[35]),
        .O(\icmp_ln389_reg_1943[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h82000041)) 
    \icmp_ln389_reg_1943[0]_i_29 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[30]),
        .I2(smax_cast_reg_1850[30]),
        .I3(smax_cast_reg_1850[31]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[32]),
        .O(\icmp_ln389_reg_1943[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_30 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[28]),
        .I1(smax_cast_reg_1850[28]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[27]),
        .I3(smax_cast_reg_1850[27]),
        .I4(smax_cast_reg_1850[29]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[29]),
        .O(\icmp_ln389_reg_1943[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_31 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[25]),
        .I1(smax_cast_reg_1850[25]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[24]),
        .I3(smax_cast_reg_1850[24]),
        .I4(smax_cast_reg_1850[26]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[26]),
        .O(\icmp_ln389_reg_1943[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_32 
       (.I0(add_ln389_reg_1938_reg[46]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[46] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[46]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_33 
       (.I0(add_ln389_reg_1938_reg[47]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[47] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[47]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_34 
       (.I0(add_ln389_reg_1938_reg[42]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[42] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[42]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_35 
       (.I0(add_ln389_reg_1938_reg[44]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[44] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[44]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_36 
       (.I0(add_ln389_reg_1938_reg[40]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[40] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[40]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_37 
       (.I0(add_ln389_reg_1938_reg[41]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[41] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[41]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_38 
       (.I0(add_ln389_reg_1938_reg[36]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[36] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[36]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_39 
       (.I0(add_ln389_reg_1938_reg[38]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[38] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[38]));
  LUT4 #(
    .INIT(16'hA959)) 
    \icmp_ln389_reg_1943[0]_i_4 
       (.I0(smax_cast_reg_1850[31]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .O(\icmp_ln389_reg_1943[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_41 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[22]),
        .I1(smax_cast_reg_1850[22]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[21]),
        .I3(smax_cast_reg_1850[21]),
        .I4(smax_cast_reg_1850[23]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[23]),
        .O(\icmp_ln389_reg_1943[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_42 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[19]),
        .I1(smax_cast_reg_1850[19]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[18]),
        .I3(smax_cast_reg_1850[18]),
        .I4(smax_cast_reg_1850[20]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[20]),
        .O(\icmp_ln389_reg_1943[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_43 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[16]),
        .I1(smax_cast_reg_1850[16]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[15]),
        .I3(smax_cast_reg_1850[15]),
        .I4(smax_cast_reg_1850[17]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[17]),
        .O(\icmp_ln389_reg_1943[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_44 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[13]),
        .I1(smax_cast_reg_1850[13]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[12]),
        .I3(smax_cast_reg_1850[12]),
        .I4(smax_cast_reg_1850[14]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[14]),
        .O(\icmp_ln389_reg_1943[0]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_45 
       (.I0(add_ln389_reg_1938_reg[34]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[34] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[34]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_46 
       (.I0(add_ln389_reg_1938_reg[35]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[35] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[35]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_47 
       (.I0(add_ln389_reg_1938_reg[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[31] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_48 
       (.I0(add_ln389_reg_1938_reg[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[30] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[30]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_49 
       (.I0(add_ln389_reg_1938_reg[32]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[32] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[32]));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4[60]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[62]),
        .O(\icmp_ln389_reg_1943[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_50 
       (.I0(add_ln389_reg_1938_reg[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[28] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[28]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_51 
       (.I0(add_ln389_reg_1938_reg[27]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[27] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[27]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_52 
       (.I0(add_ln389_reg_1938_reg[29]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[29] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[29]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_53 
       (.I0(add_ln389_reg_1938_reg[25]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[25] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[25]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_54 
       (.I0(add_ln389_reg_1938_reg[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[24] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[24]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_55 
       (.I0(add_ln389_reg_1938_reg[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[26] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[26]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_56 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[10]),
        .I1(smax_cast_reg_1850[10]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[9]),
        .I3(smax_cast_reg_1850[9]),
        .I4(smax_cast_reg_1850[11]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[11]),
        .O(\icmp_ln389_reg_1943[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_57 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[7]),
        .I1(smax_cast_reg_1850[7]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[6]),
        .I3(smax_cast_reg_1850[6]),
        .I4(smax_cast_reg_1850[8]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[8]),
        .O(\icmp_ln389_reg_1943[0]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_58 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[4]),
        .I1(smax_cast_reg_1850[4]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4[3]),
        .I3(smax_cast_reg_1850[3]),
        .I4(smax_cast_reg_1850[5]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[5]),
        .O(\icmp_ln389_reg_1943[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \icmp_ln389_reg_1943[0]_i_59 
       (.I0(\icmp_ln389_reg_1943[0]_i_81_n_3 ),
        .I1(smax_cast_reg_1850[1]),
        .I2(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I3(smax_cast_reg_1850[0]),
        .I4(smax_cast_reg_1850[2]),
        .I5(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .O(\icmp_ln389_reg_1943[0]_i_59_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_60 
       (.I0(add_ln389_reg_1938_reg[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[22] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[22]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_61 
       (.I0(add_ln389_reg_1938_reg[21]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[21] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[21]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_62 
       (.I0(add_ln389_reg_1938_reg[23]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[23] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[23]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_63 
       (.I0(add_ln389_reg_1938_reg[19]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[19] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[19]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_64 
       (.I0(add_ln389_reg_1938_reg[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[18] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_65 
       (.I0(add_ln389_reg_1938_reg[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[20] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[20]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_66 
       (.I0(add_ln389_reg_1938_reg[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[16] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_67 
       (.I0(add_ln389_reg_1938_reg[15]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[15] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_68 
       (.I0(add_ln389_reg_1938_reg[17]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[17] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[17]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_69 
       (.I0(add_ln389_reg_1938_reg[13]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[13] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[13]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_7 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[58]),
        .I1(\j_1_reg_451_reg_n_3_[57] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[57]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[59]),
        .O(\icmp_ln389_reg_1943[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_70 
       (.I0(add_ln389_reg_1938_reg[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[12] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_71 
       (.I0(add_ln389_reg_1938_reg[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[14] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[14]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_72 
       (.I0(add_ln389_reg_1938_reg[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[10] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_73 
       (.I0(add_ln389_reg_1938_reg[9]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[9] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_74 
       (.I0(add_ln389_reg_1938_reg[11]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[11] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_75 
       (.I0(add_ln389_reg_1938_reg[7]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[7] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_76 
       (.I0(add_ln389_reg_1938_reg[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[6] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_77 
       (.I0(add_ln389_reg_1938_reg[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[8] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_78 
       (.I0(add_ln389_reg_1938_reg[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[4] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_79 
       (.I0(add_ln389_reg_1938_reg[3]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[3] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[3]));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_8 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4[54]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[56]),
        .O(\icmp_ln389_reg_1943[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_80 
       (.I0(add_ln389_reg_1938_reg[5]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[5] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_81 
       (.I0(add_ln389_reg_1938_reg[1]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[1] ),
        .O(\icmp_ln389_reg_1943[0]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln389_reg_1943[0]_i_82 
       (.I0(add_ln389_reg_1938_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[0] ),
        .O(\icmp_ln389_reg_1943[0]_i_82_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_83 
       (.I0(add_ln389_reg_1938_reg[2]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[2] ),
        .O(\icmp_ln389_reg_1943[0]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_9 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4[52]),
        .I1(\j_1_reg_451_reg_n_3_[51] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[51]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4[53]),
        .O(\icmp_ln389_reg_1943[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter15_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln389_reg_1943_pp1_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ),
        .Q(icmp_ln389_reg_1943_pp1_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .Q(icmp_ln389_reg_1943_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln389_reg_1943_pp1_iter1_reg),
        .Q(\icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ));
  FDRE \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ),
        .Q(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .Q(\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(ap_condition_pp1_exit_iter0_state18),
        .Q(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_14 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_27_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_14_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_28_n_3 ,\icmp_ln389_reg_1943[0]_i_29_n_3 ,\icmp_ln389_reg_1943[0]_i_30_n_3 ,\icmp_ln389_reg_1943[0]_i_31_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_2 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln389_reg_1943_reg[0]_i_2_CO_UNCONNECTED [3:2],ap_condition_pp1_exit_iter0_state18,\icmp_ln389_reg_1943_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln389_reg_1943[0]_i_4_n_3 ,\icmp_ln389_reg_1943[0]_i_5_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_27 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_40_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_27_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_41_n_3 ,\icmp_ln389_reg_1943[0]_i_42_n_3 ,\icmp_ln389_reg_1943[0]_i_43_n_3 ,\icmp_ln389_reg_1943[0]_i_44_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_3 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_6_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_3_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_7_n_3 ,\icmp_ln389_reg_1943[0]_i_8_n_3 ,\icmp_ln389_reg_1943[0]_i_9_n_3 ,\icmp_ln389_reg_1943[0]_i_10_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_40_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_56_n_3 ,\icmp_ln389_reg_1943[0]_i_57_n_3 ,\icmp_ln389_reg_1943[0]_i_58_n_3 ,\icmp_ln389_reg_1943[0]_i_59_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_6 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_14_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_6_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_15_n_3 ,\icmp_ln389_reg_1943[0]_i_16_n_3 ,\icmp_ln389_reg_1943[0]_i_17_n_3 ,\icmp_ln389_reg_1943[0]_i_18_n_3 }));
  LUT6 #(
    .INIT(64'hFFFEFFFF00100000)) 
    \icmp_ln489_reg_1951[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_fu_1063_p2),
        .I3(ap_condition_pp1_exit_iter0_state18),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(icmp_ln489_reg_1951),
        .O(\icmp_ln489_reg_1951[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[59] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[58] ),
        .I5(add_ln389_reg_1938_reg[58]),
        .O(\icmp_ln489_reg_1951[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_11 
       (.I0(\j_1_reg_451_reg_n_3_[57] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[56] ),
        .I5(add_ln389_reg_1938_reg[56]),
        .O(\icmp_ln489_reg_1951[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_13 
       (.I0(\j_1_reg_451_reg_n_3_[54] ),
        .I1(add_ln389_reg_1938_reg[54]),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[55] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_14 
       (.I0(\j_1_reg_451_reg_n_3_[52] ),
        .I1(add_ln389_reg_1938_reg[52]),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[53] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_15 
       (.I0(\j_1_reg_451_reg_n_3_[50] ),
        .I1(add_ln389_reg_1938_reg[50]),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[51] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[48] ),
        .I1(add_ln389_reg_1938_reg[48]),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[49] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_17 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[54] ),
        .I5(add_ln389_reg_1938_reg[54]),
        .O(\icmp_ln489_reg_1951[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[53] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[52] ),
        .I5(add_ln389_reg_1938_reg[52]),
        .O(\icmp_ln489_reg_1951[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_19 
       (.I0(\j_1_reg_451_reg_n_3_[51] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[50] ),
        .I5(add_ln389_reg_1938_reg[50]),
        .O(\icmp_ln489_reg_1951[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_20 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[48] ),
        .I5(add_ln389_reg_1938_reg[48]),
        .O(\icmp_ln489_reg_1951[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_22 
       (.I0(\j_1_reg_451_reg_n_3_[46] ),
        .I1(add_ln389_reg_1938_reg[46]),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[47] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_23 
       (.I0(\j_1_reg_451_reg_n_3_[44] ),
        .I1(add_ln389_reg_1938_reg[44]),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[45] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_24 
       (.I0(\j_1_reg_451_reg_n_3_[42] ),
        .I1(add_ln389_reg_1938_reg[42]),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[43] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_25 
       (.I0(\j_1_reg_451_reg_n_3_[40] ),
        .I1(add_ln389_reg_1938_reg[40]),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[41] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_26 
       (.I0(\j_1_reg_451_reg_n_3_[47] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[46] ),
        .I5(add_ln389_reg_1938_reg[46]),
        .O(\icmp_ln489_reg_1951[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_27 
       (.I0(\j_1_reg_451_reg_n_3_[45] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[44] ),
        .I5(add_ln389_reg_1938_reg[44]),
        .O(\icmp_ln489_reg_1951[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_28 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[42] ),
        .I5(add_ln389_reg_1938_reg[42]),
        .O(\icmp_ln489_reg_1951[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_29 
       (.I0(\j_1_reg_451_reg_n_3_[41] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[40] ),
        .I5(add_ln389_reg_1938_reg[40]),
        .O(\icmp_ln489_reg_1951[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_31 
       (.I0(\j_1_reg_451_reg_n_3_[38] ),
        .I1(add_ln389_reg_1938_reg[38]),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[39] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_32 
       (.I0(\j_1_reg_451_reg_n_3_[36] ),
        .I1(add_ln389_reg_1938_reg[36]),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[37] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_33 
       (.I0(\j_1_reg_451_reg_n_3_[34] ),
        .I1(add_ln389_reg_1938_reg[34]),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[35] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_34 
       (.I0(\j_1_reg_451_reg_n_3_[32] ),
        .I1(add_ln389_reg_1938_reg[32]),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[33] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_35 
       (.I0(\j_1_reg_451_reg_n_3_[39] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[38] ),
        .I5(add_ln389_reg_1938_reg[38]),
        .O(\icmp_ln489_reg_1951[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_36 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[36] ),
        .I5(add_ln389_reg_1938_reg[36]),
        .O(\icmp_ln489_reg_1951[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_37 
       (.I0(\j_1_reg_451_reg_n_3_[35] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[34] ),
        .I5(add_ln389_reg_1938_reg[34]),
        .O(\icmp_ln489_reg_1951[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_38 
       (.I0(\j_1_reg_451_reg_n_3_[33] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[32] ),
        .I5(add_ln389_reg_1938_reg[32]),
        .O(\icmp_ln489_reg_1951[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h3F005F5F3F000000)) 
    \icmp_ln489_reg_1951[0]_i_4 
       (.I0(\j_1_reg_451_reg_n_3_[62] ),
        .I1(add_ln389_reg_1938_reg[62]),
        .I2(sext_ln382_reg_1845[32]),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I5(\j_1_reg_451_reg_n_3_[63] ),
        .O(\icmp_ln489_reg_1951[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_40 
       (.I0(sext_ln382_reg_1845[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[30]),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[31] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_41 
       (.I0(sext_ln382_reg_1845[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[28]),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[29] ),
        .I5(sext_ln382_reg_1845[29]),
        .O(\icmp_ln489_reg_1951[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_42 
       (.I0(sext_ln382_reg_1845[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[26]),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[27] ),
        .I5(sext_ln382_reg_1845[27]),
        .O(\icmp_ln489_reg_1951[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_43 
       (.I0(sext_ln382_reg_1845[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[24]),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[25] ),
        .I5(sext_ln382_reg_1845[25]),
        .O(\icmp_ln489_reg_1951[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_44 
       (.I0(\j_1_reg_451_reg_n_3_[31] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[30]),
        .I5(sext_ln382_reg_1845[30]),
        .O(\icmp_ln489_reg_1951[0]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_45 
       (.I0(\j_1_reg_451_reg_n_3_[29] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(sext_ln382_reg_1845[29]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[28]),
        .I5(sext_ln382_reg_1845[28]),
        .O(\icmp_ln489_reg_1951[0]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_46 
       (.I0(\j_1_reg_451_reg_n_3_[27] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(sext_ln382_reg_1845[27]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[26]),
        .I5(sext_ln382_reg_1845[26]),
        .O(\icmp_ln489_reg_1951[0]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_47 
       (.I0(\j_1_reg_451_reg_n_3_[25] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(sext_ln382_reg_1845[25]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[24]),
        .I5(sext_ln382_reg_1845[24]),
        .O(\icmp_ln489_reg_1951[0]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_49 
       (.I0(sext_ln382_reg_1845[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[22]),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[23] ),
        .I5(sext_ln382_reg_1845[23]),
        .O(\icmp_ln489_reg_1951[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[60] ),
        .I1(add_ln389_reg_1938_reg[60]),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[61] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_50 
       (.I0(sext_ln382_reg_1845[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[20]),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[21] ),
        .I5(sext_ln382_reg_1845[21]),
        .O(\icmp_ln489_reg_1951[0]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_51 
       (.I0(sext_ln382_reg_1845[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[18]),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[19] ),
        .I5(sext_ln382_reg_1845[19]),
        .O(\icmp_ln489_reg_1951[0]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_52 
       (.I0(sext_ln382_reg_1845[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[16]),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[17] ),
        .I5(sext_ln382_reg_1845[17]),
        .O(\icmp_ln489_reg_1951[0]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_53 
       (.I0(\j_1_reg_451_reg_n_3_[23] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(sext_ln382_reg_1845[23]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[22]),
        .I5(sext_ln382_reg_1845[22]),
        .O(\icmp_ln489_reg_1951[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_54 
       (.I0(\j_1_reg_451_reg_n_3_[21] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(sext_ln382_reg_1845[21]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[20]),
        .I5(sext_ln382_reg_1845[20]),
        .O(\icmp_ln489_reg_1951[0]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_55 
       (.I0(\j_1_reg_451_reg_n_3_[19] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(sext_ln382_reg_1845[19]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[18]),
        .I5(sext_ln382_reg_1845[18]),
        .O(\icmp_ln489_reg_1951[0]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_56 
       (.I0(\j_1_reg_451_reg_n_3_[17] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(sext_ln382_reg_1845[17]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[16]),
        .I5(sext_ln382_reg_1845[16]),
        .O(\icmp_ln489_reg_1951[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_58 
       (.I0(sext_ln382_reg_1845[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[14]),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[15] ),
        .I5(sext_ln382_reg_1845[15]),
        .O(\icmp_ln489_reg_1951[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_59 
       (.I0(sext_ln382_reg_1845[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[12]),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[13] ),
        .I5(sext_ln382_reg_1845[13]),
        .O(\icmp_ln489_reg_1951[0]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_6 
       (.I0(\j_1_reg_451_reg_n_3_[58] ),
        .I1(add_ln389_reg_1938_reg[58]),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[59] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_60 
       (.I0(sext_ln382_reg_1845[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[10]),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[11] ),
        .I5(sext_ln382_reg_1845[11]),
        .O(\icmp_ln489_reg_1951[0]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_61 
       (.I0(sext_ln382_reg_1845[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[8]),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[9] ),
        .I5(sext_ln382_reg_1845[9]),
        .O(\icmp_ln489_reg_1951[0]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_62 
       (.I0(\j_1_reg_451_reg_n_3_[15] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(sext_ln382_reg_1845[15]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[14]),
        .I5(sext_ln382_reg_1845[14]),
        .O(\icmp_ln489_reg_1951[0]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_63 
       (.I0(\j_1_reg_451_reg_n_3_[13] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(sext_ln382_reg_1845[13]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[12]),
        .I5(sext_ln382_reg_1845[12]),
        .O(\icmp_ln489_reg_1951[0]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_64 
       (.I0(\j_1_reg_451_reg_n_3_[11] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(sext_ln382_reg_1845[11]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[10]),
        .I5(sext_ln382_reg_1845[10]),
        .O(\icmp_ln489_reg_1951[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_65 
       (.I0(\j_1_reg_451_reg_n_3_[9] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(sext_ln382_reg_1845[9]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[8]),
        .I5(sext_ln382_reg_1845[8]),
        .O(\icmp_ln489_reg_1951[0]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_66 
       (.I0(sext_ln382_reg_1845[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[6]),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[7] ),
        .I5(sext_ln382_reg_1845[7]),
        .O(\icmp_ln489_reg_1951[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_67 
       (.I0(sext_ln382_reg_1845[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4[4]),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[5] ),
        .I5(sext_ln382_reg_1845[5]),
        .O(\icmp_ln489_reg_1951[0]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_68 
       (.I0(sext_ln382_reg_1845[2]),
        .I1(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[3] ),
        .I5(sext_ln382_reg_1845[3]),
        .O(\icmp_ln489_reg_1951[0]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \icmp_ln489_reg_1951[0]_i_69 
       (.I0(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I1(sext_ln382_reg_1845[0]),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[1] ),
        .I5(sext_ln382_reg_1845[1]),
        .O(\icmp_ln489_reg_1951[0]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_7 
       (.I0(\j_1_reg_451_reg_n_3_[56] ),
        .I1(add_ln389_reg_1938_reg[56]),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[57] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_70 
       (.I0(\j_1_reg_451_reg_n_3_[7] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(sext_ln382_reg_1845[7]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[6]),
        .I5(sext_ln382_reg_1845[6]),
        .O(\icmp_ln489_reg_1951[0]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_71 
       (.I0(\j_1_reg_451_reg_n_3_[5] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(sext_ln382_reg_1845[5]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4[4]),
        .I5(sext_ln382_reg_1845[4]),
        .O(\icmp_ln489_reg_1951[0]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_72 
       (.I0(\j_1_reg_451_reg_n_3_[3] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(sext_ln382_reg_1845[3]),
        .I4(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I5(sext_ln382_reg_1845[2]),
        .O(\icmp_ln489_reg_1951[0]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \icmp_ln489_reg_1951[0]_i_73 
       (.I0(\j_1_reg_451_reg_n_3_[1] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(sext_ln382_reg_1845[1]),
        .I4(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I5(sext_ln382_reg_1845[0]),
        .O(\icmp_ln489_reg_1951[0]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    \icmp_ln489_reg_1951[0]_i_8 
       (.I0(sext_ln382_reg_1845[32]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\j_1_reg_451_reg_n_3_[62] ),
        .I5(add_ln389_reg_1938_reg[62]),
        .O(\icmp_ln489_reg_1951[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_9 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[60] ),
        .I5(add_ln389_reg_1938_reg[60]),
        .O(\icmp_ln489_reg_1951[0]_i_9_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter9_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln489_reg_1951_pp1_iter10_reg),
        .Q(\icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(icmp_ln489_reg_1951_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter15_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(icmp_ln489_reg_1951),
        .Q(icmp_ln489_reg_1951_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln489_reg_1951_pp1_iter1_reg),
        .Q(\icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(icmp_ln489_reg_1951_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter7_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter8_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln489_reg_1951[0]_i_1_n_3 ),
        .Q(icmp_ln489_reg_1951),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_12 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_21_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_12_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_22_n_3 ,\icmp_ln489_reg_1951[0]_i_23_n_3 ,\icmp_ln489_reg_1951[0]_i_24_n_3 ,\icmp_ln489_reg_1951[0]_i_25_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_26_n_3 ,\icmp_ln489_reg_1951[0]_i_27_n_3 ,\icmp_ln489_reg_1951[0]_i_28_n_3 ,\icmp_ln489_reg_1951[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_2 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_3_n_3 ),
        .CO({icmp_ln489_fu_1063_p2,\icmp_ln489_reg_1951_reg[0]_i_2_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_2_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_4_n_3 ,\icmp_ln489_reg_1951[0]_i_5_n_3 ,\icmp_ln489_reg_1951[0]_i_6_n_3 ,\icmp_ln489_reg_1951[0]_i_7_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_8_n_3 ,\icmp_ln489_reg_1951[0]_i_9_n_3 ,\icmp_ln489_reg_1951[0]_i_10_n_3 ,\icmp_ln489_reg_1951[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_21 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_30_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_21_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_31_n_3 ,\icmp_ln489_reg_1951[0]_i_32_n_3 ,\icmp_ln489_reg_1951[0]_i_33_n_3 ,\icmp_ln489_reg_1951[0]_i_34_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_35_n_3 ,\icmp_ln489_reg_1951[0]_i_36_n_3 ,\icmp_ln489_reg_1951[0]_i_37_n_3 ,\icmp_ln489_reg_1951[0]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_3 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_3_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_13_n_3 ,\icmp_ln489_reg_1951[0]_i_14_n_3 ,\icmp_ln489_reg_1951[0]_i_15_n_3 ,\icmp_ln489_reg_1951[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_17_n_3 ,\icmp_ln489_reg_1951[0]_i_18_n_3 ,\icmp_ln489_reg_1951[0]_i_19_n_3 ,\icmp_ln489_reg_1951[0]_i_20_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_30 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_39_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_30_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_40_n_3 ,\icmp_ln489_reg_1951[0]_i_41_n_3 ,\icmp_ln489_reg_1951[0]_i_42_n_3 ,\icmp_ln489_reg_1951[0]_i_43_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_44_n_3 ,\icmp_ln489_reg_1951[0]_i_45_n_3 ,\icmp_ln489_reg_1951[0]_i_46_n_3 ,\icmp_ln489_reg_1951[0]_i_47_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_39 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_48_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_39_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_49_n_3 ,\icmp_ln489_reg_1951[0]_i_50_n_3 ,\icmp_ln489_reg_1951[0]_i_51_n_3 ,\icmp_ln489_reg_1951[0]_i_52_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_53_n_3 ,\icmp_ln489_reg_1951[0]_i_54_n_3 ,\icmp_ln489_reg_1951[0]_i_55_n_3 ,\icmp_ln489_reg_1951[0]_i_56_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_48 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_57_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_48_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_58_n_3 ,\icmp_ln489_reg_1951[0]_i_59_n_3 ,\icmp_ln489_reg_1951[0]_i_60_n_3 ,\icmp_ln489_reg_1951[0]_i_61_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_62_n_3 ,\icmp_ln489_reg_1951[0]_i_63_n_3 ,\icmp_ln489_reg_1951[0]_i_64_n_3 ,\icmp_ln489_reg_1951[0]_i_65_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_57_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_66_n_3 ,\icmp_ln489_reg_1951[0]_i_67_n_3 ,\icmp_ln489_reg_1951[0]_i_68_n_3 ,\icmp_ln489_reg_1951[0]_i_69_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_57_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_70_n_3 ,\icmp_ln489_reg_1951[0]_i_71_n_3 ,\icmp_ln489_reg_1951[0]_i_72_n_3 ,\icmp_ln489_reg_1951[0]_i_73_n_3 }));
  LUT5 #(
    .INIT(32'h10101100)) 
    \icmp_ln851_3_reg_2149[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter15_reg),
        .I3(and_ln486_reg_1981_pp1_iter15_reg),
        .I4(and_ln487_reg_1977_pp1_iter15_reg),
        .O(icmp_ln851_3_reg_21490));
  FDRE \icmp_ln851_3_reg_2149_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(icmp_ln851_3_fu_1468_p2),
        .Q(icmp_ln851_3_reg_2149),
        .R(1'b0));
  FDRE \icmp_ln851_reg_1906_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3),
        .Q(icmp_ln851_reg_1906),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \icmp_ln870_2_reg_1971[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln870_2_fu_1124_p2),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln870_2_reg_1971),
        .O(\icmp_ln870_2_reg_1971[0]_i_1_n_3 ));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln870_2_reg_1971_pp1_iter9_reg),
        .Q(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln870_2_reg_1971_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln870_2_reg_1971),
        .Q(\icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .Q(icmp_ln870_2_reg_1971_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln870_2_reg_1971_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_2_reg_1971[0]_i_1_n_3 ),
        .Q(icmp_ln870_2_reg_1971),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indexx_pre_V_1_reg_1835[22]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .O(\indexx_pre_V_1_reg_1835[22]_i_1_n_3 ));
  FDRE \indexx_pre_V_1_reg_1835_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\indexx_pre_V_1_reg_1835[22]_i_1_n_3 ),
        .Q(indexx_pre_V_1_reg_1835_reg[0]),
        .R(1'b0));
  FDRE \indexx_pre_V_1_reg_1835_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 ),
        .Q(indexx_pre_V_1_reg_1835_reg[1]),
        .R(1'b0));
  FDRE \indexx_pre_V_1_reg_1835_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ),
        .Q(indexx_pre_V_1_reg_1835_reg[19]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[0]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[0]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[0]),
        .O(zext_ln870_fu_1515_p1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[10]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[10]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[10]),
        .O(zext_ln870_fu_1515_p1[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[11]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[11]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[11]),
        .O(zext_ln870_fu_1515_p1[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[12]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[12]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[12]),
        .O(zext_ln870_fu_1515_p1[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[13]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[13]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[13]),
        .O(zext_ln870_fu_1515_p1[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[14]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[14]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[14]),
        .O(zext_ln870_fu_1515_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[15]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[15]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[15]),
        .O(zext_ln870_fu_1515_p1[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[16]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[16]),
        .O(zext_ln870_fu_1515_p1[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[1]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[1]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[1]),
        .O(zext_ln870_fu_1515_p1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[2]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[2]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[2]),
        .O(zext_ln870_fu_1515_p1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[3]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[3]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[3]),
        .O(zext_ln870_fu_1515_p1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[4]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[4]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[4]),
        .O(zext_ln870_fu_1515_p1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[5]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[5]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[5]),
        .O(zext_ln870_fu_1515_p1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[6]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[6]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[6]),
        .O(zext_ln870_fu_1515_p1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[7]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[7]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[7]),
        .O(zext_ln870_fu_1515_p1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[8]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[8]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[8]),
        .O(zext_ln870_fu_1515_p1[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[9]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[9]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[9]),
        .O(zext_ln870_fu_1515_p1[9]));
  FDRE \indexy_V_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[0]),
        .Q(indexy_V_fu_170[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[10]),
        .Q(indexy_V_fu_170[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[11]),
        .Q(indexy_V_fu_170[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[12]),
        .Q(indexy_V_fu_170[12]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[13]),
        .Q(indexy_V_fu_170[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[14]),
        .Q(indexy_V_fu_170[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[15]),
        .Q(indexy_V_fu_170[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[16]),
        .Q(indexy_V_fu_170[16]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[1]),
        .Q(indexy_V_fu_170[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[2]),
        .Q(indexy_V_fu_170[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[3]),
        .Q(indexy_V_fu_170[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[4]),
        .Q(indexy_V_fu_170[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[5]),
        .Q(indexy_V_fu_170[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[6]),
        .Q(indexy_V_fu_170[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[7]),
        .Q(indexy_V_fu_170[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[8]),
        .Q(indexy_V_fu_170[8]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[9]),
        .Q(indexy_V_fu_170[9]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[0]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[0]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[10]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[10]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[11]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[11]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[1]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[1]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[24]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[24]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[24]),
        .O(\indexy_pre_V_reg_1911[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[25]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[25]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[25]),
        .O(\indexy_pre_V_reg_1911[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[26]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[26]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[26]),
        .O(\indexy_pre_V_reg_1911[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[27]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[27]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[27]),
        .O(\indexy_pre_V_reg_1911[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[28]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[28]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[28]),
        .O(\indexy_pre_V_reg_1911[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[29]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[29]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[29]),
        .O(\indexy_pre_V_reg_1911[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[2]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[2]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[30]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[30]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[30]),
        .O(\indexy_pre_V_reg_1911[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[31]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[31]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[31]),
        .O(\indexy_pre_V_reg_1911[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[32]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[32]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[32]),
        .O(\indexy_pre_V_reg_1911[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[33]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[33]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[33]),
        .O(\indexy_pre_V_reg_1911[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[34]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[34]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[34]),
        .O(\indexy_pre_V_reg_1911[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[35]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[35]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[35]),
        .O(\indexy_pre_V_reg_1911[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[36]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[36]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[36]),
        .O(\indexy_pre_V_reg_1911[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[37]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[37]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[37]),
        .O(\indexy_pre_V_reg_1911[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[38]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[38]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[38]),
        .O(\indexy_pre_V_reg_1911[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[3]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[3]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[4]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[4]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[5]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[5]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[6]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[6]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[7]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[7]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[8]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[8]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[9]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[9]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[9]_i_1_n_3 ));
  FDRE \indexy_pre_V_reg_1911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[0]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[10]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[11]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[1]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[24]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[2]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[25]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[3]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[26]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[4]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[27]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[5]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[28]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[6]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[29]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[7]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[2]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[30]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[8]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[31]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[9]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[32]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[10]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[33]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[11]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[34]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[12]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[35]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[13]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[36]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[14]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[37]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[15]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[38]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[16]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[3]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[4]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[5]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[6]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[7]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[8]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[9]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_371[0]_i_2 
       (.I0(indvar_flatten_reg_371_reg[0]),
        .O(\indvar_flatten_reg_371[0]_i_2_n_3 ));
  FDRE \indvar_flatten_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[0]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_371_reg[0]_i_1_n_3 ,\indvar_flatten_reg_371_reg[0]_i_1_n_4 ,\indvar_flatten_reg_371_reg[0]_i_1_n_5 ,\indvar_flatten_reg_371_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_371_reg[0]_i_1_n_7 ,\indvar_flatten_reg_371_reg[0]_i_1_n_8 ,\indvar_flatten_reg_371_reg[0]_i_1_n_9 ,\indvar_flatten_reg_371_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_reg_371_reg[3:1],\indvar_flatten_reg_371[0]_i_2_n_3 }));
  FDRE \indvar_flatten_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[10]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[11]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[12]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[12]_i_1_n_3 ,\indvar_flatten_reg_371_reg[12]_i_1_n_4 ,\indvar_flatten_reg_371_reg[12]_i_1_n_5 ,\indvar_flatten_reg_371_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[12]_i_1_n_7 ,\indvar_flatten_reg_371_reg[12]_i_1_n_8 ,\indvar_flatten_reg_371_reg[12]_i_1_n_9 ,\indvar_flatten_reg_371_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[15:12]));
  FDRE \indvar_flatten_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[13]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[14]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[15]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[16]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[16]_i_1_n_3 ,\indvar_flatten_reg_371_reg[16]_i_1_n_4 ,\indvar_flatten_reg_371_reg[16]_i_1_n_5 ,\indvar_flatten_reg_371_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[16]_i_1_n_7 ,\indvar_flatten_reg_371_reg[16]_i_1_n_8 ,\indvar_flatten_reg_371_reg[16]_i_1_n_9 ,\indvar_flatten_reg_371_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[19:16]));
  FDRE \indvar_flatten_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[17]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[18]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[19]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[1]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[20]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[20]_i_1_n_3 ,\indvar_flatten_reg_371_reg[20]_i_1_n_4 ,\indvar_flatten_reg_371_reg[20]_i_1_n_5 ,\indvar_flatten_reg_371_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[20]_i_1_n_7 ,\indvar_flatten_reg_371_reg[20]_i_1_n_8 ,\indvar_flatten_reg_371_reg[20]_i_1_n_9 ,\indvar_flatten_reg_371_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[23:20]));
  FDRE \indvar_flatten_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[21]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[22]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[23]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[24]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[24]_i_1_n_3 ,\indvar_flatten_reg_371_reg[24]_i_1_n_4 ,\indvar_flatten_reg_371_reg[24]_i_1_n_5 ,\indvar_flatten_reg_371_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[24]_i_1_n_7 ,\indvar_flatten_reg_371_reg[24]_i_1_n_8 ,\indvar_flatten_reg_371_reg[24]_i_1_n_9 ,\indvar_flatten_reg_371_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[27:24]));
  FDRE \indvar_flatten_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[25]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[26]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[27]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[28]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[28]_i_1_n_3 ,\indvar_flatten_reg_371_reg[28]_i_1_n_4 ,\indvar_flatten_reg_371_reg[28]_i_1_n_5 ,\indvar_flatten_reg_371_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[28]_i_1_n_7 ,\indvar_flatten_reg_371_reg[28]_i_1_n_8 ,\indvar_flatten_reg_371_reg[28]_i_1_n_9 ,\indvar_flatten_reg_371_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[31:28]));
  FDRE \indvar_flatten_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[29]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[2]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[30]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[31]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[32]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[28]_i_1_n_3 ),
        .CO(\NLW_indvar_flatten_reg_371_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_371_reg[32]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_reg_371_reg[32]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_371_reg[32]}));
  FDRE \indvar_flatten_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[3]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[4]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[4]_i_1_n_3 ,\indvar_flatten_reg_371_reg[4]_i_1_n_4 ,\indvar_flatten_reg_371_reg[4]_i_1_n_5 ,\indvar_flatten_reg_371_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[4]_i_1_n_7 ,\indvar_flatten_reg_371_reg[4]_i_1_n_8 ,\indvar_flatten_reg_371_reg[4]_i_1_n_9 ,\indvar_flatten_reg_371_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[7:4]));
  FDRE \indvar_flatten_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[5]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[6]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[7]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[8]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[8]_i_1_n_3 ,\indvar_flatten_reg_371_reg[8]_i_1_n_4 ,\indvar_flatten_reg_371_reg[8]_i_1_n_5 ,\indvar_flatten_reg_371_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[8]_i_1_n_7 ,\indvar_flatten_reg_371_reg[8]_i_1_n_8 ,\indvar_flatten_reg_371_reg[8]_i_1_n_9 ,\indvar_flatten_reg_371_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[11:8]));
  FDRE \indvar_flatten_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[9]),
        .R(indvar_flatten_reg_371));
  LUT6 #(
    .INIT(64'h000000007777FF7F)) 
    internal_full_n_i_2__13
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(line_buffer_V_1_0_U_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I4(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'hBA00000000000000)) 
    internal_full_n_i_3__4
       (.I0(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I2(line_buffer_V_1_0_U_n_3),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(in_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'hBF00)) 
    \j_1_reg_451[63]_i_1 
       (.I0(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(grp_fu_1630_ce),
        .I3(ap_CS_fsm_state17),
        .O(j_1_reg_451));
  LUT3 #(
    .INIT(8'h40)) 
    \j_1_reg_451[63]_i_2 
       (.I0(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(grp_fu_1630_ce),
        .O(j_1_reg_4510));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[0] ),
        .Q(j_1_reg_451_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[1] ),
        .Q(j_1_reg_451_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[2] ),
        .Q(j_1_reg_451_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[3] ),
        .Q(j_1_reg_451_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[4] ),
        .Q(j_1_reg_451_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[5] ),
        .Q(j_1_reg_451_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[6] ),
        .Q(j_1_reg_451_pp1_iter1_reg[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[0]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[1]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[1]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[2]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[2]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[3]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[3]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[4]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[4]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[5]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[5]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[6]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[6]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \j_1_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[0]),
        .Q(\j_1_reg_451_reg_n_3_[0] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[10]),
        .Q(\j_1_reg_451_reg_n_3_[10] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[11] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[11]),
        .Q(\j_1_reg_451_reg_n_3_[11] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[12] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[12]),
        .Q(\j_1_reg_451_reg_n_3_[12] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[13] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[13]),
        .Q(\j_1_reg_451_reg_n_3_[13] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[14] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[14]),
        .Q(\j_1_reg_451_reg_n_3_[14] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[15] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[15]),
        .Q(\j_1_reg_451_reg_n_3_[15] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[16] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[16]),
        .Q(\j_1_reg_451_reg_n_3_[16] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[17] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[17]),
        .Q(\j_1_reg_451_reg_n_3_[17] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[18] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[18]),
        .Q(\j_1_reg_451_reg_n_3_[18] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[19] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[19]),
        .Q(\j_1_reg_451_reg_n_3_[19] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[1]),
        .Q(\j_1_reg_451_reg_n_3_[1] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[20] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[20]),
        .Q(\j_1_reg_451_reg_n_3_[20] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[21] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[21]),
        .Q(\j_1_reg_451_reg_n_3_[21] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[22] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[22]),
        .Q(\j_1_reg_451_reg_n_3_[22] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[23] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[23]),
        .Q(\j_1_reg_451_reg_n_3_[23] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[24] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[24]),
        .Q(\j_1_reg_451_reg_n_3_[24] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[25] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[25]),
        .Q(\j_1_reg_451_reg_n_3_[25] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[26] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[26]),
        .Q(\j_1_reg_451_reg_n_3_[26] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[27] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[27]),
        .Q(\j_1_reg_451_reg_n_3_[27] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[28] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[28]),
        .Q(\j_1_reg_451_reg_n_3_[28] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[29] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[29]),
        .Q(\j_1_reg_451_reg_n_3_[29] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[2]),
        .Q(\j_1_reg_451_reg_n_3_[2] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[30] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[30]),
        .Q(\j_1_reg_451_reg_n_3_[30] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[31] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[31]),
        .Q(\j_1_reg_451_reg_n_3_[31] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[32] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[32]),
        .Q(\j_1_reg_451_reg_n_3_[32] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[33] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[33]),
        .Q(\j_1_reg_451_reg_n_3_[33] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[34] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[34]),
        .Q(\j_1_reg_451_reg_n_3_[34] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[35] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[35]),
        .Q(\j_1_reg_451_reg_n_3_[35] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[36] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[36]),
        .Q(\j_1_reg_451_reg_n_3_[36] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[37] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[37]),
        .Q(\j_1_reg_451_reg_n_3_[37] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[38] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[38]),
        .Q(\j_1_reg_451_reg_n_3_[38] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[39] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[39]),
        .Q(\j_1_reg_451_reg_n_3_[39] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[3]),
        .Q(\j_1_reg_451_reg_n_3_[3] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[40] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[40]),
        .Q(\j_1_reg_451_reg_n_3_[40] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[41] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[41]),
        .Q(\j_1_reg_451_reg_n_3_[41] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[42] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[42]),
        .Q(\j_1_reg_451_reg_n_3_[42] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[43] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[43]),
        .Q(\j_1_reg_451_reg_n_3_[43] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[44] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[44]),
        .Q(\j_1_reg_451_reg_n_3_[44] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[45] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[45]),
        .Q(\j_1_reg_451_reg_n_3_[45] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[46] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[46]),
        .Q(\j_1_reg_451_reg_n_3_[46] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[47] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[47]),
        .Q(\j_1_reg_451_reg_n_3_[47] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[48] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[48]),
        .Q(\j_1_reg_451_reg_n_3_[48] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[49] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[49]),
        .Q(\j_1_reg_451_reg_n_3_[49] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[4]),
        .Q(\j_1_reg_451_reg_n_3_[4] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[50] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[50]),
        .Q(\j_1_reg_451_reg_n_3_[50] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[51] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[51]),
        .Q(\j_1_reg_451_reg_n_3_[51] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[52] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[52]),
        .Q(\j_1_reg_451_reg_n_3_[52] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[53] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[53]),
        .Q(\j_1_reg_451_reg_n_3_[53] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[54] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[54]),
        .Q(\j_1_reg_451_reg_n_3_[54] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[55] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[55]),
        .Q(\j_1_reg_451_reg_n_3_[55] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[56] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[56]),
        .Q(\j_1_reg_451_reg_n_3_[56] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[57] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[57]),
        .Q(\j_1_reg_451_reg_n_3_[57] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[58] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[58]),
        .Q(\j_1_reg_451_reg_n_3_[58] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[59] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[59]),
        .Q(\j_1_reg_451_reg_n_3_[59] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[5]),
        .Q(\j_1_reg_451_reg_n_3_[5] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[60] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[60]),
        .Q(\j_1_reg_451_reg_n_3_[60] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[61] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[61]),
        .Q(\j_1_reg_451_reg_n_3_[61] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[62] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[62]),
        .Q(\j_1_reg_451_reg_n_3_[62] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[63] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[63]),
        .Q(\j_1_reg_451_reg_n_3_[63] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[6]),
        .Q(\j_1_reg_451_reg_n_3_[6] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[7]),
        .Q(\j_1_reg_451_reg_n_3_[7] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[8]),
        .Q(\j_1_reg_451_reg_n_3_[8] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[9]),
        .Q(\j_1_reg_451_reg_n_3_[9] ),
        .R(j_1_reg_451));
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_393[0]_i_1 
       (.I0(\j_reg_393_reg[0]_i_2_n_4 ),
        .I1(j_reg_393[0]),
        .O(add_ln337_fu_708_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_10 
       (.I0(j_reg_393[16]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I2(j_reg_393[15]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I5(j_reg_393[17]),
        .O(\j_reg_393[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_11 
       (.I0(j_reg_393[13]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I2(j_reg_393[12]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I5(j_reg_393[14]),
        .O(\j_reg_393[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_12 
       (.I0(j_reg_393[10]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I2(j_reg_393[9]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I5(j_reg_393[11]),
        .O(\j_reg_393[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_13 
       (.I0(j_reg_393[7]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I2(j_reg_393[6]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I5(j_reg_393[8]),
        .O(\j_reg_393[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_14 
       (.I0(j_reg_393[4]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I2(j_reg_393[3]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I5(j_reg_393[5]),
        .O(\j_reg_393[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_15 
       (.I0(j_reg_393[1]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I2(j_reg_393[0]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I5(j_reg_393[2]),
        .O(\j_reg_393[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_393[0]_i_4 
       (.I0(j_reg_393[30]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I2(j_reg_393[31]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .O(\j_reg_393[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_5 
       (.I0(j_reg_393[28]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I2(j_reg_393[27]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I5(j_reg_393[29]),
        .O(\j_reg_393[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_6 
       (.I0(j_reg_393[25]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I2(j_reg_393[24]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I5(j_reg_393[26]),
        .O(\j_reg_393[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_8 
       (.I0(j_reg_393[22]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I2(j_reg_393[21]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I5(j_reg_393[23]),
        .O(\j_reg_393[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_9 
       (.I0(j_reg_393[19]),
        .I1(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I2(j_reg_393[18]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I4(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I5(j_reg_393[20]),
        .O(\j_reg_393[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_2 
       (.I0(j_reg_393[12]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_3 
       (.I0(j_reg_393[11]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_4 
       (.I0(j_reg_393[10]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_5 
       (.I0(j_reg_393[9]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_2 
       (.I0(j_reg_393[16]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_3 
       (.I0(j_reg_393[15]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_4 
       (.I0(j_reg_393[14]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_5 
       (.I0(j_reg_393[13]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_2 
       (.I0(j_reg_393[20]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_3 
       (.I0(j_reg_393[19]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_4 
       (.I0(j_reg_393[18]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_5 
       (.I0(j_reg_393[17]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_2 
       (.I0(j_reg_393[24]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_3 
       (.I0(j_reg_393[23]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_4 
       (.I0(j_reg_393[22]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_5 
       (.I0(j_reg_393[21]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_2 
       (.I0(j_reg_393[28]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_3 
       (.I0(j_reg_393[27]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_4 
       (.I0(j_reg_393[26]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_5 
       (.I0(j_reg_393[25]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[25]));
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_393[31]_i_1 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(indvar_flatten_reg_3710),
        .O(indvar_flatten_reg_371));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \j_reg_393[31]_i_2 
       (.I0(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(in_mat_data_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_3710));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_4 
       (.I0(j_reg_393[31]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_5 
       (.I0(j_reg_393[30]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_6 
       (.I0(j_reg_393[29]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_2 
       (.I0(j_reg_393[0]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_3 
       (.I0(j_reg_393[4]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_4 
       (.I0(j_reg_393[3]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_5 
       (.I0(j_reg_393[2]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_6 
       (.I0(j_reg_393[1]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_2 
       (.I0(j_reg_393[8]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_3 
       (.I0(j_reg_393[7]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_4 
       (.I0(j_reg_393[6]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_5 
       (.I0(j_reg_393[5]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[5]));
  FDRE \j_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[0]),
        .Q(j_reg_393[0]),
        .R(indvar_flatten_reg_371));
  CARRY4 \j_reg_393_reg[0]_i_2 
       (.CI(\j_reg_393_reg[0]_i_3_n_3 ),
        .CO({\NLW_j_reg_393_reg[0]_i_2_CO_UNCONNECTED [3],\j_reg_393_reg[0]_i_2_n_4 ,\j_reg_393_reg[0]_i_2_n_5 ,\j_reg_393_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\j_reg_393[0]_i_4_n_3 ,\j_reg_393[0]_i_5_n_3 ,\j_reg_393[0]_i_6_n_3 }));
  CARRY4 \j_reg_393_reg[0]_i_3 
       (.CI(\j_reg_393_reg[0]_i_7_n_3 ),
        .CO({\j_reg_393_reg[0]_i_3_n_3 ,\j_reg_393_reg[0]_i_3_n_4 ,\j_reg_393_reg[0]_i_3_n_5 ,\j_reg_393_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\j_reg_393[0]_i_8_n_3 ,\j_reg_393[0]_i_9_n_3 ,\j_reg_393[0]_i_10_n_3 ,\j_reg_393[0]_i_11_n_3 }));
  CARRY4 \j_reg_393_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\j_reg_393_reg[0]_i_7_n_3 ,\j_reg_393_reg[0]_i_7_n_4 ,\j_reg_393_reg[0]_i_7_n_5 ,\j_reg_393_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\j_reg_393[0]_i_12_n_3 ,\j_reg_393[0]_i_13_n_3 ,\j_reg_393[0]_i_14_n_3 ,\j_reg_393[0]_i_15_n_3 }));
  FDRE \j_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[10]),
        .Q(j_reg_393[10]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[11]),
        .Q(j_reg_393[11]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[12]),
        .Q(j_reg_393[12]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[12]_i_1 
       (.CI(\j_reg_393_reg[8]_i_1_n_3 ),
        .CO({\j_reg_393_reg[12]_i_1_n_3 ,\j_reg_393_reg[12]_i_1_n_4 ,\j_reg_393_reg[12]_i_1_n_5 ,\j_reg_393_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[12:9]),
        .S(select_ln332_fu_682_p3__0[12:9]));
  FDRE \j_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[13]),
        .Q(j_reg_393[13]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[14]),
        .Q(j_reg_393[14]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[15]),
        .Q(j_reg_393[15]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[16]),
        .Q(j_reg_393[16]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[16]_i_1 
       (.CI(\j_reg_393_reg[12]_i_1_n_3 ),
        .CO({\j_reg_393_reg[16]_i_1_n_3 ,\j_reg_393_reg[16]_i_1_n_4 ,\j_reg_393_reg[16]_i_1_n_5 ,\j_reg_393_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[16:13]),
        .S(select_ln332_fu_682_p3__0[16:13]));
  FDRE \j_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[17]),
        .Q(j_reg_393[17]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[18]),
        .Q(j_reg_393[18]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[19]),
        .Q(j_reg_393[19]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[1]),
        .Q(j_reg_393[1]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[20]),
        .Q(j_reg_393[20]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[20]_i_1 
       (.CI(\j_reg_393_reg[16]_i_1_n_3 ),
        .CO({\j_reg_393_reg[20]_i_1_n_3 ,\j_reg_393_reg[20]_i_1_n_4 ,\j_reg_393_reg[20]_i_1_n_5 ,\j_reg_393_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[20:17]),
        .S(select_ln332_fu_682_p3__0[20:17]));
  FDRE \j_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[21]),
        .Q(j_reg_393[21]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[22]),
        .Q(j_reg_393[22]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[23]),
        .Q(j_reg_393[23]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[24]),
        .Q(j_reg_393[24]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[24]_i_1 
       (.CI(\j_reg_393_reg[20]_i_1_n_3 ),
        .CO({\j_reg_393_reg[24]_i_1_n_3 ,\j_reg_393_reg[24]_i_1_n_4 ,\j_reg_393_reg[24]_i_1_n_5 ,\j_reg_393_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[24:21]),
        .S(select_ln332_fu_682_p3__0[24:21]));
  FDRE \j_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[25]),
        .Q(j_reg_393[25]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[26]),
        .Q(j_reg_393[26]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[27]),
        .Q(j_reg_393[27]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[28]),
        .Q(j_reg_393[28]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[28]_i_1 
       (.CI(\j_reg_393_reg[24]_i_1_n_3 ),
        .CO({\j_reg_393_reg[28]_i_1_n_3 ,\j_reg_393_reg[28]_i_1_n_4 ,\j_reg_393_reg[28]_i_1_n_5 ,\j_reg_393_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[28:25]),
        .S(select_ln332_fu_682_p3__0[28:25]));
  FDRE \j_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[29]),
        .Q(j_reg_393[29]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[2]),
        .Q(j_reg_393[2]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[30]),
        .Q(j_reg_393[30]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[31]),
        .Q(j_reg_393[31]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[31]_i_3 
       (.CI(\j_reg_393_reg[28]_i_1_n_3 ),
        .CO({\NLW_j_reg_393_reg[31]_i_3_CO_UNCONNECTED [3:2],\j_reg_393_reg[31]_i_3_n_5 ,\j_reg_393_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_393_reg[31]_i_3_O_UNCONNECTED [3],add_ln337_fu_708_p2[31:29]}),
        .S({1'b0,select_ln332_fu_682_p3__0[31:29]}));
  FDRE \j_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[3]),
        .Q(j_reg_393[3]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[4]),
        .Q(j_reg_393[4]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_reg_393_reg[4]_i_1_n_3 ,\j_reg_393_reg[4]_i_1_n_4 ,\j_reg_393_reg[4]_i_1_n_5 ,\j_reg_393_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln332_fu_682_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[4:1]),
        .S(select_ln332_fu_682_p3[4:1]));
  FDRE \j_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[5]),
        .Q(j_reg_393[5]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[6]),
        .Q(j_reg_393[6]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[7]),
        .Q(j_reg_393[7]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[8]),
        .Q(j_reg_393[8]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[8]_i_1 
       (.CI(\j_reg_393_reg[4]_i_1_n_3 ),
        .CO({\j_reg_393_reg[8]_i_1_n_3 ,\j_reg_393_reg[8]_i_1_n_4 ,\j_reg_393_reg[8]_i_1_n_5 ,\j_reg_393_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[8:5]),
        .S({select_ln332_fu_682_p3__0[8:7],select_ln332_fu_682_p3[6:5]}));
  FDRE \j_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[9]),
        .Q(j_reg_393[9]),
        .R(indvar_flatten_reg_371));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0 line_buffer_V_0_0_U
       (.D({line_buffer_V_0_0_U_n_4,line_buffer_V_0_0_U_n_5,line_buffer_V_0_0_U_n_6,line_buffer_V_0_0_U_n_7,line_buffer_V_0_0_U_n_8,line_buffer_V_0_0_U_n_9,line_buffer_V_0_0_U_n_10,line_buffer_V_0_0_U_n_11}),
        .addr0(line_buffer_V_0_0_address0),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 (line_buffer_V_2_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 (line_buffer_V_1_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] (line_buffer_V_2_0_q1),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 (line_buffer_V_1_0_q1),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(line_buffer_V_0_0_ce0),
        .d0(d0),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[1:0]),
        .p_69_in(p_69_in),
        .q1(line_buffer_V_0_0_q1),
        .q2(line_buffer_V_0_0_q2),
        .ram1_reg({line_buffer_V_0_0_U_n_20,line_buffer_V_0_0_U_n_21,line_buffer_V_0_0_U_n_22,line_buffer_V_0_0_U_n_23,line_buffer_V_0_0_U_n_24,line_buffer_V_0_0_U_n_25,line_buffer_V_0_0_U_n_26,line_buffer_V_0_0_U_n_27}),
        .ram1_reg_0(line_buffer_V_1_0_U_n_3),
        .ram1_reg_1(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_4(line_buffer_V_1_0_U_n_6),
        .ram1_reg_5(line_buffer_V_1_0_U_n_8),
        .ram1_reg_6(line_buffer_V_1_0_U_n_7),
        .ram1_reg_7(line_buffer_V_1_0_U_n_5),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_17 line_buffer_V_1_0_U
       (.Q(ap_CS_fsm_pp0_stage0),
        .addr0(line_buffer_V_0_0_address0),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(line_buffer_V_0_0_ce0),
        .d0(d0),
        .\first_row_index_5_reg_415_reg[12] (line_buffer_V_1_0_U_n_6),
        .\first_row_index_5_reg_415_reg[17] (line_buffer_V_1_0_U_n_5),
        .\first_row_index_5_reg_415_reg[2] (line_buffer_V_1_0_U_n_8),
        .\first_row_index_5_reg_415_reg[5] (line_buffer_V_1_0_U_n_7),
        .\icmp_ln332_reg_1713_reg[0] (line_buffer_V_1_0_U_n_3),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[31:1]),
        .q1(line_buffer_V_1_0_q1),
        .q2(line_buffer_V_1_0_q2),
        .ram1_reg(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram1_reg_1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_4(j_1_reg_451_pp1_iter7_reg),
        .select_ln332_reg_1717(select_ln332_reg_1717),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_18 line_buffer_V_2_0_U
       (.D({line_buffer_V_2_0_U_n_5,line_buffer_V_2_0_U_n_6,line_buffer_V_2_0_U_n_7,line_buffer_V_2_0_U_n_8,line_buffer_V_2_0_U_n_9,line_buffer_V_2_0_U_n_10,line_buffer_V_2_0_U_n_11,line_buffer_V_2_0_U_n_12}),
        .addr0(j_1_reg_451_pp1_iter7_reg),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .and_ln406_reg_1947_pp1_iter6_reg(and_ln406_reg_1947_pp1_iter6_reg),
        .and_ln486_reg_1981_pp1_iter16_reg(and_ln486_reg_1981_pp1_iter16_reg),
        .and_ln487_reg_1977_pp1_iter16_reg(and_ln487_reg_1977_pp1_iter16_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 (line_buffer_V_1_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 (line_buffer_V_0_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] (line_buffer_V_1_0_q1),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 (line_buffer_V_0_0_q1),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .cmp89_reg_1874(cmp89_reg_1874),
        .icmp_ln489_reg_1951_pp1_iter16_reg(icmp_ln489_reg_1951_pp1_iter16_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[1:0]),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_69_in(p_69_in),
        .q1(line_buffer_V_2_0_q1),
        .q2(line_buffer_V_2_0_q2),
        .ram0_reg_i_29(ap_enable_reg_pp1_iter17_reg_n_3),
        .ram0_reg_i_29_0(\slt_reg_1869_reg_n_3_[0] ),
        .ram1_reg({line_buffer_V_2_0_U_n_21,line_buffer_V_2_0_U_n_22,line_buffer_V_2_0_U_n_23,line_buffer_V_2_0_U_n_24,line_buffer_V_2_0_U_n_25,line_buffer_V_2_0_U_n_26,line_buffer_V_2_0_U_n_27,line_buffer_V_2_0_U_n_28}),
        .ram1_reg_0(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_1(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(line_buffer_V_1_0_U_n_6),
        .ram1_reg_4(line_buffer_V_1_0_U_n_8),
        .ram1_reg_5(line_buffer_V_1_0_U_n_7),
        .ram1_reg_6(line_buffer_V_1_0_U_n_5),
        .ram1_reg_7(\read_pixel_fu_162_reg[7]_0 ),
        .\ret_V_17_reg_1990_reg[1] (\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .\ret_V_17_reg_1990_reg[1]_0 (\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .we02(we02));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[0]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[0]),
        .O(loop_row_count_fu_788_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[10]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[10]),
        .O(loop_row_count_fu_788_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[11]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[11]),
        .O(loop_row_count_fu_788_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[12]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[12]),
        .O(loop_row_count_fu_788_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[13]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[13]),
        .O(loop_row_count_fu_788_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[14]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[14]),
        .O(loop_row_count_fu_788_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[15]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[15]),
        .O(loop_row_count_fu_788_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[16]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[16]),
        .O(loop_row_count_fu_788_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[17]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[17]),
        .O(loop_row_count_fu_788_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[18]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[18]),
        .O(loop_row_count_fu_788_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[19]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[19]),
        .O(loop_row_count_fu_788_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[1]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[1]),
        .O(loop_row_count_fu_788_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[20]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[20]),
        .O(loop_row_count_fu_788_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[21]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[21]),
        .O(loop_row_count_fu_788_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[22]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[22]),
        .O(loop_row_count_fu_788_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[23]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[23]),
        .O(loop_row_count_fu_788_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[24]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[24]),
        .O(loop_row_count_fu_788_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[25]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[25]),
        .O(loop_row_count_fu_788_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[26]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[26]),
        .O(loop_row_count_fu_788_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[27]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[27]),
        .O(loop_row_count_fu_788_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[28]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[28]),
        .O(loop_row_count_fu_788_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[29]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[29]),
        .O(loop_row_count_fu_788_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[2]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[2]),
        .O(loop_row_count_fu_788_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[30]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[30]),
        .O(loop_row_count_fu_788_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[31]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[31]),
        .O(loop_row_count_fu_788_p3[31]));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_10 
       (.I0(Q[27]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .I2(Q[26]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .O(\loop_row_count_reg_1801[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_11 
       (.I0(Q[25]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .I2(Q[24]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .O(\loop_row_count_reg_1801[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_13 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .O(\loop_row_count_reg_1801[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_14 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .O(\loop_row_count_reg_1801[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_15 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .O(\loop_row_count_reg_1801[31]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_16 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .O(\loop_row_count_reg_1801[31]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_17 
       (.I0(Q[23]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .I2(Q[22]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .O(\loop_row_count_reg_1801[31]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_18 
       (.I0(Q[21]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .I2(Q[20]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .O(\loop_row_count_reg_1801[31]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_19 
       (.I0(Q[19]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .I2(Q[18]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .O(\loop_row_count_reg_1801[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_20 
       (.I0(Q[17]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .I2(Q[16]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .O(\loop_row_count_reg_1801[31]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_22 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .O(\loop_row_count_reg_1801[31]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_23 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .O(\loop_row_count_reg_1801[31]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_24 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .O(\loop_row_count_reg_1801[31]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_25 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .O(\loop_row_count_reg_1801[31]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_26 
       (.I0(Q[15]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .I2(Q[14]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .O(\loop_row_count_reg_1801[31]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_27 
       (.I0(Q[13]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .I2(Q[12]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .O(\loop_row_count_reg_1801[31]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_28 
       (.I0(Q[11]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .I2(Q[10]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .O(\loop_row_count_reg_1801[31]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_29 
       (.I0(Q[9]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .I2(Q[8]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .O(\loop_row_count_reg_1801[31]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_30 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .O(\loop_row_count_reg_1801[31]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_31 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .O(\loop_row_count_reg_1801[31]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_32 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .O(\loop_row_count_reg_1801[31]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_33 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .O(\loop_row_count_reg_1801[31]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_34 
       (.I0(Q[7]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .I2(Q[6]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .O(\loop_row_count_reg_1801[31]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_35 
       (.I0(Q[5]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .I2(Q[4]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .O(\loop_row_count_reg_1801[31]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_36 
       (.I0(Q[3]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .I2(Q[2]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .O(\loop_row_count_reg_1801[31]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_37 
       (.I0(Q[1]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .I2(Q[0]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .O(\loop_row_count_reg_1801[31]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .I1(Q[30]),
        .I2(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I3(Q[31]),
        .O(\loop_row_count_reg_1801[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .O(\loop_row_count_reg_1801[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_6 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .O(\loop_row_count_reg_1801[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_7 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .O(\loop_row_count_reg_1801[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_8 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .O(\loop_row_count_reg_1801[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_9 
       (.I0(Q[29]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .I2(Q[28]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .O(\loop_row_count_reg_1801[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[3]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[3]),
        .O(loop_row_count_fu_788_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[4]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[4]),
        .O(loop_row_count_fu_788_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[5]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[5]),
        .O(loop_row_count_fu_788_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[6]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[6]),
        .O(loop_row_count_fu_788_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[7]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[7]),
        .O(loop_row_count_fu_788_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[8]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[8]),
        .O(loop_row_count_fu_788_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[9]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(Q[9]),
        .O(loop_row_count_fu_788_p3[9]));
  FDRE \loop_row_count_reg_1801_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[0]),
        .Q(loop_row_count_reg_1801[0]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[10]),
        .Q(loop_row_count_reg_1801[10]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[11]),
        .Q(loop_row_count_reg_1801[11]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[12]),
        .Q(loop_row_count_reg_1801[12]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[13]),
        .Q(loop_row_count_reg_1801[13]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[14]),
        .Q(loop_row_count_reg_1801[14]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[15]),
        .Q(loop_row_count_reg_1801[15]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[16]),
        .Q(loop_row_count_reg_1801[16]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[17]),
        .Q(loop_row_count_reg_1801[17]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[18]),
        .Q(loop_row_count_reg_1801[18]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[19]),
        .Q(loop_row_count_reg_1801[19]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[1]),
        .Q(loop_row_count_reg_1801[1]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[20]),
        .Q(loop_row_count_reg_1801[20]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[21]),
        .Q(loop_row_count_reg_1801[21]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[22]),
        .Q(loop_row_count_reg_1801[22]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[23]),
        .Q(loop_row_count_reg_1801[23]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[24]),
        .Q(loop_row_count_reg_1801[24]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[25]),
        .Q(loop_row_count_reg_1801[25]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[26]),
        .Q(loop_row_count_reg_1801[26]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[27]),
        .Q(loop_row_count_reg_1801[27]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[28]),
        .Q(loop_row_count_reg_1801[28]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[29]),
        .Q(loop_row_count_reg_1801[29]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[2]),
        .Q(loop_row_count_reg_1801[2]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[30]),
        .Q(loop_row_count_reg_1801[30]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[31]),
        .Q(loop_row_count_reg_1801[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_12 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_21_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_12_n_3 ,\loop_row_count_reg_1801_reg[31]_i_12_n_4 ,\loop_row_count_reg_1801_reg[31]_i_12_n_5 ,\loop_row_count_reg_1801_reg[31]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_22_n_3 ,\loop_row_count_reg_1801[31]_i_23_n_3 ,\loop_row_count_reg_1801[31]_i_24_n_3 ,\loop_row_count_reg_1801[31]_i_25_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_26_n_3 ,\loop_row_count_reg_1801[31]_i_27_n_3 ,\loop_row_count_reg_1801[31]_i_28_n_3 ,\loop_row_count_reg_1801[31]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_2 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_3_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_2_n_3 ,\loop_row_count_reg_1801_reg[31]_i_2_n_4 ,\loop_row_count_reg_1801_reg[31]_i_2_n_5 ,\loop_row_count_reg_1801_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_4_n_3 ,\loop_row_count_reg_1801[31]_i_5_n_3 ,\loop_row_count_reg_1801[31]_i_6_n_3 ,\loop_row_count_reg_1801[31]_i_7_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_8_n_3 ,\loop_row_count_reg_1801[31]_i_9_n_3 ,\loop_row_count_reg_1801[31]_i_10_n_3 ,\loop_row_count_reg_1801[31]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\loop_row_count_reg_1801_reg[31]_i_21_n_3 ,\loop_row_count_reg_1801_reg[31]_i_21_n_4 ,\loop_row_count_reg_1801_reg[31]_i_21_n_5 ,\loop_row_count_reg_1801_reg[31]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_30_n_3 ,\loop_row_count_reg_1801[31]_i_31_n_3 ,\loop_row_count_reg_1801[31]_i_32_n_3 ,\loop_row_count_reg_1801[31]_i_33_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_34_n_3 ,\loop_row_count_reg_1801[31]_i_35_n_3 ,\loop_row_count_reg_1801[31]_i_36_n_3 ,\loop_row_count_reg_1801[31]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_3 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_12_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_3_n_3 ,\loop_row_count_reg_1801_reg[31]_i_3_n_4 ,\loop_row_count_reg_1801_reg[31]_i_3_n_5 ,\loop_row_count_reg_1801_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_13_n_3 ,\loop_row_count_reg_1801[31]_i_14_n_3 ,\loop_row_count_reg_1801[31]_i_15_n_3 ,\loop_row_count_reg_1801[31]_i_16_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_17_n_3 ,\loop_row_count_reg_1801[31]_i_18_n_3 ,\loop_row_count_reg_1801[31]_i_19_n_3 ,\loop_row_count_reg_1801[31]_i_20_n_3 }));
  FDRE \loop_row_count_reg_1801_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[3]),
        .Q(loop_row_count_reg_1801[3]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[4]),
        .Q(loop_row_count_reg_1801[4]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[5]),
        .Q(loop_row_count_reg_1801[5]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[6]),
        .Q(loop_row_count_reg_1801[6]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[7]),
        .Q(loop_row_count_reg_1801[7]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[8]),
        .Q(loop_row_count_reg_1801[8]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[9]),
        .Q(loop_row_count_reg_1801[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h777F88808880777F)) 
    \mOutPtr[0]_i_1__23 
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(i_reg_3820),
        .I3(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(i_reg_3820));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_predicate_op339_write_state35),
        .I1(ap_block_pp1_stage0_11001),
        .I2(ap_enable_reg_pp1_iter17_reg_n_3),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(out_mat_data_full_n),
        .O(ap_enable_reg_pp1_iter17_reg_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    \mOutPtr[0]_i_3 
       (.I0(icmp_ln489_reg_1951_pp1_iter16_reg),
        .I1(and_ln487_reg_1977_pp1_iter16_reg),
        .I2(and_ln486_reg_1981_pp1_iter16_reg),
        .I3(\slt_reg_1869_reg_n_3_[0] ),
        .O(ap_predicate_op339_write_state35));
  LUT6 #(
    .INIT(64'hAAAAAAAA00008000)) 
    \mOutPtr[1]_i_3 
       (.I0(\mOutPtr_reg[0] [1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I5(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .O(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read));
  LUT6 #(
    .INIT(64'hF7FF7777F7FFF7FF)) 
    \mOutPtr[2]_i_3 
       (.I0(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(icmp_ln382_reg_1865),
        .I5(ap_CS_fsm_state9),
        .O(internal_empty_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1 mac_muladd_12ns_10s_22s_23_4_1_U83
       (.P({mul_mul_12ns_12ns_24_4_1_U80_n_3,mul_mul_12ns_12ns_24_4_1_U80_n_4,mul_mul_12ns_12ns_24_4_1_U80_n_5,mul_mul_12ns_12ns_24_4_1_U80_n_6,mul_mul_12ns_12ns_24_4_1_U80_n_7,mul_mul_12ns_12ns_24_4_1_U80_n_8,mul_mul_12ns_12ns_24_4_1_U80_n_9,mul_mul_12ns_12ns_24_4_1_U80_n_10,mul_mul_12ns_12ns_24_4_1_U80_n_11,mul_mul_12ns_12ns_24_4_1_U80_n_12,mul_mul_12ns_12ns_24_4_1_U80_n_13,mul_mul_12ns_12ns_24_4_1_U80_n_14}),
        .Q(ret_9_reg_2087),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln851_3_fu_1468_p2(icmp_ln851_3_fu_1468_p2),
        .p_Val2_s_reg_2082_pp1_iter15_reg(p_Val2_s_reg_2082_pp1_iter15_reg),
        .p_reg_reg({mac_muladd_12ns_9s_21s_22_4_1_U82_n_3,mac_muladd_12ns_9s_21s_22_4_1_U82_n_4,mac_muladd_12ns_9s_21s_22_4_1_U82_n_5,mac_muladd_12ns_9s_21s_22_4_1_U82_n_6,mac_muladd_12ns_9s_21s_22_4_1_U82_n_7,mac_muladd_12ns_9s_21s_22_4_1_U82_n_8,mac_muladd_12ns_9s_21s_22_4_1_U82_n_9,mac_muladd_12ns_9s_21s_22_4_1_U82_n_10,mac_muladd_12ns_9s_21s_22_4_1_U82_n_11,mac_muladd_12ns_9s_21s_22_4_1_U82_n_12,mac_muladd_12ns_9s_21s_22_4_1_U82_n_13,mac_muladd_12ns_9s_21s_22_4_1_U82_n_14,mac_muladd_12ns_9s_21s_22_4_1_U82_n_15,mac_muladd_12ns_9s_21s_22_4_1_U82_n_16,mac_muladd_12ns_9s_21s_22_4_1_U82_n_17,mac_muladd_12ns_9s_21s_22_4_1_U82_n_18,mac_muladd_12ns_9s_21s_22_4_1_U82_n_19,mac_muladd_12ns_9s_21s_22_4_1_U82_n_20,mac_muladd_12ns_9s_21s_22_4_1_U82_n_21,mac_muladd_12ns_9s_21s_22_4_1_U82_n_22,mac_muladd_12ns_9s_21s_22_4_1_U82_n_23,mac_muladd_12ns_9s_21s_22_4_1_U82_n_24}),
        .p_reg_reg_0(ap_CS_fsm_pp1_stage0),
        .trunc_ln851_2_fu_1464_p1({mac_muladd_12ns_10s_22s_23_4_1_U83_n_6,p_0_in}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1 mac_muladd_12ns_9s_21s_22_4_1_U82
       (.E(p_Val2_s_reg_20820),
        .P({mul_mul_12ns_9s_21_4_1_U81_n_3,mul_mul_12ns_9s_21_4_1_U81_n_4,mul_mul_12ns_9s_21_4_1_U81_n_5,mul_mul_12ns_9s_21_4_1_U81_n_6,mul_mul_12ns_9s_21_4_1_U81_n_7,mul_mul_12ns_9s_21_4_1_U81_n_8,mul_mul_12ns_9s_21_4_1_U81_n_9,mul_mul_12ns_9s_21_4_1_U81_n_10,mul_mul_12ns_9s_21_4_1_U81_n_11,mul_mul_12ns_9s_21_4_1_U81_n_12,mul_mul_12ns_9s_21_4_1_U81_n_13,mul_mul_12ns_9s_21_4_1_U81_n_14,mul_mul_12ns_9s_21_4_1_U81_n_15,mul_mul_12ns_9s_21_4_1_U81_n_16,mul_mul_12ns_9s_21_4_1_U81_n_17,mul_mul_12ns_9s_21_4_1_U81_n_18,mul_mul_12ns_9s_21_4_1_U81_n_19,mul_mul_12ns_9s_21_4_1_U81_n_20,mul_mul_12ns_9s_21_4_1_U81_n_21,mul_mul_12ns_9s_21_4_1_U81_n_22,mul_mul_12ns_9s_21_4_1_U81_n_23}),
        .Q(Wx_V_reg_2001_pp1_iter10_reg),
        .and_ln486_reg_1981_pp1_iter10_reg(and_ln486_reg_1981_pp1_iter10_reg),
        .and_ln487_reg_1977_pp1_iter10_reg(and_ln487_reg_1977_pp1_iter10_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter10_reg(icmp_ln489_reg_1951_pp1_iter10_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg({mac_muladd_12ns_9s_21s_22_4_1_U82_n_3,mac_muladd_12ns_9s_21s_22_4_1_U82_n_4,mac_muladd_12ns_9s_21s_22_4_1_U82_n_5,mac_muladd_12ns_9s_21s_22_4_1_U82_n_6,mac_muladd_12ns_9s_21s_22_4_1_U82_n_7,mac_muladd_12ns_9s_21s_22_4_1_U82_n_8,mac_muladd_12ns_9s_21s_22_4_1_U82_n_9,mac_muladd_12ns_9s_21s_22_4_1_U82_n_10,mac_muladd_12ns_9s_21s_22_4_1_U82_n_11,mac_muladd_12ns_9s_21s_22_4_1_U82_n_12,mac_muladd_12ns_9s_21s_22_4_1_U82_n_13,mac_muladd_12ns_9s_21s_22_4_1_U82_n_14,mac_muladd_12ns_9s_21s_22_4_1_U82_n_15,mac_muladd_12ns_9s_21s_22_4_1_U82_n_16,mac_muladd_12ns_9s_21s_22_4_1_U82_n_17,mac_muladd_12ns_9s_21s_22_4_1_U82_n_18,mac_muladd_12ns_9s_21s_22_4_1_U82_n_19,mac_muladd_12ns_9s_21s_22_4_1_U82_n_20,mac_muladd_12ns_9s_21s_22_4_1_U82_n_21,mac_muladd_12ns_9s_21s_22_4_1_U82_n_22,mac_muladd_12ns_9s_21s_22_4_1_U82_n_23,mac_muladd_12ns_9s_21s_22_4_1_U82_n_24}),
        .p_reg_reg_0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512),
        .p_reg_reg_1({\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] }),
        .p_reg_reg_2(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529),
        .p_reg_reg_3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495),
        .p_reg_reg_4(\slt_reg_1869_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1 mul_mul_12ns_12ns_24_4_1_U80
       (.B(grp_fu_1630_p1),
        .D(Wx_V_reg_2001),
        .P({mul_mul_12ns_12ns_24_4_1_U80_n_3,mul_mul_12ns_12ns_24_4_1_U80_n_4,mul_mul_12ns_12ns_24_4_1_U80_n_5,mul_mul_12ns_12ns_24_4_1_U80_n_6,mul_mul_12ns_12ns_24_4_1_U80_n_7,mul_mul_12ns_12ns_24_4_1_U80_n_8,mul_mul_12ns_12ns_24_4_1_U80_n_9,mul_mul_12ns_12ns_24_4_1_U80_n_10,mul_mul_12ns_12ns_24_4_1_U80_n_11,mul_mul_12ns_12ns_24_4_1_U80_n_12,mul_mul_12ns_12ns_24_4_1_U80_n_13,mul_mul_12ns_12ns_24_4_1_U80_n_14}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .trunc_ln389_reg_1922(trunc_ln389_reg_1922),
        .trunc_ln728_reg_1966_pp1_iter9_reg(trunc_ln728_reg_1966_pp1_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1 mul_mul_12ns_9s_21_4_1_U81
       (.A({grp_fu_1630_p1,trunc_ln389_reg_1922[21:12]}),
        .P({mul_mul_12ns_9s_21_4_1_U81_n_3,mul_mul_12ns_9s_21_4_1_U81_n_4,mul_mul_12ns_9s_21_4_1_U81_n_5,mul_mul_12ns_9s_21_4_1_U81_n_6,mul_mul_12ns_9s_21_4_1_U81_n_7,mul_mul_12ns_9s_21_4_1_U81_n_8,mul_mul_12ns_9s_21_4_1_U81_n_9,mul_mul_12ns_9s_21_4_1_U81_n_10,mul_mul_12ns_9s_21_4_1_U81_n_11,mul_mul_12ns_9s_21_4_1_U81_n_12,mul_mul_12ns_9s_21_4_1_U81_n_13,mul_mul_12ns_9s_21_4_1_U81_n_14,mul_mul_12ns_9s_21_4_1_U81_n_15,mul_mul_12ns_9s_21_4_1_U81_n_16,mul_mul_12ns_9s_21_4_1_U81_n_17,mul_mul_12ns_9s_21_4_1_U81_n_18,mul_mul_12ns_9s_21_4_1_U81_n_19,mul_mul_12ns_9s_21_4_1_U81_n_20,mul_mul_12ns_9s_21_4_1_U81_n_21,mul_mul_12ns_9s_21_4_1_U81_n_22,mul_mul_12ns_9s_21_4_1_U81_n_23}),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529),
        .and_ln486_reg_1981_pp1_iter9_reg(and_ln486_reg_1981_pp1_iter9_reg),
        .and_ln487_reg_1977_pp1_iter9_reg(and_ln487_reg_1977_pp1_iter9_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter9_reg(icmp_ln489_reg_1951_pp1_iter9_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495),
        .p_reg_reg_0(\slt_reg_1869_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[0]_i_1 
       (.I0(ret_V_15_reg_1927[0]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[0]),
        .O(\nextYScale_V_fu_166[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[10]_i_1 
       (.I0(ret_V_15_reg_1927[10]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[10]),
        .O(\nextYScale_V_fu_166[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[11]_i_1 
       (.I0(ret_V_15_reg_1927[11]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[11]),
        .O(\nextYScale_V_fu_166[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[12]_i_1 
       (.I0(ret_V_15_reg_1927[12]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[12]),
        .O(\nextYScale_V_fu_166[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[13]_i_1 
       (.I0(ret_V_15_reg_1927[13]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[13]),
        .O(\nextYScale_V_fu_166[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[14]_i_1 
       (.I0(ret_V_15_reg_1927[14]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[14]),
        .O(\nextYScale_V_fu_166[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[15]_i_1 
       (.I0(ret_V_15_reg_1927[15]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[15]),
        .O(\nextYScale_V_fu_166[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[16]_i_1 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .O(\nextYScale_V_fu_166[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[1]_i_1 
       (.I0(ret_V_15_reg_1927[1]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[1]),
        .O(\nextYScale_V_fu_166[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[2]_i_1 
       (.I0(ret_V_15_reg_1927[2]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[2]),
        .O(\nextYScale_V_fu_166[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[3]_i_1 
       (.I0(ret_V_15_reg_1927[3]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[3]),
        .O(\nextYScale_V_fu_166[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[4]_i_1 
       (.I0(ret_V_15_reg_1927[4]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[4]),
        .O(\nextYScale_V_fu_166[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[5]_i_1 
       (.I0(ret_V_15_reg_1927[5]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[5]),
        .O(\nextYScale_V_fu_166[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[6]_i_1 
       (.I0(ret_V_15_reg_1927[6]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[6]),
        .O(\nextYScale_V_fu_166[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[7]_i_1 
       (.I0(ret_V_15_reg_1927[7]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[7]),
        .O(\nextYScale_V_fu_166[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[8]_i_1 
       (.I0(ret_V_15_reg_1927[8]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[8]),
        .O(\nextYScale_V_fu_166[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[9]_i_1 
       (.I0(ret_V_15_reg_1927[9]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[9]),
        .O(\nextYScale_V_fu_166[9]_i_1_n_3 ));
  FDRE \nextYScale_V_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[10]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[11]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[11]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[12]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[13]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[13]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[14]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[15]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[15]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[16]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[16]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[1]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[3]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[5]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[5]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[6]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[7]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[7]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[8]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[9]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[9]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_cmp_i_i176_reg_1996[0]_i_1 
       (.I0(not_cmp_i_i176_fu_1256_p2),
        .I1(not_cmp_i_i176_reg_19960),
        .I2(not_cmp_i_i176_reg_1996),
        .O(\not_cmp_i_i176_reg_1996[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000002220AA8A)) 
    \not_cmp_i_i176_reg_1996[0]_i_10 
       (.I0(\not_cmp_i_i176_reg_1996[0]_i_16_n_3 ),
        .I1(reg_606[41]),
        .I2(reg_606[38]),
        .I3(icmp_ln1494_reg_1985),
        .I4(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[17]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h33EB0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_11 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I2(reg_606[36]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_17_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h55ED0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_12 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[11]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[33]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_18_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h33EB0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_13 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I2(reg_606[30]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_19_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h55ED0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_14 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[5]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[27]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_20_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8200008241000041)) 
    \not_cmp_i_i176_reg_1996[0]_i_15 
       (.I0(\ret_V_17_reg_1990[0]_i_2_n_3 ),
        .I1(\not_cmp_i_i176_reg_1996[0]_i_21_n_3 ),
        .I2(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I3(\not_cmp_i_i176_reg_1996[0]_i_22_n_3 ),
        .I4(indexx_pre_V_1_reg_1835_reg[1]),
        .I5(indexx_pre_V_1_reg_1835_reg[0]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h54FB)) 
    \not_cmp_i_i176_reg_1996[0]_i_16 
       (.I0(reg_606[41]),
        .I1(reg_606[37]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[15]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00EB33AA00AA33EB)) 
    \not_cmp_i_i176_reg_1996[0]_i_17 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[13]),
        .I2(reg_606[35]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I5(reg_606[34]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h00ED55CC00CC55ED)) 
    \not_cmp_i_i176_reg_1996[0]_i_18 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[32]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I5(reg_606[31]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00EB33AA00AA33EB)) 
    \not_cmp_i_i176_reg_1996[0]_i_19 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[7]),
        .I2(reg_606[29]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I5(reg_606[28]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00ED55CC00CC55ED)) 
    \not_cmp_i_i176_reg_1996[0]_i_20 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[26]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I5(reg_606[25]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h00D8)) 
    \not_cmp_i_i176_reg_1996[0]_i_21 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I2(reg_606[24]),
        .I3(reg_606[41]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \not_cmp_i_i176_reg_1996[0]_i_22 
       (.I0(reg_606[23]),
        .I1(icmp_ln1494_reg_1985),
        .I2(indexx_pre_V_1_reg_1835_reg[1]),
        .I3(reg_606[41]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \not_cmp_i_i176_reg_1996[0]_i_4 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[31]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[30]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_5 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[28]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[29]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[27]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_6 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[26]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[24]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_8 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[22]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[21]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_9 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[20]),
        .I1(indexx_pre_V_1_reg_1835_reg[19]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[18]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_9_n_3 ));
  FDRE \not_cmp_i_i176_reg_1996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\not_cmp_i_i176_reg_1996[0]_i_1_n_3 ),
        .Q(not_cmp_i_i176_reg_1996),
        .R(1'b0));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_2 
       (.CI(\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ),
        .CO({\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_CO_UNCONNECTED [3],not_cmp_i_i176_fu_1256_p2,\not_cmp_i_i176_reg_1996_reg[0]_i_2_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\not_cmp_i_i176_reg_1996[0]_i_4_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_5_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_6_n_3 }));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_3 
       (.CI(\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ),
        .CO({\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_4 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\not_cmp_i_i176_reg_1996[0]_i_8_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_9_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_10_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_11_n_3 }));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_4 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\not_cmp_i_i176_reg_1996[0]_i_12_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_13_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_14_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_15_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_2 
       (.I0(read_rows_count_reg_439[11]),
        .O(\op2_assign_1_reg_1895[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_3 
       (.I0(read_rows_count_reg_439[10]),
        .O(\op2_assign_1_reg_1895[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_4 
       (.I0(read_rows_count_reg_439[9]),
        .O(\op2_assign_1_reg_1895[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_5 
       (.I0(read_rows_count_reg_439[8]),
        .O(\op2_assign_1_reg_1895[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_2 
       (.I0(read_rows_count_reg_439[15]),
        .O(\op2_assign_1_reg_1895[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_3 
       (.I0(read_rows_count_reg_439[14]),
        .O(\op2_assign_1_reg_1895[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_4 
       (.I0(read_rows_count_reg_439[13]),
        .O(\op2_assign_1_reg_1895[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_5 
       (.I0(read_rows_count_reg_439[12]),
        .O(\op2_assign_1_reg_1895[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_2 
       (.I0(read_rows_count_reg_439[19]),
        .O(\op2_assign_1_reg_1895[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_3 
       (.I0(read_rows_count_reg_439[18]),
        .O(\op2_assign_1_reg_1895[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_4 
       (.I0(read_rows_count_reg_439[17]),
        .O(\op2_assign_1_reg_1895[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_5 
       (.I0(read_rows_count_reg_439[16]),
        .O(\op2_assign_1_reg_1895[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_2 
       (.I0(read_rows_count_reg_439[23]),
        .O(\op2_assign_1_reg_1895[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_3 
       (.I0(read_rows_count_reg_439[22]),
        .O(\op2_assign_1_reg_1895[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_4 
       (.I0(read_rows_count_reg_439[21]),
        .O(\op2_assign_1_reg_1895[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_5 
       (.I0(read_rows_count_reg_439[20]),
        .O(\op2_assign_1_reg_1895[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_2 
       (.I0(read_rows_count_reg_439[27]),
        .O(\op2_assign_1_reg_1895[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_3 
       (.I0(read_rows_count_reg_439[26]),
        .O(\op2_assign_1_reg_1895[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_4 
       (.I0(read_rows_count_reg_439[25]),
        .O(\op2_assign_1_reg_1895[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_5 
       (.I0(read_rows_count_reg_439[24]),
        .O(\op2_assign_1_reg_1895[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_2 
       (.I0(read_rows_count_reg_439[31]),
        .O(\op2_assign_1_reg_1895[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .O(\op2_assign_1_reg_1895[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_4 
       (.I0(read_rows_count_reg_439[29]),
        .O(\op2_assign_1_reg_1895[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_5 
       (.I0(read_rows_count_reg_439[28]),
        .O(\op2_assign_1_reg_1895[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_2 
       (.I0(read_rows_count_reg_439[3]),
        .O(\op2_assign_1_reg_1895[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_3 
       (.I0(read_rows_count_reg_439[2]),
        .O(\op2_assign_1_reg_1895[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_4 
       (.I0(read_rows_count_reg_439[1]),
        .O(\op2_assign_1_reg_1895[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_2 
       (.I0(read_rows_count_reg_439[7]),
        .O(\op2_assign_1_reg_1895[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_3 
       (.I0(read_rows_count_reg_439[6]),
        .O(\op2_assign_1_reg_1895[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_4 
       (.I0(read_rows_count_reg_439[5]),
        .O(\op2_assign_1_reg_1895[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_5 
       (.I0(read_rows_count_reg_439[4]),
        .O(\op2_assign_1_reg_1895[7]_i_5_n_3 ));
  FDRE \op2_assign_1_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[0]),
        .Q(op2_assign_1_reg_1895[0]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[10]),
        .Q(op2_assign_1_reg_1895[10]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[11]),
        .Q(op2_assign_1_reg_1895[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[11]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[7]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[11]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[11:8]),
        .O(op2_assign_1_fu_926_p2[11:8]),
        .S({\op2_assign_1_reg_1895[11]_i_2_n_3 ,\op2_assign_1_reg_1895[11]_i_3_n_3 ,\op2_assign_1_reg_1895[11]_i_4_n_3 ,\op2_assign_1_reg_1895[11]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[12]),
        .Q(op2_assign_1_reg_1895[12]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[13]),
        .Q(op2_assign_1_reg_1895[13]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[14]),
        .Q(op2_assign_1_reg_1895[14]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[15]),
        .Q(op2_assign_1_reg_1895[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[15]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[11]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[15]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[15:12]),
        .O(op2_assign_1_fu_926_p2[15:12]),
        .S({\op2_assign_1_reg_1895[15]_i_2_n_3 ,\op2_assign_1_reg_1895[15]_i_3_n_3 ,\op2_assign_1_reg_1895[15]_i_4_n_3 ,\op2_assign_1_reg_1895[15]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[16]),
        .Q(op2_assign_1_reg_1895[16]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[17]),
        .Q(op2_assign_1_reg_1895[17]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[18]),
        .Q(op2_assign_1_reg_1895[18]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[19]),
        .Q(op2_assign_1_reg_1895[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[19]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[15]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[19]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[19:16]),
        .O(op2_assign_1_fu_926_p2[19:16]),
        .S({\op2_assign_1_reg_1895[19]_i_2_n_3 ,\op2_assign_1_reg_1895[19]_i_3_n_3 ,\op2_assign_1_reg_1895[19]_i_4_n_3 ,\op2_assign_1_reg_1895[19]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[1]),
        .Q(op2_assign_1_reg_1895[1]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[20]),
        .Q(op2_assign_1_reg_1895[20]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[21]),
        .Q(op2_assign_1_reg_1895[21]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[22]),
        .Q(op2_assign_1_reg_1895[22]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[23]),
        .Q(op2_assign_1_reg_1895[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[23]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[19]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[23]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[23:20]),
        .O(op2_assign_1_fu_926_p2[23:20]),
        .S({\op2_assign_1_reg_1895[23]_i_2_n_3 ,\op2_assign_1_reg_1895[23]_i_3_n_3 ,\op2_assign_1_reg_1895[23]_i_4_n_3 ,\op2_assign_1_reg_1895[23]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[24]),
        .Q(op2_assign_1_reg_1895[24]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[25]),
        .Q(op2_assign_1_reg_1895[25]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[26]),
        .Q(op2_assign_1_reg_1895[26]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[27]),
        .Q(op2_assign_1_reg_1895[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[27]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[23]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[27]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[27:24]),
        .O(op2_assign_1_fu_926_p2[27:24]),
        .S({\op2_assign_1_reg_1895[27]_i_2_n_3 ,\op2_assign_1_reg_1895[27]_i_3_n_3 ,\op2_assign_1_reg_1895[27]_i_4_n_3 ,\op2_assign_1_reg_1895[27]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[28]),
        .Q(op2_assign_1_reg_1895[28]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[29]),
        .Q(op2_assign_1_reg_1895[29]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[2]),
        .Q(op2_assign_1_reg_1895[2]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[30]),
        .Q(op2_assign_1_reg_1895[30]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[31]),
        .Q(op2_assign_1_reg_1895[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[31]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[27]_i_1_n_3 ),
        .CO({\NLW_op2_assign_1_reg_1895_reg[31]_i_1_CO_UNCONNECTED [3],\op2_assign_1_reg_1895_reg[31]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[31]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,read_rows_count_reg_439[30:28]}),
        .O(op2_assign_1_fu_926_p2[31:28]),
        .S({\op2_assign_1_reg_1895[31]_i_2_n_3 ,\op2_assign_1_reg_1895[31]_i_3_n_3 ,\op2_assign_1_reg_1895[31]_i_4_n_3 ,\op2_assign_1_reg_1895[31]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[3]),
        .Q(op2_assign_1_reg_1895[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\op2_assign_1_reg_1895_reg[3]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({read_rows_count_reg_439[3:1],1'b0}),
        .O(op2_assign_1_fu_926_p2[3:0]),
        .S({\op2_assign_1_reg_1895[3]_i_2_n_3 ,\op2_assign_1_reg_1895[3]_i_3_n_3 ,\op2_assign_1_reg_1895[3]_i_4_n_3 ,read_rows_count_reg_439[0]}));
  FDRE \op2_assign_1_reg_1895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[4]),
        .Q(op2_assign_1_reg_1895[4]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[5]),
        .Q(op2_assign_1_reg_1895[5]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[6]),
        .Q(op2_assign_1_reg_1895[6]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[7]),
        .Q(op2_assign_1_reg_1895[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[7]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[3]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[7]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[7:4]),
        .O(op2_assign_1_fu_926_p2[7:4]),
        .S({\op2_assign_1_reg_1895[7]_i_2_n_3 ,\op2_assign_1_reg_1895[7]_i_3_n_3 ,\op2_assign_1_reg_1895[7]_i_4_n_3 ,\op2_assign_1_reg_1895[7]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[8]),
        .Q(op2_assign_1_reg_1895[8]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[9]),
        .Q(op2_assign_1_reg_1895[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[0]_i_1 
       (.I0(read_rows_count_reg_439[0]),
        .O(op2_assign_fu_915_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_2 
       (.I0(read_rows_count_reg_439[12]),
        .O(\op2_assign_reg_1881[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_3 
       (.I0(read_rows_count_reg_439[11]),
        .O(\op2_assign_reg_1881[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_4 
       (.I0(read_rows_count_reg_439[10]),
        .O(\op2_assign_reg_1881[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_5 
       (.I0(read_rows_count_reg_439[9]),
        .O(\op2_assign_reg_1881[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_2 
       (.I0(read_rows_count_reg_439[16]),
        .O(\op2_assign_reg_1881[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_3 
       (.I0(read_rows_count_reg_439[15]),
        .O(\op2_assign_reg_1881[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_4 
       (.I0(read_rows_count_reg_439[14]),
        .O(\op2_assign_reg_1881[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_5 
       (.I0(read_rows_count_reg_439[13]),
        .O(\op2_assign_reg_1881[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_2 
       (.I0(read_rows_count_reg_439[20]),
        .O(\op2_assign_reg_1881[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_3 
       (.I0(read_rows_count_reg_439[19]),
        .O(\op2_assign_reg_1881[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_4 
       (.I0(read_rows_count_reg_439[18]),
        .O(\op2_assign_reg_1881[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_5 
       (.I0(read_rows_count_reg_439[17]),
        .O(\op2_assign_reg_1881[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_2 
       (.I0(read_rows_count_reg_439[24]),
        .O(\op2_assign_reg_1881[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_3 
       (.I0(read_rows_count_reg_439[23]),
        .O(\op2_assign_reg_1881[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_4 
       (.I0(read_rows_count_reg_439[22]),
        .O(\op2_assign_reg_1881[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_5 
       (.I0(read_rows_count_reg_439[21]),
        .O(\op2_assign_reg_1881[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_2 
       (.I0(read_rows_count_reg_439[28]),
        .O(\op2_assign_reg_1881[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_3 
       (.I0(read_rows_count_reg_439[27]),
        .O(\op2_assign_reg_1881[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_4 
       (.I0(read_rows_count_reg_439[26]),
        .O(\op2_assign_reg_1881[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .O(\op2_assign_reg_1881[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_2 
       (.I0(read_rows_count_reg_439[31]),
        .O(\op2_assign_reg_1881[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .O(\op2_assign_reg_1881[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_4 
       (.I0(read_rows_count_reg_439[29]),
        .O(\op2_assign_reg_1881[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_2 
       (.I0(read_rows_count_reg_439[4]),
        .O(\op2_assign_reg_1881[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_3 
       (.I0(read_rows_count_reg_439[3]),
        .O(\op2_assign_reg_1881[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_4 
       (.I0(read_rows_count_reg_439[2]),
        .O(\op2_assign_reg_1881[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_5 
       (.I0(read_rows_count_reg_439[1]),
        .O(\op2_assign_reg_1881[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_2 
       (.I0(read_rows_count_reg_439[8]),
        .O(\op2_assign_reg_1881[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_3 
       (.I0(read_rows_count_reg_439[7]),
        .O(\op2_assign_reg_1881[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_4 
       (.I0(read_rows_count_reg_439[6]),
        .O(\op2_assign_reg_1881[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_5 
       (.I0(read_rows_count_reg_439[5]),
        .O(\op2_assign_reg_1881[8]_i_5_n_3 ));
  FDRE \op2_assign_reg_1881_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[0]),
        .Q(op2_assign_reg_1881[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[10]),
        .Q(op2_assign_reg_1881[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[11]),
        .Q(op2_assign_reg_1881[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[12]),
        .Q(op2_assign_reg_1881[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[12]_i_1 
       (.CI(\op2_assign_reg_1881_reg[8]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[12]_i_1_n_3 ,\op2_assign_reg_1881_reg[12]_i_1_n_4 ,\op2_assign_reg_1881_reg[12]_i_1_n_5 ,\op2_assign_reg_1881_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[12:9]),
        .O(op2_assign_fu_915_p2[12:9]),
        .S({\op2_assign_reg_1881[12]_i_2_n_3 ,\op2_assign_reg_1881[12]_i_3_n_3 ,\op2_assign_reg_1881[12]_i_4_n_3 ,\op2_assign_reg_1881[12]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[13]),
        .Q(op2_assign_reg_1881[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[14]),
        .Q(op2_assign_reg_1881[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[15]),
        .Q(op2_assign_reg_1881[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[16]),
        .Q(op2_assign_reg_1881[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[16]_i_1 
       (.CI(\op2_assign_reg_1881_reg[12]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[16]_i_1_n_3 ,\op2_assign_reg_1881_reg[16]_i_1_n_4 ,\op2_assign_reg_1881_reg[16]_i_1_n_5 ,\op2_assign_reg_1881_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[16:13]),
        .O(op2_assign_fu_915_p2[16:13]),
        .S({\op2_assign_reg_1881[16]_i_2_n_3 ,\op2_assign_reg_1881[16]_i_3_n_3 ,\op2_assign_reg_1881[16]_i_4_n_3 ,\op2_assign_reg_1881[16]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[17]),
        .Q(op2_assign_reg_1881[17]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[18]),
        .Q(op2_assign_reg_1881[18]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[19]),
        .Q(op2_assign_reg_1881[19]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[1]),
        .Q(op2_assign_reg_1881[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[20]),
        .Q(op2_assign_reg_1881[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[20]_i_1 
       (.CI(\op2_assign_reg_1881_reg[16]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[20]_i_1_n_3 ,\op2_assign_reg_1881_reg[20]_i_1_n_4 ,\op2_assign_reg_1881_reg[20]_i_1_n_5 ,\op2_assign_reg_1881_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[20:17]),
        .O(op2_assign_fu_915_p2[20:17]),
        .S({\op2_assign_reg_1881[20]_i_2_n_3 ,\op2_assign_reg_1881[20]_i_3_n_3 ,\op2_assign_reg_1881[20]_i_4_n_3 ,\op2_assign_reg_1881[20]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[21]),
        .Q(op2_assign_reg_1881[21]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[22]),
        .Q(op2_assign_reg_1881[22]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[23]),
        .Q(op2_assign_reg_1881[23]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[24]),
        .Q(op2_assign_reg_1881[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[24]_i_1 
       (.CI(\op2_assign_reg_1881_reg[20]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[24]_i_1_n_3 ,\op2_assign_reg_1881_reg[24]_i_1_n_4 ,\op2_assign_reg_1881_reg[24]_i_1_n_5 ,\op2_assign_reg_1881_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[24:21]),
        .O(op2_assign_fu_915_p2[24:21]),
        .S({\op2_assign_reg_1881[24]_i_2_n_3 ,\op2_assign_reg_1881[24]_i_3_n_3 ,\op2_assign_reg_1881[24]_i_4_n_3 ,\op2_assign_reg_1881[24]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[25]),
        .Q(op2_assign_reg_1881[25]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[26]),
        .Q(op2_assign_reg_1881[26]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[27]),
        .Q(op2_assign_reg_1881[27]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[28]),
        .Q(op2_assign_reg_1881[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[28]_i_1 
       (.CI(\op2_assign_reg_1881_reg[24]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[28]_i_1_n_3 ,\op2_assign_reg_1881_reg[28]_i_1_n_4 ,\op2_assign_reg_1881_reg[28]_i_1_n_5 ,\op2_assign_reg_1881_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[28:25]),
        .O(op2_assign_fu_915_p2[28:25]),
        .S({\op2_assign_reg_1881[28]_i_2_n_3 ,\op2_assign_reg_1881[28]_i_3_n_3 ,\op2_assign_reg_1881[28]_i_4_n_3 ,\op2_assign_reg_1881[28]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[29]),
        .Q(op2_assign_reg_1881[29]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[2]),
        .Q(op2_assign_reg_1881[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[30]),
        .Q(op2_assign_reg_1881[30]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[31]),
        .Q(op2_assign_reg_1881[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[31]_i_1 
       (.CI(\op2_assign_reg_1881_reg[28]_i_1_n_3 ),
        .CO({\NLW_op2_assign_reg_1881_reg[31]_i_1_CO_UNCONNECTED [3:2],\op2_assign_reg_1881_reg[31]_i_1_n_5 ,\op2_assign_reg_1881_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,read_rows_count_reg_439[30:29]}),
        .O({\NLW_op2_assign_reg_1881_reg[31]_i_1_O_UNCONNECTED [3],op2_assign_fu_915_p2[31:29]}),
        .S({1'b0,\op2_assign_reg_1881[31]_i_2_n_3 ,\op2_assign_reg_1881[31]_i_3_n_3 ,\op2_assign_reg_1881[31]_i_4_n_3 }));
  FDRE \op2_assign_reg_1881_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[3]),
        .Q(op2_assign_reg_1881[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[4]),
        .Q(op2_assign_reg_1881[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\op2_assign_reg_1881_reg[4]_i_1_n_3 ,\op2_assign_reg_1881_reg[4]_i_1_n_4 ,\op2_assign_reg_1881_reg[4]_i_1_n_5 ,\op2_assign_reg_1881_reg[4]_i_1_n_6 }),
        .CYINIT(read_rows_count_reg_439[0]),
        .DI(read_rows_count_reg_439[4:1]),
        .O(op2_assign_fu_915_p2[4:1]),
        .S({\op2_assign_reg_1881[4]_i_2_n_3 ,\op2_assign_reg_1881[4]_i_3_n_3 ,\op2_assign_reg_1881[4]_i_4_n_3 ,\op2_assign_reg_1881[4]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[5]),
        .Q(op2_assign_reg_1881[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[6]),
        .Q(op2_assign_reg_1881[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[7]),
        .Q(op2_assign_reg_1881[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[8]),
        .Q(op2_assign_reg_1881[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[8]_i_1 
       (.CI(\op2_assign_reg_1881_reg[4]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[8]_i_1_n_3 ,\op2_assign_reg_1881_reg[8]_i_1_n_4 ,\op2_assign_reg_1881_reg[8]_i_1_n_5 ,\op2_assign_reg_1881_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[8:5]),
        .O(op2_assign_fu_915_p2[8:5]),
        .S({\op2_assign_reg_1881[8]_i_2_n_3 ,\op2_assign_reg_1881[8]_i_3_n_3 ,\op2_assign_reg_1881[8]_i_4_n_3 ,\op2_assign_reg_1881[8]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[9]),
        .Q(op2_assign_reg_1881[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44404040)) 
    \output_rows_count_reg_427[0]_i_1 
       (.I0(\slt_reg_1869_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state36),
        .I2(icmp_ln870_1_fu_1529_p2),
        .I3(icmp_ln870_fu_1519_p2),
        .I4(cmp277_reg_1889),
        .O(output_rows_count_reg_427));
  LUT2 #(
    .INIT(4'h1)) 
    \output_rows_count_reg_427[0]_i_11 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\output_rows_count_reg_427[0]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_12 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .I2(op2_assign_reg_1881[27]),
        .O(\output_rows_count_reg_427[0]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_13 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .I2(op2_assign_reg_1881[26]),
        .O(\output_rows_count_reg_427[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_15 
       (.I0(op2_assign_1_reg_1895[23]),
        .I1(op2_assign_1_reg_1895[22]),
        .I2(op2_assign_1_reg_1895[21]),
        .O(\output_rows_count_reg_427[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_16 
       (.I0(op2_assign_1_reg_1895[20]),
        .I1(op2_assign_1_reg_1895[19]),
        .I2(op2_assign_1_reg_1895[18]),
        .O(\output_rows_count_reg_427[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \output_rows_count_reg_427[0]_i_17 
       (.I0(op2_assign_1_reg_1895[17]),
        .I1(zext_ln870_fu_1515_p1[15]),
        .I2(op2_assign_1_reg_1895[15]),
        .I3(zext_ln870_fu_1515_p1[16]),
        .I4(op2_assign_1_reg_1895[16]),
        .O(\output_rows_count_reg_427[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_18 
       (.I0(zext_ln870_fu_1515_p1[13]),
        .I1(op2_assign_1_reg_1895[13]),
        .I2(zext_ln870_fu_1515_p1[12]),
        .I3(op2_assign_1_reg_1895[12]),
        .I4(zext_ln870_fu_1515_p1[14]),
        .I5(op2_assign_1_reg_1895[14]),
        .O(\output_rows_count_reg_427[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_20 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .I2(op2_assign_reg_1881[21]),
        .O(\output_rows_count_reg_427[0]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_21 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .I2(op2_assign_reg_1881[20]),
        .O(\output_rows_count_reg_427[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0808080202020802)) 
    \output_rows_count_reg_427[0]_i_22 
       (.I0(\output_rows_count_reg_427[0]_i_32_n_3 ),
        .I1(op2_assign_reg_1881[16]),
        .I2(op2_assign_reg_1881[17]),
        .I3(indexy_V_fu_170[16]),
        .I4(nextYScale_V_fu_1661),
        .I5(conv_i_i202_i_phi_reg_466[16]),
        .O(\output_rows_count_reg_427[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_23 
       (.I0(zext_ln870_fu_1515_p1[13]),
        .I1(op2_assign_reg_1881[13]),
        .I2(zext_ln870_fu_1515_p1[12]),
        .I3(op2_assign_reg_1881[12]),
        .I4(op2_assign_reg_1881[14]),
        .I5(zext_ln870_fu_1515_p1[14]),
        .O(\output_rows_count_reg_427[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_24 
       (.I0(zext_ln870_fu_1515_p1[10]),
        .I1(op2_assign_1_reg_1895[10]),
        .I2(zext_ln870_fu_1515_p1[9]),
        .I3(op2_assign_1_reg_1895[9]),
        .I4(zext_ln870_fu_1515_p1[11]),
        .I5(op2_assign_1_reg_1895[11]),
        .O(\output_rows_count_reg_427[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_25 
       (.I0(zext_ln870_fu_1515_p1[7]),
        .I1(op2_assign_1_reg_1895[7]),
        .I2(zext_ln870_fu_1515_p1[6]),
        .I3(op2_assign_1_reg_1895[6]),
        .I4(zext_ln870_fu_1515_p1[8]),
        .I5(op2_assign_1_reg_1895[8]),
        .O(\output_rows_count_reg_427[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_26 
       (.I0(zext_ln870_fu_1515_p1[4]),
        .I1(op2_assign_1_reg_1895[4]),
        .I2(zext_ln870_fu_1515_p1[3]),
        .I3(op2_assign_1_reg_1895[3]),
        .I4(zext_ln870_fu_1515_p1[5]),
        .I5(op2_assign_1_reg_1895[5]),
        .O(\output_rows_count_reg_427[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_27 
       (.I0(zext_ln870_fu_1515_p1[1]),
        .I1(op2_assign_1_reg_1895[1]),
        .I2(zext_ln870_fu_1515_p1[0]),
        .I3(op2_assign_1_reg_1895[0]),
        .I4(zext_ln870_fu_1515_p1[2]),
        .I5(op2_assign_1_reg_1895[2]),
        .O(\output_rows_count_reg_427[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_28 
       (.I0(zext_ln870_fu_1515_p1[10]),
        .I1(op2_assign_reg_1881[10]),
        .I2(zext_ln870_fu_1515_p1[9]),
        .I3(op2_assign_reg_1881[9]),
        .I4(op2_assign_reg_1881[11]),
        .I5(zext_ln870_fu_1515_p1[11]),
        .O(\output_rows_count_reg_427[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_29 
       (.I0(zext_ln870_fu_1515_p1[7]),
        .I1(op2_assign_reg_1881[7]),
        .I2(zext_ln870_fu_1515_p1[6]),
        .I3(op2_assign_reg_1881[6]),
        .I4(op2_assign_reg_1881[8]),
        .I5(zext_ln870_fu_1515_p1[8]),
        .O(\output_rows_count_reg_427[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_30 
       (.I0(zext_ln870_fu_1515_p1[4]),
        .I1(op2_assign_reg_1881[4]),
        .I2(zext_ln870_fu_1515_p1[3]),
        .I3(op2_assign_reg_1881[3]),
        .I4(op2_assign_reg_1881[5]),
        .I5(zext_ln870_fu_1515_p1[5]),
        .O(\output_rows_count_reg_427[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_31 
       (.I0(zext_ln870_fu_1515_p1[1]),
        .I1(op2_assign_reg_1881[1]),
        .I2(zext_ln870_fu_1515_p1[0]),
        .I3(op2_assign_reg_1881[0]),
        .I4(op2_assign_reg_1881[2]),
        .I5(zext_ln870_fu_1515_p1[2]),
        .O(\output_rows_count_reg_427[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hEA2A15D5)) 
    \output_rows_count_reg_427[0]_i_32 
       (.I0(indexy_V_fu_170[15]),
        .I1(cmp7515_reg_1816),
        .I2(ap_CS_fsm_state36),
        .I3(conv_i_i202_i_phi_reg_466[15]),
        .I4(op2_assign_reg_1881[15]),
        .O(\output_rows_count_reg_427[0]_i_32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output_rows_count_reg_427[0]_i_33 
       (.I0(ap_CS_fsm_state36),
        .I1(cmp7515_reg_1816),
        .O(nextYScale_V_fu_1661));
  LUT1 #(
    .INIT(2'h1)) 
    \output_rows_count_reg_427[0]_i_5 
       (.I0(output_rows_count_reg_427_reg[0]),
        .O(\output_rows_count_reg_427[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \output_rows_count_reg_427[0]_i_7 
       (.I0(op2_assign_1_reg_1895[31]),
        .I1(op2_assign_1_reg_1895[30]),
        .O(\output_rows_count_reg_427[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_8 
       (.I0(op2_assign_1_reg_1895[29]),
        .I1(op2_assign_1_reg_1895[28]),
        .I2(op2_assign_1_reg_1895[27]),
        .O(\output_rows_count_reg_427[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_9 
       (.I0(op2_assign_1_reg_1895[26]),
        .I1(op2_assign_1_reg_1895[25]),
        .I2(op2_assign_1_reg_1895[24]),
        .O(\output_rows_count_reg_427[0]_i_9_n_3 ));
  FDRE \output_rows_count_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_10 ),
        .Q(output_rows_count_reg_427_reg[0]),
        .R(i_1_reg_404));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_10 
       (.CI(\output_rows_count_reg_427_reg[0]_i_19_n_3 ),
        .CO({\output_rows_count_reg_427_reg[0]_i_10_n_3 ,\output_rows_count_reg_427_reg[0]_i_10_n_4 ,\output_rows_count_reg_427_reg[0]_i_10_n_5 ,\output_rows_count_reg_427_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_20_n_3 ,\output_rows_count_reg_427[0]_i_21_n_3 ,\output_rows_count_reg_427[0]_i_22_n_3 ,\output_rows_count_reg_427[0]_i_23_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_14_n_3 ,\output_rows_count_reg_427_reg[0]_i_14_n_4 ,\output_rows_count_reg_427_reg[0]_i_14_n_5 ,\output_rows_count_reg_427_reg[0]_i_14_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_24_n_3 ,\output_rows_count_reg_427[0]_i_25_n_3 ,\output_rows_count_reg_427[0]_i_26_n_3 ,\output_rows_count_reg_427[0]_i_27_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_19_n_3 ,\output_rows_count_reg_427_reg[0]_i_19_n_4 ,\output_rows_count_reg_427_reg[0]_i_19_n_5 ,\output_rows_count_reg_427_reg[0]_i_19_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_28_n_3 ,\output_rows_count_reg_427[0]_i_29_n_3 ,\output_rows_count_reg_427[0]_i_30_n_3 ,\output_rows_count_reg_427[0]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_2_n_3 ,\output_rows_count_reg_427_reg[0]_i_2_n_4 ,\output_rows_count_reg_427_reg[0]_i_2_n_5 ,\output_rows_count_reg_427_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\output_rows_count_reg_427_reg[0]_i_2_n_7 ,\output_rows_count_reg_427_reg[0]_i_2_n_8 ,\output_rows_count_reg_427_reg[0]_i_2_n_9 ,\output_rows_count_reg_427_reg[0]_i_2_n_10 }),
        .S({output_rows_count_reg_427_reg[3:1],\output_rows_count_reg_427[0]_i_5_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_3 
       (.CI(\output_rows_count_reg_427_reg[0]_i_6_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[0]_i_3_CO_UNCONNECTED [3],icmp_ln870_1_fu_1529_p2,\output_rows_count_reg_427_reg[0]_i_3_n_5 ,\output_rows_count_reg_427_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_rows_count_reg_427[0]_i_7_n_3 ,\output_rows_count_reg_427[0]_i_8_n_3 ,\output_rows_count_reg_427[0]_i_9_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_4 
       (.CI(\output_rows_count_reg_427_reg[0]_i_10_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[0]_i_4_CO_UNCONNECTED [3],icmp_ln870_fu_1519_p2,\output_rows_count_reg_427_reg[0]_i_4_n_5 ,\output_rows_count_reg_427_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_rows_count_reg_427[0]_i_11_n_3 ,\output_rows_count_reg_427[0]_i_12_n_3 ,\output_rows_count_reg_427[0]_i_13_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_6 
       (.CI(\output_rows_count_reg_427_reg[0]_i_14_n_3 ),
        .CO({\output_rows_count_reg_427_reg[0]_i_6_n_3 ,\output_rows_count_reg_427_reg[0]_i_6_n_4 ,\output_rows_count_reg_427_reg[0]_i_6_n_5 ,\output_rows_count_reg_427_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_15_n_3 ,\output_rows_count_reg_427[0]_i_16_n_3 ,\output_rows_count_reg_427[0]_i_17_n_3 ,\output_rows_count_reg_427[0]_i_18_n_3 }));
  FDRE \output_rows_count_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[10]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[11]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[12]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[12]_i_1 
       (.CI(\output_rows_count_reg_427_reg[8]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[12]_i_1_n_3 ,\output_rows_count_reg_427_reg[12]_i_1_n_4 ,\output_rows_count_reg_427_reg[12]_i_1_n_5 ,\output_rows_count_reg_427_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[12]_i_1_n_7 ,\output_rows_count_reg_427_reg[12]_i_1_n_8 ,\output_rows_count_reg_427_reg[12]_i_1_n_9 ,\output_rows_count_reg_427_reg[12]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[15:12]));
  FDRE \output_rows_count_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[13]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[14]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[15]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[16]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[16]_i_1 
       (.CI(\output_rows_count_reg_427_reg[12]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[16]_i_1_n_3 ,\output_rows_count_reg_427_reg[16]_i_1_n_4 ,\output_rows_count_reg_427_reg[16]_i_1_n_5 ,\output_rows_count_reg_427_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[16]_i_1_n_7 ,\output_rows_count_reg_427_reg[16]_i_1_n_8 ,\output_rows_count_reg_427_reg[16]_i_1_n_9 ,\output_rows_count_reg_427_reg[16]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[19:16]));
  FDRE \output_rows_count_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[17]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[18]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[19]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_9 ),
        .Q(output_rows_count_reg_427_reg[1]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[20]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[20]_i_1 
       (.CI(\output_rows_count_reg_427_reg[16]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[20]_i_1_n_3 ,\output_rows_count_reg_427_reg[20]_i_1_n_4 ,\output_rows_count_reg_427_reg[20]_i_1_n_5 ,\output_rows_count_reg_427_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[20]_i_1_n_7 ,\output_rows_count_reg_427_reg[20]_i_1_n_8 ,\output_rows_count_reg_427_reg[20]_i_1_n_9 ,\output_rows_count_reg_427_reg[20]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[23:20]));
  FDRE \output_rows_count_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[21]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[22]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[23]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[24]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[24]_i_1 
       (.CI(\output_rows_count_reg_427_reg[20]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[24]_i_1_n_3 ,\output_rows_count_reg_427_reg[24]_i_1_n_4 ,\output_rows_count_reg_427_reg[24]_i_1_n_5 ,\output_rows_count_reg_427_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[24]_i_1_n_7 ,\output_rows_count_reg_427_reg[24]_i_1_n_8 ,\output_rows_count_reg_427_reg[24]_i_1_n_9 ,\output_rows_count_reg_427_reg[24]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[27:24]));
  FDRE \output_rows_count_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[25]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[26]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[27]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[28]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[28]_i_1 
       (.CI(\output_rows_count_reg_427_reg[24]_i_1_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[28]_i_1_CO_UNCONNECTED [3],\output_rows_count_reg_427_reg[28]_i_1_n_4 ,\output_rows_count_reg_427_reg[28]_i_1_n_5 ,\output_rows_count_reg_427_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[28]_i_1_n_7 ,\output_rows_count_reg_427_reg[28]_i_1_n_8 ,\output_rows_count_reg_427_reg[28]_i_1_n_9 ,\output_rows_count_reg_427_reg[28]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[31:28]));
  FDRE \output_rows_count_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[29]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_8 ),
        .Q(output_rows_count_reg_427_reg[2]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[30]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[31]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_7 ),
        .Q(output_rows_count_reg_427_reg[3]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[4]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[4]_i_1 
       (.CI(\output_rows_count_reg_427_reg[0]_i_2_n_3 ),
        .CO({\output_rows_count_reg_427_reg[4]_i_1_n_3 ,\output_rows_count_reg_427_reg[4]_i_1_n_4 ,\output_rows_count_reg_427_reg[4]_i_1_n_5 ,\output_rows_count_reg_427_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[4]_i_1_n_7 ,\output_rows_count_reg_427_reg[4]_i_1_n_8 ,\output_rows_count_reg_427_reg[4]_i_1_n_9 ,\output_rows_count_reg_427_reg[4]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[7:4]));
  FDRE \output_rows_count_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[5]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[6]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[7]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[8]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[8]_i_1 
       (.CI(\output_rows_count_reg_427_reg[4]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[8]_i_1_n_3 ,\output_rows_count_reg_427_reg[8]_i_1_n_4 ,\output_rows_count_reg_427_reg[8]_i_1_n_5 ,\output_rows_count_reg_427_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[8]_i_1_n_7 ,\output_rows_count_reg_427_reg[8]_i_1_n_8 ,\output_rows_count_reg_427_reg[8]_i_1_n_9 ,\output_rows_count_reg_427_reg[8]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[11:8]));
  FDRE \output_rows_count_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[9]),
        .R(i_1_reg_404));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_Result_s_reg_1917[0]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[41]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\p_Result_s_reg_1917[0]_i_1_n_3 ));
  FDRE \p_Result_s_reg_1917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\p_Result_s_reg_1917[0]_i_1_n_3 ),
        .Q(p_Result_s_reg_1917),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[0]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[1]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[2]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[3]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[4]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[5]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[6]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[7]_i_2 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[7]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[0]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[1]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[2]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[3]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[4]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[5]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[6]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[7]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[0]),
        .Q(p_Val2_s_reg_2082[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[1]),
        .Q(p_Val2_s_reg_2082[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[2]),
        .Q(p_Val2_s_reg_2082[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[3]),
        .Q(p_Val2_s_reg_2082[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[4]),
        .Q(p_Val2_s_reg_2082[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[5]),
        .Q(p_Val2_s_reg_2082[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[6]),
        .Q(p_Val2_s_reg_2082[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[7]),
        .Q(p_Val2_s_reg_2082[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    ram0_reg_i_10
       (.I0(ram0_reg_i_30_n_3),
        .I1(ret_V_17_reg_1990[5]),
        .I2(ret_V_17_reg_1990[6]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[6]));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_11
       (.I0(ram0_reg_i_30_n_3),
        .I1(ret_V_17_reg_1990[5]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram0_reg_i_12
       (.I0(ret_V_17_reg_1990[2]),
        .I1(not_cmp_i_i176_reg_1996),
        .I2(ret_V_17_reg_1990[0]),
        .I3(ret_V_17_reg_1990[1]),
        .I4(ret_V_17_reg_1990[3]),
        .I5(ret_V_17_reg_1990[4]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram0_reg_i_13
       (.I0(ret_V_17_reg_1990[1]),
        .I1(ret_V_17_reg_1990[0]),
        .I2(not_cmp_i_i176_reg_1996),
        .I3(ret_V_17_reg_1990[2]),
        .I4(ret_V_17_reg_1990[3]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram0_reg_i_14
       (.I0(not_cmp_i_i176_reg_1996),
        .I1(ret_V_17_reg_1990[0]),
        .I2(ret_V_17_reg_1990[1]),
        .I3(ret_V_17_reg_1990[2]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[2]));
  LUT3 #(
    .INIT(8'h78)) 
    ram0_reg_i_15
       (.I0(ret_V_17_reg_1990[0]),
        .I1(not_cmp_i_i176_reg_1996),
        .I2(ret_V_17_reg_1990[1]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_16
       (.I0(ret_V_17_reg_1990[0]),
        .I1(not_cmp_i_i176_reg_1996),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_i_30
       (.I0(ret_V_17_reg_1990[4]),
        .I1(ret_V_17_reg_1990[2]),
        .I2(not_cmp_i_i176_reg_1996),
        .I3(ret_V_17_reg_1990[0]),
        .I4(ret_V_17_reg_1990[1]),
        .I5(ret_V_17_reg_1990[3]),
        .O(ram0_reg_i_30_n_3));
  LUT5 #(
    .INIT(32'h00004000)) 
    \read_pixel_fu_162[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(and_ln406_reg_1947_pp1_iter6_reg),
        .I3(cmp89_reg_1874),
        .I4(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .O(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out));
  FDRE \read_pixel_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [0]),
        .Q(\read_pixel_fu_162_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [1]),
        .Q(\read_pixel_fu_162_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [2]),
        .Q(\read_pixel_fu_162_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [3]),
        .Q(\read_pixel_fu_162_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [4]),
        .Q(\read_pixel_fu_162_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [5]),
        .Q(\read_pixel_fu_162_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [6]),
        .Q(\read_pixel_fu_162_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [7]),
        .Q(\read_pixel_fu_162_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h50C0)) 
    \read_rows_count_reg_439[0]_i_1 
       (.I0(read_rows_count_reg_439[0]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[10]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[10]),
        .I1(Q[10]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[11]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[11]),
        .I1(Q[11]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[11]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[12]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[12]),
        .I1(Q[12]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[12]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[13]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[13]),
        .I1(Q[13]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[13]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[14]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[14]),
        .I1(Q[14]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[14]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[15]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[15]),
        .I1(Q[15]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[15]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[16]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[16]),
        .I1(Q[16]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[16]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[17]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[17]),
        .I1(Q[17]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[17]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[18]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[18]),
        .I1(Q[18]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[18]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[19]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[19]),
        .I1(Q[19]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[19]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \read_rows_count_reg_439[1]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(Q[1]),
        .I2(cmp89_reg_1874),
        .I3(read_rows_count_1_fu_1590_p2[1]),
        .O(p_1_in__0[1]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[20]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[20]),
        .I1(Q[20]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[20]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[21]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[21]),
        .I1(Q[21]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[21]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[22]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[22]),
        .I1(Q[22]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[22]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[23]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[23]),
        .I1(Q[23]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[23]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[24]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[24]),
        .I1(Q[24]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[24]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[25]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[25]),
        .I1(Q[25]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[25]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[26]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[26]),
        .I1(Q[26]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[26]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[27]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[27]),
        .I1(Q[27]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[27]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[28]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[28]),
        .I1(Q[28]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[28]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[29]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[29]),
        .I1(Q[29]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[29]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[2]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[2]),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[30]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[30]),
        .I1(Q[30]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[30]));
  LUT4 #(
    .INIT(16'h7F70)) 
    \read_rows_count_reg_439[31]_i_1 
       (.I0(icmp_ln882_fu_1565_p2),
        .I1(cmp89_reg_1874),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state7),
        .O(\read_rows_count_reg_439[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_10 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\read_rows_count_reg_439[31]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_11 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .O(\read_rows_count_reg_439[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_12 
       (.I0(op2_assign_reg_1881[27]),
        .I1(op2_assign_reg_1881[26]),
        .O(\read_rows_count_reg_439[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_13 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .O(\read_rows_count_reg_439[31]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_15 
       (.I0(op2_assign_reg_1881[23]),
        .I1(op2_assign_reg_1881[22]),
        .O(\read_rows_count_reg_439[31]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_16 
       (.I0(op2_assign_reg_1881[20]),
        .I1(op2_assign_reg_1881[21]),
        .O(\read_rows_count_reg_439[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_17 
       (.I0(op2_assign_reg_1881[19]),
        .I1(op2_assign_reg_1881[18]),
        .O(\read_rows_count_reg_439[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF407F0000)) 
    \read_rows_count_reg_439[31]_i_18 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .I4(op2_assign_reg_1881[16]),
        .I5(op2_assign_reg_1881[17]),
        .O(\read_rows_count_reg_439[31]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_19 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .O(\read_rows_count_reg_439[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[31]_i_2 
       (.I0(read_rows_count_1_fu_1590_p2[31]),
        .I1(Q[31]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_20 
       (.I0(op2_assign_reg_1881[21]),
        .I1(op2_assign_reg_1881[20]),
        .O(\read_rows_count_reg_439[31]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_21 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .O(\read_rows_count_reg_439[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0000BF800000407F)) 
    \read_rows_count_reg_439[31]_i_22 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .I4(op2_assign_reg_1881[17]),
        .I5(op2_assign_reg_1881[16]),
        .O(\read_rows_count_reg_439[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_24 
       (.I0(op2_assign_reg_1881[14]),
        .I1(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[15]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[15]),
        .I5(op2_assign_reg_1881[15]),
        .O(\read_rows_count_reg_439[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_25 
       (.I0(op2_assign_reg_1881[12]),
        .I1(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[13]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[13]),
        .I5(op2_assign_reg_1881[13]),
        .O(\read_rows_count_reg_439[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_26 
       (.I0(op2_assign_reg_1881[10]),
        .I1(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[11]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[11]),
        .I5(op2_assign_reg_1881[11]),
        .O(\read_rows_count_reg_439[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_27 
       (.I0(op2_assign_reg_1881[8]),
        .I1(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[9]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[9]),
        .I5(op2_assign_reg_1881[9]),
        .O(\read_rows_count_reg_439[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_28 
       (.I0(nextYScale_V_fu_166[15]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[15]),
        .I3(op2_assign_reg_1881[15]),
        .I4(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[14]),
        .O(\read_rows_count_reg_439[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_29 
       (.I0(nextYScale_V_fu_166[13]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[13]),
        .I3(op2_assign_reg_1881[13]),
        .I4(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[12]),
        .O(\read_rows_count_reg_439[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_30 
       (.I0(nextYScale_V_fu_166[11]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[11]),
        .I3(op2_assign_reg_1881[11]),
        .I4(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[10]),
        .O(\read_rows_count_reg_439[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_31 
       (.I0(nextYScale_V_fu_166[9]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[9]),
        .I3(op2_assign_reg_1881[9]),
        .I4(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[8]),
        .O(\read_rows_count_reg_439[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_32 
       (.I0(op2_assign_reg_1881[6]),
        .I1(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[7]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[7]),
        .I5(op2_assign_reg_1881[7]),
        .O(\read_rows_count_reg_439[31]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_33 
       (.I0(op2_assign_reg_1881[4]),
        .I1(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[5]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[5]),
        .I5(op2_assign_reg_1881[5]),
        .O(\read_rows_count_reg_439[31]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_34 
       (.I0(op2_assign_reg_1881[2]),
        .I1(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[3]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[3]),
        .I5(op2_assign_reg_1881[3]),
        .O(\read_rows_count_reg_439[31]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_35 
       (.I0(op2_assign_reg_1881[0]),
        .I1(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[1]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[1]),
        .I5(op2_assign_reg_1881[1]),
        .O(\read_rows_count_reg_439[31]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_36 
       (.I0(nextYScale_V_fu_166[7]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[7]),
        .I3(op2_assign_reg_1881[7]),
        .I4(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[6]),
        .O(\read_rows_count_reg_439[31]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_37 
       (.I0(nextYScale_V_fu_166[5]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[5]),
        .I3(op2_assign_reg_1881[5]),
        .I4(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[4]),
        .O(\read_rows_count_reg_439[31]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_38 
       (.I0(nextYScale_V_fu_166[3]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[3]),
        .I3(op2_assign_reg_1881[3]),
        .I4(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[2]),
        .O(\read_rows_count_reg_439[31]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_39 
       (.I0(nextYScale_V_fu_166[1]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[1]),
        .I3(op2_assign_reg_1881[1]),
        .I4(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[0]),
        .O(\read_rows_count_reg_439[31]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_rows_count_reg_439[31]_i_6 
       (.I0(op2_assign_reg_1881[30]),
        .I1(op2_assign_reg_1881[31]),
        .O(\read_rows_count_reg_439[31]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_7 
       (.I0(op2_assign_reg_1881[29]),
        .I1(op2_assign_reg_1881[28]),
        .O(\read_rows_count_reg_439[31]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_8 
       (.I0(op2_assign_reg_1881[26]),
        .I1(op2_assign_reg_1881[27]),
        .O(\read_rows_count_reg_439[31]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_9 
       (.I0(op2_assign_reg_1881[25]),
        .I1(op2_assign_reg_1881[24]),
        .O(\read_rows_count_reg_439[31]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[3]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[3]),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[4]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[4]),
        .I1(Q[4]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[5]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[5]),
        .I1(Q[5]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[6]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[6]),
        .I1(Q[6]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[6]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[7]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[7]),
        .I1(Q[7]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[8]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[8]),
        .I1(Q[8]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[8]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[9]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[9]),
        .I1(Q[9]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[9]));
  FDRE \read_rows_count_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[0]),
        .Q(read_rows_count_reg_439[0]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[10]),
        .Q(read_rows_count_reg_439[10]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[11]),
        .Q(read_rows_count_reg_439[11]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[12]),
        .Q(read_rows_count_reg_439[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[12]_i_2 
       (.CI(\read_rows_count_reg_439_reg[8]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[12]_i_2_n_3 ,\read_rows_count_reg_439_reg[12]_i_2_n_4 ,\read_rows_count_reg_439_reg[12]_i_2_n_5 ,\read_rows_count_reg_439_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[12:9]),
        .S(read_rows_count_reg_439[12:9]));
  FDRE \read_rows_count_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[13]),
        .Q(read_rows_count_reg_439[13]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[14]),
        .Q(read_rows_count_reg_439[14]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[15]),
        .Q(read_rows_count_reg_439[15]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[16] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[16]),
        .Q(read_rows_count_reg_439[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[16]_i_2 
       (.CI(\read_rows_count_reg_439_reg[12]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[16]_i_2_n_3 ,\read_rows_count_reg_439_reg[16]_i_2_n_4 ,\read_rows_count_reg_439_reg[16]_i_2_n_5 ,\read_rows_count_reg_439_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[16:13]),
        .S(read_rows_count_reg_439[16:13]));
  FDRE \read_rows_count_reg_439_reg[17] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[17]),
        .Q(read_rows_count_reg_439[17]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[18] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[18]),
        .Q(read_rows_count_reg_439[18]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[19] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[19]),
        .Q(read_rows_count_reg_439[19]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[1]),
        .Q(read_rows_count_reg_439[1]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[20] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[20]),
        .Q(read_rows_count_reg_439[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[20]_i_2 
       (.CI(\read_rows_count_reg_439_reg[16]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[20]_i_2_n_3 ,\read_rows_count_reg_439_reg[20]_i_2_n_4 ,\read_rows_count_reg_439_reg[20]_i_2_n_5 ,\read_rows_count_reg_439_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[20:17]),
        .S(read_rows_count_reg_439[20:17]));
  FDRE \read_rows_count_reg_439_reg[21] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[21]),
        .Q(read_rows_count_reg_439[21]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[22] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[22]),
        .Q(read_rows_count_reg_439[22]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[23] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[23]),
        .Q(read_rows_count_reg_439[23]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[24] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[24]),
        .Q(read_rows_count_reg_439[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[24]_i_2 
       (.CI(\read_rows_count_reg_439_reg[20]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[24]_i_2_n_3 ,\read_rows_count_reg_439_reg[24]_i_2_n_4 ,\read_rows_count_reg_439_reg[24]_i_2_n_5 ,\read_rows_count_reg_439_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[24:21]),
        .S(read_rows_count_reg_439[24:21]));
  FDRE \read_rows_count_reg_439_reg[25] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[25]),
        .Q(read_rows_count_reg_439[25]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[26] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[26]),
        .Q(read_rows_count_reg_439[26]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[27] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[27]),
        .Q(read_rows_count_reg_439[27]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[28] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[28]),
        .Q(read_rows_count_reg_439[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[28]_i_2 
       (.CI(\read_rows_count_reg_439_reg[24]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[28]_i_2_n_3 ,\read_rows_count_reg_439_reg[28]_i_2_n_4 ,\read_rows_count_reg_439_reg[28]_i_2_n_5 ,\read_rows_count_reg_439_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[28:25]),
        .S(read_rows_count_reg_439[28:25]));
  FDRE \read_rows_count_reg_439_reg[29] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[29]),
        .Q(read_rows_count_reg_439[29]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[2]),
        .Q(read_rows_count_reg_439[2]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[30] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[30]),
        .Q(read_rows_count_reg_439[30]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[31] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[31]),
        .Q(read_rows_count_reg_439[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_14 
       (.CI(\read_rows_count_reg_439_reg[31]_i_23_n_3 ),
        .CO({\read_rows_count_reg_439_reg[31]_i_14_n_3 ,\read_rows_count_reg_439_reg[31]_i_14_n_4 ,\read_rows_count_reg_439_reg[31]_i_14_n_5 ,\read_rows_count_reg_439_reg[31]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_24_n_3 ,\read_rows_count_reg_439[31]_i_25_n_3 ,\read_rows_count_reg_439[31]_i_26_n_3 ,\read_rows_count_reg_439[31]_i_27_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_28_n_3 ,\read_rows_count_reg_439[31]_i_29_n_3 ,\read_rows_count_reg_439[31]_i_30_n_3 ,\read_rows_count_reg_439[31]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_23 
       (.CI(1'b0),
        .CO({\read_rows_count_reg_439_reg[31]_i_23_n_3 ,\read_rows_count_reg_439_reg[31]_i_23_n_4 ,\read_rows_count_reg_439_reg[31]_i_23_n_5 ,\read_rows_count_reg_439_reg[31]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_32_n_3 ,\read_rows_count_reg_439[31]_i_33_n_3 ,\read_rows_count_reg_439[31]_i_34_n_3 ,\read_rows_count_reg_439[31]_i_35_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_36_n_3 ,\read_rows_count_reg_439[31]_i_37_n_3 ,\read_rows_count_reg_439[31]_i_38_n_3 ,\read_rows_count_reg_439[31]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_3 
       (.CI(\read_rows_count_reg_439_reg[31]_i_5_n_3 ),
        .CO({icmp_ln882_fu_1565_p2,\read_rows_count_reg_439_reg[31]_i_3_n_4 ,\read_rows_count_reg_439_reg[31]_i_3_n_5 ,\read_rows_count_reg_439_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_6_n_3 ,\read_rows_count_reg_439[31]_i_7_n_3 ,\read_rows_count_reg_439[31]_i_8_n_3 ,\read_rows_count_reg_439[31]_i_9_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_10_n_3 ,\read_rows_count_reg_439[31]_i_11_n_3 ,\read_rows_count_reg_439[31]_i_12_n_3 ,\read_rows_count_reg_439[31]_i_13_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_4 
       (.CI(\read_rows_count_reg_439_reg[28]_i_2_n_3 ),
        .CO({\NLW_read_rows_count_reg_439_reg[31]_i_4_CO_UNCONNECTED [3:2],\read_rows_count_reg_439_reg[31]_i_4_n_5 ,\read_rows_count_reg_439_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_read_rows_count_reg_439_reg[31]_i_4_O_UNCONNECTED [3],read_rows_count_1_fu_1590_p2[31:29]}),
        .S({1'b0,read_rows_count_reg_439[31:29]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_5 
       (.CI(\read_rows_count_reg_439_reg[31]_i_14_n_3 ),
        .CO({\read_rows_count_reg_439_reg[31]_i_5_n_3 ,\read_rows_count_reg_439_reg[31]_i_5_n_4 ,\read_rows_count_reg_439_reg[31]_i_5_n_5 ,\read_rows_count_reg_439_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_15_n_3 ,\read_rows_count_reg_439[31]_i_16_n_3 ,\read_rows_count_reg_439[31]_i_17_n_3 ,\read_rows_count_reg_439[31]_i_18_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_19_n_3 ,\read_rows_count_reg_439[31]_i_20_n_3 ,\read_rows_count_reg_439[31]_i_21_n_3 ,\read_rows_count_reg_439[31]_i_22_n_3 }));
  FDRE \read_rows_count_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[3]),
        .Q(read_rows_count_reg_439[3]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[4]),
        .Q(read_rows_count_reg_439[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\read_rows_count_reg_439_reg[4]_i_2_n_3 ,\read_rows_count_reg_439_reg[4]_i_2_n_4 ,\read_rows_count_reg_439_reg[4]_i_2_n_5 ,\read_rows_count_reg_439_reg[4]_i_2_n_6 }),
        .CYINIT(read_rows_count_reg_439[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[4:1]),
        .S(read_rows_count_reg_439[4:1]));
  FDRE \read_rows_count_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[5]),
        .Q(read_rows_count_reg_439[5]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[6]),
        .Q(read_rows_count_reg_439[6]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[7]),
        .Q(read_rows_count_reg_439[7]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[8]),
        .Q(read_rows_count_reg_439[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[8]_i_2 
       (.CI(\read_rows_count_reg_439_reg[4]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[8]_i_2_n_3 ,\read_rows_count_reg_439_reg[8]_i_2_n_4 ,\read_rows_count_reg_439_reg[8]_i_2_n_5 ,\read_rows_count_reg_439_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[8:5]),
        .S(read_rows_count_reg_439[8:5]));
  FDRE \read_rows_count_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[9]),
        .Q(read_rows_count_reg_439[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF04)) 
    \reg_606[41]_i_1 
       (.I0(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(ap_block_pp1_stage0_11001),
        .I3(ap_CS_fsm_state15),
        .O(reg_6060));
  FDRE \reg_606_reg[0] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[0]),
        .Q(reg_606[0]),
        .R(1'b0));
  FDRE \reg_606_reg[10] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[10]),
        .Q(reg_606[10]),
        .R(1'b0));
  FDRE \reg_606_reg[11] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[11]),
        .Q(reg_606[11]),
        .R(1'b0));
  FDRE \reg_606_reg[12] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[12]),
        .Q(reg_606[12]),
        .R(1'b0));
  FDRE \reg_606_reg[13] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[13]),
        .Q(reg_606[13]),
        .R(1'b0));
  FDRE \reg_606_reg[14] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[14]),
        .Q(reg_606[14]),
        .R(1'b0));
  FDRE \reg_606_reg[15] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[15]),
        .Q(reg_606[15]),
        .R(1'b0));
  FDRE \reg_606_reg[16] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[16]),
        .Q(reg_606[16]),
        .R(1'b0));
  FDRE \reg_606_reg[17] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[17]),
        .Q(reg_606[17]),
        .R(1'b0));
  FDRE \reg_606_reg[18] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[18]),
        .Q(reg_606[18]),
        .R(1'b0));
  FDRE \reg_606_reg[19] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[19]),
        .Q(reg_606[19]),
        .R(1'b0));
  FDRE \reg_606_reg[1] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[1]),
        .Q(reg_606[1]),
        .R(1'b0));
  FDRE \reg_606_reg[20] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[20]),
        .Q(reg_606[20]),
        .R(1'b0));
  FDRE \reg_606_reg[21] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[21]),
        .Q(reg_606[21]),
        .R(1'b0));
  FDRE \reg_606_reg[22] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[22]),
        .Q(reg_606[22]),
        .R(1'b0));
  FDRE \reg_606_reg[23] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[23]),
        .Q(reg_606[23]),
        .R(1'b0));
  FDRE \reg_606_reg[24] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[24]),
        .Q(reg_606[24]),
        .R(1'b0));
  FDRE \reg_606_reg[25] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[25]),
        .Q(reg_606[25]),
        .R(1'b0));
  FDRE \reg_606_reg[26] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[26]),
        .Q(reg_606[26]),
        .R(1'b0));
  FDRE \reg_606_reg[27] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[27]),
        .Q(reg_606[27]),
        .R(1'b0));
  FDRE \reg_606_reg[28] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[28]),
        .Q(reg_606[28]),
        .R(1'b0));
  FDRE \reg_606_reg[29] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[29]),
        .Q(reg_606[29]),
        .R(1'b0));
  FDRE \reg_606_reg[2] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[2]),
        .Q(reg_606[2]),
        .R(1'b0));
  FDRE \reg_606_reg[30] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[30]),
        .Q(reg_606[30]),
        .R(1'b0));
  FDRE \reg_606_reg[31] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[31]),
        .Q(reg_606[31]),
        .R(1'b0));
  FDRE \reg_606_reg[32] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[32]),
        .Q(reg_606[32]),
        .R(1'b0));
  FDRE \reg_606_reg[33] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[33]),
        .Q(reg_606[33]),
        .R(1'b0));
  FDRE \reg_606_reg[34] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[34]),
        .Q(reg_606[34]),
        .R(1'b0));
  FDRE \reg_606_reg[35] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[35]),
        .Q(reg_606[35]),
        .R(1'b0));
  FDRE \reg_606_reg[36] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[36]),
        .Q(reg_606[36]),
        .R(1'b0));
  FDRE \reg_606_reg[37] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[37]),
        .Q(reg_606[37]),
        .R(1'b0));
  FDRE \reg_606_reg[38] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[38]),
        .Q(reg_606[38]),
        .R(1'b0));
  FDRE \reg_606_reg[39] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[39]),
        .Q(reg_606[39]),
        .R(1'b0));
  FDRE \reg_606_reg[3] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[3]),
        .Q(reg_606[3]),
        .R(1'b0));
  FDRE \reg_606_reg[40] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[40]),
        .Q(reg_606[40]),
        .R(1'b0));
  FDRE \reg_606_reg[41] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[41]),
        .Q(reg_606[41]),
        .R(1'b0));
  FDRE \reg_606_reg[4] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[4]),
        .Q(reg_606[4]),
        .R(1'b0));
  FDRE \reg_606_reg[5] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[5]),
        .Q(reg_606[5]),
        .R(1'b0));
  FDRE \reg_606_reg[6] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[6]),
        .Q(reg_606[6]),
        .R(1'b0));
  FDRE \reg_606_reg[7] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[7]),
        .Q(reg_606[7]),
        .R(1'b0));
  FDRE \reg_606_reg[8] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[8]),
        .Q(reg_606[8]),
        .R(1'b0));
  FDRE \reg_606_reg[9] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[9]),
        .Q(reg_606[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[3]_i_10 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hEEEEEE8E)) 
    \ret_9_reg_2087[3]_i_2 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I1(\ret_9_reg_2087[3]_i_9_n_3 ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h10515110)) 
    \ret_9_reg_2087[3]_i_3 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .O(\ret_9_reg_2087[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF9669)) 
    \ret_9_reg_2087[3]_i_4 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[3]_i_5 
       (.I0(\ret_9_reg_2087[3]_i_2_n_3 ),
        .I1(\ret_9_reg_2087[3]_i_10_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I3(\ret_9_reg_2087[7]_i_13_n_3 ),
        .O(\ret_9_reg_2087[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669696969)) 
    \ret_9_reg_2087[3]_i_6 
       (.I0(\ret_9_reg_2087[3]_i_3_n_3 ),
        .I1(\ret_9_reg_2087[3]_i_9_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I3(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I5(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .O(\ret_9_reg_2087[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h99999999A555AAA5)) 
    \ret_9_reg_2087[3]_i_7 
       (.I0(\ret_9_reg_2087[3]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I5(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h14414114)) 
    \ret_9_reg_2087[3]_i_8 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .O(\ret_9_reg_2087[3]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[3]_i_9 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_10 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .O(\ret_9_reg_2087[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_11 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .O(\ret_9_reg_2087[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_12 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .O(\ret_9_reg_2087[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_13 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .O(\ret_9_reg_2087[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_14 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_15 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_16 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_17 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_2 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I5(\ret_9_reg_2087[7]_i_10_n_3 ),
        .O(\ret_9_reg_2087[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_3 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I5(\ret_9_reg_2087[7]_i_11_n_3 ),
        .O(\ret_9_reg_2087[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_4 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I5(\ret_9_reg_2087[7]_i_12_n_3 ),
        .O(\ret_9_reg_2087[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_5 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I5(\ret_9_reg_2087[7]_i_13_n_3 ),
        .O(\ret_9_reg_2087[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_6 
       (.I0(\ret_9_reg_2087[7]_i_2_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_14_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I3(\ret_9_reg_2087[9]_i_4_n_3 ),
        .O(\ret_9_reg_2087[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_7 
       (.I0(\ret_9_reg_2087[7]_i_3_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_15_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I3(\ret_9_reg_2087[7]_i_10_n_3 ),
        .O(\ret_9_reg_2087[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_8 
       (.I0(\ret_9_reg_2087[7]_i_4_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_16_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I3(\ret_9_reg_2087[7]_i_11_n_3 ),
        .O(\ret_9_reg_2087[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_9 
       (.I0(\ret_9_reg_2087[7]_i_5_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_17_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I3(\ret_9_reg_2087[7]_i_12_n_3 ),
        .O(\ret_9_reg_2087[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[9]_i_2 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I5(\ret_9_reg_2087[9]_i_4_n_3 ),
        .O(\ret_9_reg_2087[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE7718EE7)) 
    \ret_9_reg_2087[9]_i_3 
       (.I0(\ret_9_reg_2087[9]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I5(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[9]_i_4 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .O(\ret_9_reg_2087[9]_i_4_n_3 ));
  FDRE \ret_9_reg_2087_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[0]),
        .Q(ret_9_reg_2087[0]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[1]),
        .Q(ret_9_reg_2087[1]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[2]),
        .Q(ret_9_reg_2087[2]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[3]),
        .Q(ret_9_reg_2087[3]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_9_reg_2087_reg[3]_i_1_n_3 ,\ret_9_reg_2087_reg[3]_i_1_n_4 ,\ret_9_reg_2087_reg[3]_i_1_n_5 ,\ret_9_reg_2087_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ret_9_reg_2087[3]_i_2_n_3 ,\ret_9_reg_2087[3]_i_3_n_3 ,\ret_9_reg_2087[3]_i_4_n_3 ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] }),
        .O(ret_9_fu_1381_p2[3:0]),
        .S({\ret_9_reg_2087[3]_i_5_n_3 ,\ret_9_reg_2087[3]_i_6_n_3 ,\ret_9_reg_2087[3]_i_7_n_3 ,\ret_9_reg_2087[3]_i_8_n_3 }));
  FDRE \ret_9_reg_2087_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[4]),
        .Q(ret_9_reg_2087[4]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[5]),
        .Q(ret_9_reg_2087[5]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[6]),
        .Q(ret_9_reg_2087[6]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[7]),
        .Q(ret_9_reg_2087[7]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[7]_i_1 
       (.CI(\ret_9_reg_2087_reg[3]_i_1_n_3 ),
        .CO({\ret_9_reg_2087_reg[7]_i_1_n_3 ,\ret_9_reg_2087_reg[7]_i_1_n_4 ,\ret_9_reg_2087_reg[7]_i_1_n_5 ,\ret_9_reg_2087_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ret_9_reg_2087[7]_i_2_n_3 ,\ret_9_reg_2087[7]_i_3_n_3 ,\ret_9_reg_2087[7]_i_4_n_3 ,\ret_9_reg_2087[7]_i_5_n_3 }),
        .O(ret_9_fu_1381_p2[7:4]),
        .S({\ret_9_reg_2087[7]_i_6_n_3 ,\ret_9_reg_2087[7]_i_7_n_3 ,\ret_9_reg_2087[7]_i_8_n_3 ,\ret_9_reg_2087[7]_i_9_n_3 }));
  FDRE \ret_9_reg_2087_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[8]),
        .Q(ret_9_reg_2087[8]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[9]),
        .Q(ret_9_reg_2087[9]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[9]_i_1 
       (.CI(\ret_9_reg_2087_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_9_reg_2087_reg[9]_i_1_CO_UNCONNECTED [3:1],\ret_9_reg_2087_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ret_9_reg_2087[9]_i_2_n_3 }),
        .O({\NLW_ret_9_reg_2087_reg[9]_i_1_O_UNCONNECTED [3:2],ret_9_fu_1381_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\ret_9_reg_2087[9]_i_3_n_3 }));
  FDRE \ret_V_11_reg_2137_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(mac_muladd_12ns_10s_22s_23_4_1_U83_n_6),
        .Q(p_1_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_3 
       (.I0(reg_606[31]),
        .I1(rhs_cast_reg_1820[31]),
        .O(\ret_V_15_reg_1927[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_4 
       (.I0(reg_606[30]),
        .I1(rhs_cast_reg_1820[30]),
        .O(\ret_V_15_reg_1927[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_5 
       (.I0(reg_606[29]),
        .I1(rhs_cast_reg_1820[29]),
        .O(\ret_V_15_reg_1927[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_6 
       (.I0(reg_606[28]),
        .I1(rhs_cast_reg_1820[28]),
        .O(\ret_V_15_reg_1927[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_3 
       (.I0(reg_606[35]),
        .I1(rhs_cast_reg_1820[35]),
        .O(\ret_V_15_reg_1927[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_4 
       (.I0(reg_606[34]),
        .I1(rhs_cast_reg_1820[34]),
        .O(\ret_V_15_reg_1927[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_5 
       (.I0(reg_606[33]),
        .I1(rhs_cast_reg_1820[33]),
        .O(\ret_V_15_reg_1927[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_6 
       (.I0(reg_606[32]),
        .I1(rhs_cast_reg_1820[32]),
        .O(\ret_V_15_reg_1927[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[16]_i_3 
       (.I0(reg_606[37]),
        .I1(rhs_cast_reg_1820[37]),
        .O(\ret_V_15_reg_1927[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[16]_i_4 
       (.I0(reg_606[36]),
        .I1(rhs_cast_reg_1820[36]),
        .O(\ret_V_15_reg_1927[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_11 
       (.I0(reg_606[19]),
        .I1(rhs_cast_reg_1820[19]),
        .O(\ret_V_15_reg_1927[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_12 
       (.I0(reg_606[18]),
        .I1(rhs_cast_reg_1820[18]),
        .O(\ret_V_15_reg_1927[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_13 
       (.I0(reg_606[17]),
        .I1(rhs_cast_reg_1820[17]),
        .O(\ret_V_15_reg_1927[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_14 
       (.I0(reg_606[16]),
        .I1(rhs_cast_reg_1820[16]),
        .O(\ret_V_15_reg_1927[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_16 
       (.I0(reg_606[15]),
        .I1(rhs_cast_reg_1820[15]),
        .O(\ret_V_15_reg_1927[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_17 
       (.I0(reg_606[14]),
        .I1(rhs_cast_reg_1820[14]),
        .O(\ret_V_15_reg_1927[3]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_18 
       (.I0(reg_606[13]),
        .I1(rhs_cast_reg_1820[13]),
        .O(\ret_V_15_reg_1927[3]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_19 
       (.I0(reg_606[12]),
        .I1(rhs_cast_reg_1820[12]),
        .O(\ret_V_15_reg_1927[3]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_21 
       (.I0(reg_606[11]),
        .I1(rhs_cast_reg_1820[11]),
        .O(\ret_V_15_reg_1927[3]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_22 
       (.I0(reg_606[10]),
        .I1(rhs_cast_reg_1820[10]),
        .O(\ret_V_15_reg_1927[3]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_23 
       (.I0(reg_606[9]),
        .I1(rhs_cast_reg_1820[9]),
        .O(\ret_V_15_reg_1927[3]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_24 
       (.I0(reg_606[8]),
        .I1(rhs_cast_reg_1820[8]),
        .O(\ret_V_15_reg_1927[3]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_26 
       (.I0(reg_606[7]),
        .I1(rhs_cast_reg_1820[7]),
        .O(\ret_V_15_reg_1927[3]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_27 
       (.I0(reg_606[6]),
        .I1(rhs_cast_reg_1820[6]),
        .O(\ret_V_15_reg_1927[3]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_28 
       (.I0(reg_606[5]),
        .I1(rhs_cast_reg_1820[5]),
        .O(\ret_V_15_reg_1927[3]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_29 
       (.I0(reg_606[4]),
        .I1(rhs_cast_reg_1820[4]),
        .O(\ret_V_15_reg_1927[3]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \ret_V_15_reg_1927[3]_i_3 
       (.I0(ret_V_cast_fu_955_p4[0]),
        .I1(\ret_V_15_reg_1927_reg[3]_i_9_n_5 ),
        .I2(icmp_ln851_reg_1906),
        .O(\ret_V_15_reg_1927[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_30 
       (.I0(reg_606[3]),
        .I1(rhs_cast_reg_1820[3]),
        .O(\ret_V_15_reg_1927[3]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_31 
       (.I0(reg_606[2]),
        .I1(rhs_cast_reg_1820[2]),
        .O(\ret_V_15_reg_1927[3]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_32 
       (.I0(reg_606[1]),
        .I1(rhs_cast_reg_1820[1]),
        .O(\ret_V_15_reg_1927[3]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_33 
       (.I0(reg_606[0]),
        .I1(rhs_cast_reg_1820[0]),
        .O(\ret_V_15_reg_1927[3]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_5 
       (.I0(reg_606[23]),
        .I1(rhs_cast_reg_1820[23]),
        .O(\ret_V_15_reg_1927[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_6 
       (.I0(reg_606[22]),
        .I1(rhs_cast_reg_1820[22]),
        .O(\ret_V_15_reg_1927[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_7 
       (.I0(reg_606[21]),
        .I1(rhs_cast_reg_1820[21]),
        .O(\ret_V_15_reg_1927[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_8 
       (.I0(reg_606[20]),
        .I1(rhs_cast_reg_1820[20]),
        .O(\ret_V_15_reg_1927[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_3 
       (.I0(reg_606[27]),
        .I1(rhs_cast_reg_1820[27]),
        .O(\ret_V_15_reg_1927[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_4 
       (.I0(reg_606[26]),
        .I1(rhs_cast_reg_1820[26]),
        .O(\ret_V_15_reg_1927[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_5 
       (.I0(reg_606[25]),
        .I1(rhs_cast_reg_1820[25]),
        .O(\ret_V_15_reg_1927[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_6 
       (.I0(reg_606[24]),
        .I1(rhs_cast_reg_1820[24]),
        .O(\ret_V_15_reg_1927[7]_i_6_n_3 ));
  FDRE \ret_V_15_reg_1927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[0]),
        .Q(ret_V_15_reg_1927[0]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[10]),
        .Q(ret_V_15_reg_1927[10]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[11]),
        .Q(ret_V_15_reg_1927[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[11]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[7]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[11]_i_1_n_3 ,\ret_V_15_reg_1927_reg[11]_i_1_n_4 ,\ret_V_15_reg_1927_reg[11]_i_1_n_5 ,\ret_V_15_reg_1927_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[11:8]),
        .S(ret_V_cast_fu_955_p4[11:8]));
  CARRY4 \ret_V_15_reg_1927_reg[11]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[7]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[11]_i_2_n_3 ,\ret_V_15_reg_1927_reg[11]_i_2_n_4 ,\ret_V_15_reg_1927_reg[11]_i_2_n_5 ,\ret_V_15_reg_1927_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[31:28]),
        .O(ret_V_cast_fu_955_p4[9:6]),
        .S({\ret_V_15_reg_1927[11]_i_3_n_3 ,\ret_V_15_reg_1927[11]_i_4_n_3 ,\ret_V_15_reg_1927[11]_i_5_n_3 ,\ret_V_15_reg_1927[11]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[12]),
        .Q(ret_V_15_reg_1927[12]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[13]),
        .Q(ret_V_15_reg_1927[13]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[14]),
        .Q(ret_V_15_reg_1927[14]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[15]),
        .Q(ret_V_15_reg_1927[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[15]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[11]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[15]_i_1_n_3 ,\ret_V_15_reg_1927_reg[15]_i_1_n_4 ,\ret_V_15_reg_1927_reg[15]_i_1_n_5 ,\ret_V_15_reg_1927_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[15:12]),
        .S(ret_V_cast_fu_955_p4[15:12]));
  CARRY4 \ret_V_15_reg_1927_reg[15]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[11]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[15]_i_2_n_3 ,\ret_V_15_reg_1927_reg[15]_i_2_n_4 ,\ret_V_15_reg_1927_reg[15]_i_2_n_5 ,\ret_V_15_reg_1927_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[35:32]),
        .O(ret_V_cast_fu_955_p4[13:10]),
        .S({\ret_V_15_reg_1927[15]_i_3_n_3 ,\ret_V_15_reg_1927[15]_i_4_n_3 ,\ret_V_15_reg_1927[15]_i_5_n_3 ,\ret_V_15_reg_1927[15]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[16]),
        .Q(ret_V_15_reg_1927[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[16]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[15]_i_1_n_3 ),
        .CO(\NLW_ret_V_15_reg_1927_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_15_reg_1927_reg[16]_i_1_O_UNCONNECTED [3:1],ret_V_15_fu_1020_p3[16]}),
        .S({1'b0,1'b0,1'b0,ret_V_cast_fu_955_p4[16]}));
  CARRY4 \ret_V_15_reg_1927_reg[16]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[15]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[16]_i_2_n_3 ,\ret_V_15_reg_1927_reg[16]_i_2_n_4 ,\ret_V_15_reg_1927_reg[16]_i_2_n_5 ,\ret_V_15_reg_1927_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[39:36]),
        .O({\NLW_ret_V_15_reg_1927_reg[16]_i_2_O_UNCONNECTED [3],ret_V_cast_fu_955_p4[16:14]}),
        .S({reg_606[39:38],\ret_V_15_reg_1927[16]_i_3_n_3 ,\ret_V_15_reg_1927[16]_i_4_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[1]),
        .Q(ret_V_15_reg_1927[1]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[2]),
        .Q(ret_V_15_reg_1927[2]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[3]),
        .Q(ret_V_15_reg_1927[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_15_reg_1927_reg[3]_i_1_n_3 ,\ret_V_15_reg_1927_reg[3]_i_1_n_4 ,\ret_V_15_reg_1927_reg[3]_i_1_n_5 ,\ret_V_15_reg_1927_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_cast_fu_955_p4[0]}),
        .O(ret_V_15_fu_1020_p3[3:0]),
        .S({ret_V_cast_fu_955_p4[3:1],\ret_V_15_reg_1927[3]_i_3_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_10 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_15_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_10_n_3 ,\ret_V_15_reg_1927_reg[3]_i_10_n_4 ,\ret_V_15_reg_1927_reg[3]_i_10_n_5 ,\ret_V_15_reg_1927_reg[3]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[15:12]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_16_n_3 ,\ret_V_15_reg_1927[3]_i_17_n_3 ,\ret_V_15_reg_1927[3]_i_18_n_3 ,\ret_V_15_reg_1927[3]_i_19_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_15 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_20_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_15_n_3 ,\ret_V_15_reg_1927_reg[3]_i_15_n_4 ,\ret_V_15_reg_1927_reg[3]_i_15_n_5 ,\ret_V_15_reg_1927_reg[3]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[11:8]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_15_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_21_n_3 ,\ret_V_15_reg_1927[3]_i_22_n_3 ,\ret_V_15_reg_1927[3]_i_23_n_3 ,\ret_V_15_reg_1927[3]_i_24_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_4_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_2_n_3 ,\ret_V_15_reg_1927_reg[3]_i_2_n_4 ,\ret_V_15_reg_1927_reg[3]_i_2_n_5 ,\ret_V_15_reg_1927_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[23:20]),
        .O({ret_V_cast_fu_955_p4[1:0],\NLW_ret_V_15_reg_1927_reg[3]_i_2_O_UNCONNECTED [1:0]}),
        .S({\ret_V_15_reg_1927[3]_i_5_n_3 ,\ret_V_15_reg_1927[3]_i_6_n_3 ,\ret_V_15_reg_1927[3]_i_7_n_3 ,\ret_V_15_reg_1927[3]_i_8_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_20 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_25_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_20_n_3 ,\ret_V_15_reg_1927_reg[3]_i_20_n_4 ,\ret_V_15_reg_1927_reg[3]_i_20_n_5 ,\ret_V_15_reg_1927_reg[3]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[7:4]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_20_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_26_n_3 ,\ret_V_15_reg_1927[3]_i_27_n_3 ,\ret_V_15_reg_1927[3]_i_28_n_3 ,\ret_V_15_reg_1927[3]_i_29_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_25 
       (.CI(1'b0),
        .CO({\ret_V_15_reg_1927_reg[3]_i_25_n_3 ,\ret_V_15_reg_1927_reg[3]_i_25_n_4 ,\ret_V_15_reg_1927_reg[3]_i_25_n_5 ,\ret_V_15_reg_1927_reg[3]_i_25_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[3:0]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_25_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_30_n_3 ,\ret_V_15_reg_1927[3]_i_31_n_3 ,\ret_V_15_reg_1927[3]_i_32_n_3 ,\ret_V_15_reg_1927[3]_i_33_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_4 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_10_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_4_n_3 ,\ret_V_15_reg_1927_reg[3]_i_4_n_4 ,\ret_V_15_reg_1927_reg[3]_i_4_n_5 ,\ret_V_15_reg_1927_reg[3]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[19:16]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_11_n_3 ,\ret_V_15_reg_1927[3]_i_12_n_3 ,\ret_V_15_reg_1927[3]_i_13_n_3 ,\ret_V_15_reg_1927[3]_i_14_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_9 
       (.CI(\ret_V_15_reg_1927_reg[16]_i_2_n_3 ),
        .CO({\NLW_ret_V_15_reg_1927_reg[3]_i_9_CO_UNCONNECTED [3:2],\ret_V_15_reg_1927_reg[3]_i_9_n_5 ,\ret_V_15_reg_1927_reg[3]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,reg_606[40]}),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,reg_606[41:40]}));
  FDRE \ret_V_15_reg_1927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[4]),
        .Q(ret_V_15_reg_1927[4]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[5]),
        .Q(ret_V_15_reg_1927[5]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[6]),
        .Q(ret_V_15_reg_1927[6]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[7]),
        .Q(ret_V_15_reg_1927[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[7]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[7]_i_1_n_3 ,\ret_V_15_reg_1927_reg[7]_i_1_n_4 ,\ret_V_15_reg_1927_reg[7]_i_1_n_5 ,\ret_V_15_reg_1927_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[7:4]),
        .S(ret_V_cast_fu_955_p4[7:4]));
  CARRY4 \ret_V_15_reg_1927_reg[7]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[7]_i_2_n_3 ,\ret_V_15_reg_1927_reg[7]_i_2_n_4 ,\ret_V_15_reg_1927_reg[7]_i_2_n_5 ,\ret_V_15_reg_1927_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[27:24]),
        .O(ret_V_cast_fu_955_p4[5:2]),
        .S({\ret_V_15_reg_1927[7]_i_3_n_3 ,\ret_V_15_reg_1927[7]_i_4_n_3 ,\ret_V_15_reg_1927[7]_i_5_n_3 ,\ret_V_15_reg_1927[7]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[8]),
        .Q(ret_V_15_reg_1927[8]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[9]),
        .Q(ret_V_15_reg_1927[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55565555AAAAAAAA)) 
    \ret_V_16_reg_1961[3]_i_2 
       (.I0(trunc_ln389_reg_1922[22]),
        .I1(trunc_ln389_reg_1922[19]),
        .I2(trunc_ln389_reg_1922[20]),
        .I3(trunc_ln389_reg_1922[21]),
        .I4(\ret_V_16_reg_1961[3]_i_3_n_3 ),
        .I5(p_Result_s_reg_1917),
        .O(\ret_V_16_reg_1961[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ret_V_16_reg_1961[3]_i_3 
       (.I0(\ret_V_16_reg_1961[3]_i_4_n_3 ),
        .I1(\ret_V_16_reg_1961[3]_i_5_n_3 ),
        .I2(\ret_V_16_reg_1961[3]_i_6_n_3 ),
        .I3(\ret_V_16_reg_1961[3]_i_7_n_3 ),
        .I4(\ret_V_16_reg_1961[3]_i_8_n_3 ),
        .I5(\ret_V_16_reg_1961[3]_i_9_n_3 ),
        .O(\ret_V_16_reg_1961[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ret_V_16_reg_1961[3]_i_4 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .I2(trunc_ln389_reg_1922[13]),
        .I3(trunc_ln389_reg_1922[14]),
        .I4(trunc_ln389_reg_1922[17]),
        .I5(trunc_ln389_reg_1922[16]),
        .O(\ret_V_16_reg_1961[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ret_V_16_reg_1961[3]_i_5 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .O(\ret_V_16_reg_1961[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ret_V_16_reg_1961[3]_i_6 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[2] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[1] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[0] ),
        .O(\ret_V_16_reg_1961[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_7 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[6] ),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .I4(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .I5(\indexy_pre_V_reg_1911_reg_n_3_[3] ),
        .O(\ret_V_16_reg_1961[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_8 
       (.I0(trunc_ln389_reg_1922[13]),
        .I1(trunc_ln389_reg_1922[14]),
        .I2(trunc_ln389_reg_1922[12]),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .I4(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .I5(\indexy_pre_V_reg_1911_reg_n_3_[9] ),
        .O(\ret_V_16_reg_1961[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_9 
       (.I0(trunc_ln389_reg_1922[19]),
        .I1(trunc_ln389_reg_1922[20]),
        .I2(trunc_ln389_reg_1922[18]),
        .I3(trunc_ln389_reg_1922[16]),
        .I4(trunc_ln389_reg_1922[17]),
        .I5(trunc_ln389_reg_1922[15]),
        .O(\ret_V_16_reg_1961[3]_i_9_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[0]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[0]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[0]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[10]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[10]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[10]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[10]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[11]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[11]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[11]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[11]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[12]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[12]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[12]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[12]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[13]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[13]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[13]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[13]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[14]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[14]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[14]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[15]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[15]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[15]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[15]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[16]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[16]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[16]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[16]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[1]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[1]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[1]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[2]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[2]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[2]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[3]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[3]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[3]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[4]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[4]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[4]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[5]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[5]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[5]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[6]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[6]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[6]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[7]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[7]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[7]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[8]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[8]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[8]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[8]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[9]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[9]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[9]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[9]));
  FDRE \ret_V_16_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[0]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[10]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[11] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[11]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[7]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[11]_i_1_n_3 ,\ret_V_16_reg_1961_reg[11]_i_1_n_4 ,\ret_V_16_reg_1961_reg[11]_i_1_n_5 ,\ret_V_16_reg_1961_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[11]_i_1_n_7 ,\ret_V_16_reg_1961_reg[11]_i_1_n_8 ,\ret_V_16_reg_1961_reg[11]_i_1_n_9 ,\ret_V_16_reg_1961_reg[11]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[11:8]));
  FDRE \ret_V_16_reg_1961_reg[12] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[12]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[13] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[13]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[14] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[14]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[15] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[15]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[11]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[15]_i_1_n_3 ,\ret_V_16_reg_1961_reg[15]_i_1_n_4 ,\ret_V_16_reg_1961_reg[15]_i_1_n_5 ,\ret_V_16_reg_1961_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[15]_i_1_n_7 ,\ret_V_16_reg_1961_reg[15]_i_1_n_8 ,\ret_V_16_reg_1961_reg[15]_i_1_n_9 ,\ret_V_16_reg_1961_reg[15]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[15:12]));
  FDRE \ret_V_16_reg_1961_reg[16] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[16]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[15]_i_1_n_3 ),
        .CO(\NLW_ret_V_16_reg_1961_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_16_reg_1961_reg[16]_i_1_O_UNCONNECTED [3:1],\ret_V_16_reg_1961_reg[16]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,trunc_ln_fu_1077_p4[16]}));
  FDRE \ret_V_16_reg_1961_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[1]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[2]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_16_reg_1961_reg[3]_i_1_n_3 ,\ret_V_16_reg_1961_reg[3]_i_1_n_4 ,\ret_V_16_reg_1961_reg[3]_i_1_n_5 ,\ret_V_16_reg_1961_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln389_reg_1922[22]}),
        .O({\ret_V_16_reg_1961_reg[3]_i_1_n_7 ,\ret_V_16_reg_1961_reg[3]_i_1_n_8 ,\ret_V_16_reg_1961_reg[3]_i_1_n_9 ,\ret_V_16_reg_1961_reg[3]_i_1_n_10 }),
        .S({trunc_ln_fu_1077_p4[3:2],trunc_ln389_reg_1922[23],\ret_V_16_reg_1961[3]_i_2_n_3 }));
  FDRE \ret_V_16_reg_1961_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[4]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[5]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[6]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[7]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[3]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[7]_i_1_n_3 ,\ret_V_16_reg_1961_reg[7]_i_1_n_4 ,\ret_V_16_reg_1961_reg[7]_i_1_n_5 ,\ret_V_16_reg_1961_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[7]_i_1_n_7 ,\ret_V_16_reg_1961_reg[7]_i_1_n_8 ,\ret_V_16_reg_1961_reg[7]_i_1_n_9 ,\ret_V_16_reg_1961_reg[7]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[7:4]));
  FDRE \ret_V_16_reg_1961_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[8]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ret_V_17_reg_1990[0]_i_2 
       (.I0(reg_606[22]),
        .I1(icmp_ln1494_reg_1985),
        .I2(indexx_pre_V_1_reg_1835_reg[0]),
        .I3(reg_606[41]),
        .O(\ret_V_17_reg_1990[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \ret_V_17_reg_1990[1]_i_1 
       (.I0(reg_606[41]),
        .I1(indexx_pre_V_1_reg_1835_reg[1]),
        .I2(icmp_ln1494_reg_1985),
        .I3(reg_606[23]),
        .O(\ret_V_17_reg_1990[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[2]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[24]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[3]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[25]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \ret_V_17_reg_1990[4]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[26]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[4]),
        .O(\ret_V_17_reg_1990[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \ret_V_17_reg_1990[5]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[27]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\ret_V_17_reg_1990[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[6]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[28]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[6]_i_1_n_3 ));
  FDRE \ret_V_17_reg_1990_reg[0] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[0]_i_2_n_3 ),
        .Q(ret_V_17_reg_1990[0]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[1] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[1]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[1]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[2] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[2]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[2]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[3] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[3]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[3]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[4] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[4]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[4]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[5] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[5]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[5]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[6] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[6]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[6]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[0]),
        .Q(rhs_cast_reg_1820[0]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[10]),
        .Q(rhs_cast_reg_1820[10]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[11]),
        .Q(rhs_cast_reg_1820[11]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[12]),
        .Q(rhs_cast_reg_1820[12]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[13]),
        .Q(rhs_cast_reg_1820[13]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[14]),
        .Q(rhs_cast_reg_1820[14]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[15]),
        .Q(rhs_cast_reg_1820[15]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[16]),
        .Q(rhs_cast_reg_1820[16]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[17]),
        .Q(rhs_cast_reg_1820[17]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[18]),
        .Q(rhs_cast_reg_1820[18]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[19]),
        .Q(rhs_cast_reg_1820[19]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[1]),
        .Q(rhs_cast_reg_1820[1]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[20]),
        .Q(rhs_cast_reg_1820[20]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[21]),
        .Q(rhs_cast_reg_1820[21]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[22]),
        .Q(rhs_cast_reg_1820[22]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[23]),
        .Q(rhs_cast_reg_1820[23]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[24]),
        .Q(rhs_cast_reg_1820[24]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[25]),
        .Q(rhs_cast_reg_1820[25]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[26]),
        .Q(rhs_cast_reg_1820[26]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[27]),
        .Q(rhs_cast_reg_1820[27]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[28]),
        .Q(rhs_cast_reg_1820[28]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[29]),
        .Q(rhs_cast_reg_1820[29]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[2]),
        .Q(rhs_cast_reg_1820[2]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[30]),
        .Q(rhs_cast_reg_1820[30]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[31]),
        .Q(rhs_cast_reg_1820[31]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[32]),
        .Q(rhs_cast_reg_1820[32]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[33]),
        .Q(rhs_cast_reg_1820[33]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[34]),
        .Q(rhs_cast_reg_1820[34]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[35]),
        .Q(rhs_cast_reg_1820[35]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[36]),
        .Q(rhs_cast_reg_1820[36]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[37]),
        .Q(rhs_cast_reg_1820[37]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[3]),
        .Q(rhs_cast_reg_1820[3]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[4]),
        .Q(rhs_cast_reg_1820[4]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[5]),
        .Q(rhs_cast_reg_1820[5]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[6]),
        .Q(rhs_cast_reg_1820[6]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[7]),
        .Q(rhs_cast_reg_1820[7]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[8]),
        .Q(rhs_cast_reg_1820[8]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[9]),
        .Q(rhs_cast_reg_1820[9]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[10]),
        .Q(rhs_reg_1791[0]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[20]),
        .Q(rhs_reg_1791[10]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[21]),
        .Q(rhs_reg_1791[11]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[22]),
        .Q(rhs_reg_1791[12]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[23]),
        .Q(rhs_reg_1791[13]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[24]),
        .Q(rhs_reg_1791[14]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[25]),
        .Q(rhs_reg_1791[15]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[26]),
        .Q(rhs_reg_1791[16]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[27]),
        .Q(rhs_reg_1791[17]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[28]),
        .Q(rhs_reg_1791[18]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[29]),
        .Q(rhs_reg_1791[19]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[11]),
        .Q(rhs_reg_1791[1]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[30]),
        .Q(rhs_reg_1791[20]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[31]),
        .Q(rhs_reg_1791[21]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[32]),
        .Q(rhs_reg_1791[22]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[33]),
        .Q(rhs_reg_1791[23]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[34]),
        .Q(rhs_reg_1791[24]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[35]),
        .Q(rhs_reg_1791[25]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[36]),
        .Q(rhs_reg_1791[26]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[37]),
        .Q(rhs_reg_1791[27]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[38]),
        .Q(rhs_reg_1791[28]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[39]),
        .Q(rhs_reg_1791[29]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[12]),
        .Q(rhs_reg_1791[2]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[40]),
        .Q(rhs_reg_1791[30]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[41]),
        .Q(rhs_reg_1791[31]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[42]),
        .Q(rhs_reg_1791[32]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[43]),
        .Q(rhs_reg_1791[33]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[44]),
        .Q(rhs_reg_1791[34]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[45]),
        .Q(rhs_reg_1791[35]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[46]),
        .Q(rhs_reg_1791[36]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[47]),
        .Q(rhs_reg_1791[37]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[13]),
        .Q(rhs_reg_1791[3]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[14]),
        .Q(rhs_reg_1791[4]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[15]),
        .Q(rhs_reg_1791[5]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[16]),
        .Q(rhs_reg_1791[6]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[17]),
        .Q(rhs_reg_1791[7]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[18]),
        .Q(rhs_reg_1791[8]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[19]),
        .Q(rhs_reg_1791[9]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[0]),
        .Q(scalex_V_reg_1771[0]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[10]),
        .Q(scalex_V_reg_1771[10]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[11]),
        .Q(scalex_V_reg_1771[11]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[12]),
        .Q(scalex_V_reg_1771[12]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[13]),
        .Q(scalex_V_reg_1771[13]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[14]),
        .Q(scalex_V_reg_1771[14]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[15]),
        .Q(scalex_V_reg_1771[15]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[16]),
        .Q(scalex_V_reg_1771[16]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[17]),
        .Q(scalex_V_reg_1771[17]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[18]),
        .Q(scalex_V_reg_1771[18]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[19]),
        .Q(scalex_V_reg_1771[19]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[1]),
        .Q(scalex_V_reg_1771[1]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[20]),
        .Q(scalex_V_reg_1771[20]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[21]),
        .Q(scalex_V_reg_1771[21]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[22]),
        .Q(scalex_V_reg_1771[22]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[23]),
        .Q(scalex_V_reg_1771[23]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[24]),
        .Q(scalex_V_reg_1771[24]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[25]),
        .Q(scalex_V_reg_1771[25]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[26]),
        .Q(scalex_V_reg_1771[26]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[27]),
        .Q(scalex_V_reg_1771[27]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[28]),
        .Q(scalex_V_reg_1771[28]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[29]),
        .Q(scalex_V_reg_1771[29]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[2]),
        .Q(scalex_V_reg_1771[2]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[30]),
        .Q(scalex_V_reg_1771[30]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[31]),
        .Q(scalex_V_reg_1771[31]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[32]),
        .Q(scalex_V_reg_1771[32]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[33]),
        .Q(scalex_V_reg_1771[33]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[34]),
        .Q(scalex_V_reg_1771[34]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[35]),
        .Q(scalex_V_reg_1771[35]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[36]),
        .Q(scalex_V_reg_1771[36]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[37]),
        .Q(scalex_V_reg_1771[37]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[38]),
        .Q(scalex_V_reg_1771[38]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[39]),
        .Q(scalex_V_reg_1771[39]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[3]),
        .Q(scalex_V_reg_1771[3]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[40]),
        .Q(scalex_V_reg_1771[40]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[41]),
        .Q(scalex_V_reg_1771[41]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[42]),
        .Q(scalex_V_reg_1771[42]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[43]),
        .Q(scalex_V_reg_1771[43]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[44]),
        .Q(scalex_V_reg_1771[44]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[45]),
        .Q(scalex_V_reg_1771[45]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[46]),
        .Q(scalex_V_reg_1771[46]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[47]),
        .Q(scalex_V_reg_1771[47]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[4]),
        .Q(scalex_V_reg_1771[4]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[5]),
        .Q(scalex_V_reg_1771[5]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[6]),
        .Q(scalex_V_reg_1771[6]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[7]),
        .Q(scalex_V_reg_1771[7]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[8]),
        .Q(scalex_V_reg_1771[8]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[9]),
        .Q(scalex_V_reg_1771[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln332_1_reg_1722[0]_i_1 
       (.I0(\select_ln332_1_reg_1722[0]_i_2_n_3 ),
        .I1(indvar_flatten_reg_3710),
        .I2(select_ln332_1_reg_1722),
        .O(\select_ln332_1_reg_1722[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \select_ln332_1_reg_1722[0]_i_2 
       (.I0(\i_reg_382_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I4(select_ln332_1_reg_1722),
        .I5(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(\select_ln332_1_reg_1722[0]_i_2_n_3 ));
  FDRE \select_ln332_1_reg_1722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln332_1_reg_1722[0]_i_1_n_3 ),
        .Q(select_ln332_1_reg_1722),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA8A0000)) 
    \select_ln332_reg_1717[6]_i_1 
       (.I0(\j_reg_393_reg[0]_i_2_n_4 ),
        .I1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(in_mat_data_empty_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(\select_ln332_reg_1717[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h44444044)) 
    \select_ln332_reg_1717[6]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(select_ln332_reg_17170));
  FDRE \select_ln332_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[0]),
        .Q(select_ln332_reg_1717[0]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[1]),
        .Q(select_ln332_reg_1717[1]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[2]),
        .Q(select_ln332_reg_1717[2]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[3]),
        .Q(select_ln332_reg_1717[3]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[4]),
        .Q(select_ln332_reg_1717[4]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[5]),
        .Q(select_ln332_reg_1717[5]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[6]),
        .Q(select_ln332_reg_1717[6]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \sext_ln293_reg_1796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .Q(sext_ln293_reg_1796[0]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .Q(sext_ln293_reg_1796[10]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .Q(sext_ln293_reg_1796[11]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .Q(sext_ln293_reg_1796[12]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .Q(sext_ln293_reg_1796[13]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .Q(sext_ln293_reg_1796[14]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .Q(sext_ln293_reg_1796[15]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .Q(sext_ln293_reg_1796[16]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .Q(sext_ln293_reg_1796[17]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .Q(sext_ln293_reg_1796[18]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .Q(sext_ln293_reg_1796[19]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .Q(sext_ln293_reg_1796[1]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .Q(sext_ln293_reg_1796[20]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .Q(sext_ln293_reg_1796[21]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .Q(sext_ln293_reg_1796[22]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .Q(sext_ln293_reg_1796[23]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .Q(sext_ln293_reg_1796[24]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .Q(sext_ln293_reg_1796[25]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .Q(sext_ln293_reg_1796[26]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .Q(sext_ln293_reg_1796[27]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .Q(sext_ln293_reg_1796[28]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .Q(sext_ln293_reg_1796[29]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .Q(sext_ln293_reg_1796[2]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .Q(sext_ln293_reg_1796[30]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .Q(sext_ln293_reg_1796[32]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .Q(sext_ln293_reg_1796[3]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .Q(sext_ln293_reg_1796[4]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .Q(sext_ln293_reg_1796[5]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .Q(sext_ln293_reg_1796[6]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .Q(sext_ln293_reg_1796[7]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .Q(sext_ln293_reg_1796[8]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .Q(sext_ln293_reg_1796[9]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .Q(sext_ln382_reg_1845[0]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .Q(sext_ln382_reg_1845[10]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .Q(sext_ln382_reg_1845[11]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .Q(sext_ln382_reg_1845[12]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .Q(sext_ln382_reg_1845[13]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .Q(sext_ln382_reg_1845[14]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .Q(sext_ln382_reg_1845[15]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .Q(sext_ln382_reg_1845[16]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .Q(sext_ln382_reg_1845[17]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .Q(sext_ln382_reg_1845[18]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .Q(sext_ln382_reg_1845[19]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .Q(sext_ln382_reg_1845[1]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .Q(sext_ln382_reg_1845[20]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .Q(sext_ln382_reg_1845[21]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .Q(sext_ln382_reg_1845[22]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .Q(sext_ln382_reg_1845[23]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .Q(sext_ln382_reg_1845[24]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .Q(sext_ln382_reg_1845[25]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .Q(sext_ln382_reg_1845[26]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .Q(sext_ln382_reg_1845[27]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .Q(sext_ln382_reg_1845[28]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .Q(sext_ln382_reg_1845[29]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .Q(sext_ln382_reg_1845[2]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .Q(sext_ln382_reg_1845[30]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .Q(sext_ln382_reg_1845[32]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .Q(sext_ln382_reg_1845[3]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .Q(sext_ln382_reg_1845[4]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .Q(sext_ln382_reg_1845[5]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .Q(sext_ln382_reg_1845[6]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .Q(sext_ln382_reg_1845[7]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .Q(sext_ln382_reg_1845[8]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .Q(sext_ln382_reg_1845[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i216_i_reg_1840[22]_i_1 
       (.I0(Q[0]),
        .O(\shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ));
  FDRE \shl_i_i_i216_i_reg_1840_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ),
        .Q(shl_i_i_i216_i_reg_1840_reg[0]),
        .R(1'b0));
  FDRE \shl_i_i_i216_i_reg_1840_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 ),
        .Q(shl_i_i_i216_i_reg_1840_reg[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_2 
       (.I0(Q[4]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_3 
       (.I0(Q[3]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_4 
       (.I0(Q[2]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_5 
       (.I0(Q[1]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_2 
       (.I0(Q[8]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_3 
       (.I0(Q[7]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_4 
       (.I0(Q[6]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_5 
       (.I0(Q[5]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_2 
       (.I0(Q[12]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_3 
       (.I0(Q[11]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_4 
       (.I0(Q[10]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_5 
       (.I0(Q[9]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_2 
       (.I0(Q[16]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_3 
       (.I0(Q[15]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_4 
       (.I0(Q[14]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_5 
       (.I0(Q[13]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_2 
       (.I0(Q[20]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_3 
       (.I0(Q[19]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_4 
       (.I0(Q[18]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_5 
       (.I0(Q[17]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_2 
       (.I0(Q[24]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_3 
       (.I0(Q[23]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_4 
       (.I0(Q[22]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_5 
       (.I0(Q[21]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_2 
       (.I0(Q[28]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_3 
       (.I0(Q[27]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_4 
       (.I0(Q[26]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_5 
       (.I0(Q[25]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_2 
       (.I0(Q[31]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_3 
       (.I0(Q[30]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_4 
       (.I0(Q[29]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 ));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_6 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[25]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[26]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[28]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[29]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[30]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[32]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[33]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[34]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[36]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[37]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[38]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[39]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[40]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[41]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[43]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[44]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[45]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[47]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[48]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[49]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[51]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[52]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ),
        .CO({\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_CO_UNCONNECTED [3:2],\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_O_UNCONNECTED [3],\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 }),
        .S({1'b0,\shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_2 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_3 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 ));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_6 }),
        .CYINIT(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [4:1]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[3]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[4]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[27]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [8:5]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[6]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[7]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[8]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[31]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [12:9]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[10]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[11]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[12]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[35]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [16:13]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[14]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[15]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[16]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[39]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [20:17]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[18]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[20]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[43]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [24:21]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[22]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[23]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[24]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[47]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\sext_ln293_reg_1796_reg[32]_0 [28:25]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[26]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[27]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[28]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[51]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ),
        .CO({\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_CO_UNCONNECTED [3:2],\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sext_ln293_reg_1796_reg[32]_0 [30:29]}),
        .O({\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_O_UNCONNECTED [3],\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 }),
        .S({1'b0,\shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[30]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[31]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \slt_reg_1869[0]_i_1 
       (.I0(slt_fu_901_p2),
        .I1(icmp_ln382_reg_1865),
        .I2(ap_CS_fsm_state9),
        .I3(\slt_reg_1869_reg_n_3_[0] ),
        .O(\slt_reg_1869[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_10 
       (.I0(sub272_reg_1806[27]),
        .I1(output_rows_count_reg_427_reg[27]),
        .I2(sub272_reg_1806[26]),
        .I3(output_rows_count_reg_427_reg[26]),
        .O(\slt_reg_1869[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_11 
       (.I0(sub272_reg_1806[25]),
        .I1(output_rows_count_reg_427_reg[25]),
        .I2(sub272_reg_1806[24]),
        .I3(output_rows_count_reg_427_reg[24]),
        .O(\slt_reg_1869[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_13 
       (.I0(output_rows_count_reg_427_reg[22]),
        .I1(sub272_reg_1806[22]),
        .I2(sub272_reg_1806[23]),
        .I3(output_rows_count_reg_427_reg[23]),
        .O(\slt_reg_1869[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_14 
       (.I0(output_rows_count_reg_427_reg[20]),
        .I1(sub272_reg_1806[20]),
        .I2(sub272_reg_1806[21]),
        .I3(output_rows_count_reg_427_reg[21]),
        .O(\slt_reg_1869[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_15 
       (.I0(output_rows_count_reg_427_reg[18]),
        .I1(sub272_reg_1806[18]),
        .I2(sub272_reg_1806[19]),
        .I3(output_rows_count_reg_427_reg[19]),
        .O(\slt_reg_1869[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_16 
       (.I0(output_rows_count_reg_427_reg[16]),
        .I1(sub272_reg_1806[16]),
        .I2(sub272_reg_1806[17]),
        .I3(output_rows_count_reg_427_reg[17]),
        .O(\slt_reg_1869[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_17 
       (.I0(sub272_reg_1806[23]),
        .I1(output_rows_count_reg_427_reg[23]),
        .I2(sub272_reg_1806[22]),
        .I3(output_rows_count_reg_427_reg[22]),
        .O(\slt_reg_1869[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_18 
       (.I0(sub272_reg_1806[21]),
        .I1(output_rows_count_reg_427_reg[21]),
        .I2(sub272_reg_1806[20]),
        .I3(output_rows_count_reg_427_reg[20]),
        .O(\slt_reg_1869[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_19 
       (.I0(sub272_reg_1806[19]),
        .I1(output_rows_count_reg_427_reg[19]),
        .I2(sub272_reg_1806[18]),
        .I3(output_rows_count_reg_427_reg[18]),
        .O(\slt_reg_1869[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_20 
       (.I0(sub272_reg_1806[17]),
        .I1(output_rows_count_reg_427_reg[17]),
        .I2(sub272_reg_1806[16]),
        .I3(output_rows_count_reg_427_reg[16]),
        .O(\slt_reg_1869[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_22 
       (.I0(output_rows_count_reg_427_reg[14]),
        .I1(sub272_reg_1806[14]),
        .I2(sub272_reg_1806[15]),
        .I3(output_rows_count_reg_427_reg[15]),
        .O(\slt_reg_1869[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_23 
       (.I0(output_rows_count_reg_427_reg[12]),
        .I1(sub272_reg_1806[12]),
        .I2(sub272_reg_1806[13]),
        .I3(output_rows_count_reg_427_reg[13]),
        .O(\slt_reg_1869[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_24 
       (.I0(output_rows_count_reg_427_reg[10]),
        .I1(sub272_reg_1806[10]),
        .I2(sub272_reg_1806[11]),
        .I3(output_rows_count_reg_427_reg[11]),
        .O(\slt_reg_1869[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_25 
       (.I0(output_rows_count_reg_427_reg[8]),
        .I1(sub272_reg_1806[8]),
        .I2(sub272_reg_1806[9]),
        .I3(output_rows_count_reg_427_reg[9]),
        .O(\slt_reg_1869[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_26 
       (.I0(sub272_reg_1806[15]),
        .I1(output_rows_count_reg_427_reg[15]),
        .I2(sub272_reg_1806[14]),
        .I3(output_rows_count_reg_427_reg[14]),
        .O(\slt_reg_1869[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_27 
       (.I0(sub272_reg_1806[13]),
        .I1(output_rows_count_reg_427_reg[13]),
        .I2(sub272_reg_1806[12]),
        .I3(output_rows_count_reg_427_reg[12]),
        .O(\slt_reg_1869[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_28 
       (.I0(sub272_reg_1806[11]),
        .I1(output_rows_count_reg_427_reg[11]),
        .I2(sub272_reg_1806[10]),
        .I3(output_rows_count_reg_427_reg[10]),
        .O(\slt_reg_1869[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_29 
       (.I0(sub272_reg_1806[9]),
        .I1(output_rows_count_reg_427_reg[9]),
        .I2(sub272_reg_1806[8]),
        .I3(output_rows_count_reg_427_reg[8]),
        .O(\slt_reg_1869[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_30 
       (.I0(output_rows_count_reg_427_reg[6]),
        .I1(sub272_reg_1806[6]),
        .I2(sub272_reg_1806[7]),
        .I3(output_rows_count_reg_427_reg[7]),
        .O(\slt_reg_1869[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_31 
       (.I0(output_rows_count_reg_427_reg[4]),
        .I1(sub272_reg_1806[4]),
        .I2(sub272_reg_1806[5]),
        .I3(output_rows_count_reg_427_reg[5]),
        .O(\slt_reg_1869[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_32 
       (.I0(output_rows_count_reg_427_reg[2]),
        .I1(sub272_reg_1806[2]),
        .I2(sub272_reg_1806[3]),
        .I3(output_rows_count_reg_427_reg[3]),
        .O(\slt_reg_1869[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_33 
       (.I0(output_rows_count_reg_427_reg[0]),
        .I1(sub272_reg_1806[0]),
        .I2(sub272_reg_1806[1]),
        .I3(output_rows_count_reg_427_reg[1]),
        .O(\slt_reg_1869[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_34 
       (.I0(sub272_reg_1806[7]),
        .I1(output_rows_count_reg_427_reg[7]),
        .I2(sub272_reg_1806[6]),
        .I3(output_rows_count_reg_427_reg[6]),
        .O(\slt_reg_1869[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_35 
       (.I0(sub272_reg_1806[5]),
        .I1(output_rows_count_reg_427_reg[5]),
        .I2(sub272_reg_1806[4]),
        .I3(output_rows_count_reg_427_reg[4]),
        .O(\slt_reg_1869[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_36 
       (.I0(sub272_reg_1806[3]),
        .I1(output_rows_count_reg_427_reg[3]),
        .I2(sub272_reg_1806[2]),
        .I3(output_rows_count_reg_427_reg[2]),
        .O(\slt_reg_1869[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_37 
       (.I0(sub272_reg_1806[1]),
        .I1(output_rows_count_reg_427_reg[1]),
        .I2(sub272_reg_1806[0]),
        .I3(output_rows_count_reg_427_reg[0]),
        .O(\slt_reg_1869[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_4 
       (.I0(output_rows_count_reg_427_reg[30]),
        .I1(sub272_reg_1806[30]),
        .I2(output_rows_count_reg_427_reg[31]),
        .I3(sub272_reg_1806[31]),
        .O(\slt_reg_1869[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_5 
       (.I0(output_rows_count_reg_427_reg[28]),
        .I1(sub272_reg_1806[28]),
        .I2(sub272_reg_1806[29]),
        .I3(output_rows_count_reg_427_reg[29]),
        .O(\slt_reg_1869[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_6 
       (.I0(output_rows_count_reg_427_reg[26]),
        .I1(sub272_reg_1806[26]),
        .I2(sub272_reg_1806[27]),
        .I3(output_rows_count_reg_427_reg[27]),
        .O(\slt_reg_1869[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_7 
       (.I0(output_rows_count_reg_427_reg[24]),
        .I1(sub272_reg_1806[24]),
        .I2(sub272_reg_1806[25]),
        .I3(output_rows_count_reg_427_reg[25]),
        .O(\slt_reg_1869[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_8 
       (.I0(output_rows_count_reg_427_reg[31]),
        .I1(sub272_reg_1806[31]),
        .I2(sub272_reg_1806[30]),
        .I3(output_rows_count_reg_427_reg[30]),
        .O(\slt_reg_1869[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_9 
       (.I0(sub272_reg_1806[29]),
        .I1(output_rows_count_reg_427_reg[29]),
        .I2(sub272_reg_1806[28]),
        .I3(output_rows_count_reg_427_reg[28]),
        .O(\slt_reg_1869[0]_i_9_n_3 ));
  FDRE \slt_reg_1869_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\slt_reg_1869[0]_i_1_n_3 ),
        .Q(\slt_reg_1869_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_12 
       (.CI(\slt_reg_1869_reg[0]_i_21_n_3 ),
        .CO({\slt_reg_1869_reg[0]_i_12_n_3 ,\slt_reg_1869_reg[0]_i_12_n_4 ,\slt_reg_1869_reg[0]_i_12_n_5 ,\slt_reg_1869_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_22_n_3 ,\slt_reg_1869[0]_i_23_n_3 ,\slt_reg_1869[0]_i_24_n_3 ,\slt_reg_1869[0]_i_25_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_26_n_3 ,\slt_reg_1869[0]_i_27_n_3 ,\slt_reg_1869[0]_i_28_n_3 ,\slt_reg_1869[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_2 
       (.CI(\slt_reg_1869_reg[0]_i_3_n_3 ),
        .CO({slt_fu_901_p2,\slt_reg_1869_reg[0]_i_2_n_4 ,\slt_reg_1869_reg[0]_i_2_n_5 ,\slt_reg_1869_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_4_n_3 ,\slt_reg_1869[0]_i_5_n_3 ,\slt_reg_1869[0]_i_6_n_3 ,\slt_reg_1869[0]_i_7_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_8_n_3 ,\slt_reg_1869[0]_i_9_n_3 ,\slt_reg_1869[0]_i_10_n_3 ,\slt_reg_1869[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\slt_reg_1869_reg[0]_i_21_n_3 ,\slt_reg_1869_reg[0]_i_21_n_4 ,\slt_reg_1869_reg[0]_i_21_n_5 ,\slt_reg_1869_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_30_n_3 ,\slt_reg_1869[0]_i_31_n_3 ,\slt_reg_1869[0]_i_32_n_3 ,\slt_reg_1869[0]_i_33_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_34_n_3 ,\slt_reg_1869[0]_i_35_n_3 ,\slt_reg_1869[0]_i_36_n_3 ,\slt_reg_1869[0]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_3 
       (.CI(\slt_reg_1869_reg[0]_i_12_n_3 ),
        .CO({\slt_reg_1869_reg[0]_i_3_n_3 ,\slt_reg_1869_reg[0]_i_3_n_4 ,\slt_reg_1869_reg[0]_i_3_n_5 ,\slt_reg_1869_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_13_n_3 ,\slt_reg_1869[0]_i_14_n_3 ,\slt_reg_1869[0]_i_15_n_3 ,\slt_reg_1869[0]_i_16_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_17_n_3 ,\slt_reg_1869[0]_i_18_n_3 ,\slt_reg_1869[0]_i_19_n_3 ,\slt_reg_1869[0]_i_20_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[0]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .O(smax_cast_fu_881_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[10]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .O(smax_cast_fu_881_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[11]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(smax_cast_fu_881_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[12]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .O(smax_cast_fu_881_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[13]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(smax_cast_fu_881_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[14]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .O(smax_cast_fu_881_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[15]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(smax_cast_fu_881_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[16]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .O(smax_cast_fu_881_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[17]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(smax_cast_fu_881_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[18]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .O(smax_cast_fu_881_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[19]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(smax_cast_fu_881_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[1]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(smax_cast_fu_881_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[20]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .O(smax_cast_fu_881_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[21]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(smax_cast_fu_881_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[22]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .O(smax_cast_fu_881_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[23]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(smax_cast_fu_881_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[24]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .O(smax_cast_fu_881_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[25]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(smax_cast_fu_881_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[26]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .O(smax_cast_fu_881_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[27]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(smax_cast_fu_881_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[28]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .O(smax_cast_fu_881_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[29]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(smax_cast_fu_881_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[2]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .O(smax_cast_fu_881_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[30]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .O(smax_cast_fu_881_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[31]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(smax_cast_fu_881_p1[31]));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_10 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\smax_cast_reg_1850[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_11 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\smax_cast_reg_1850[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_13 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .O(\smax_cast_reg_1850[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_14 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .O(\smax_cast_reg_1850[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_15 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .O(\smax_cast_reg_1850[31]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_16 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .O(\smax_cast_reg_1850[31]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_17 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\smax_cast_reg_1850[31]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_18 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\smax_cast_reg_1850[31]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_19 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\smax_cast_reg_1850[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_20 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\smax_cast_reg_1850[31]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_22 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .O(\smax_cast_reg_1850[31]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_23 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .O(\smax_cast_reg_1850[31]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_24 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .O(\smax_cast_reg_1850[31]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_25 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .O(\smax_cast_reg_1850[31]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_26 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\smax_cast_reg_1850[31]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_27 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\smax_cast_reg_1850[31]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_28 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\smax_cast_reg_1850[31]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_29 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\smax_cast_reg_1850[31]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_30 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .O(\smax_cast_reg_1850[31]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_31 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .O(\smax_cast_reg_1850[31]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_32 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .O(\smax_cast_reg_1850[31]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_33 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .O(\smax_cast_reg_1850[31]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_34 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\smax_cast_reg_1850[31]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_35 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\smax_cast_reg_1850[31]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_36 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\smax_cast_reg_1850[31]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_37 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\smax_cast_reg_1850[31]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_4 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\smax_cast_reg_1850[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_5 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .O(\smax_cast_reg_1850[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_6 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .O(\smax_cast_reg_1850[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_7 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I3(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .O(\smax_cast_reg_1850[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_8 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\smax_cast_reg_1850[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_9 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\smax_cast_reg_1850[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[3]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(smax_cast_fu_881_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[4]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .O(smax_cast_fu_881_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[5]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(smax_cast_fu_881_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[6]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .O(smax_cast_fu_881_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[7]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(smax_cast_fu_881_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[8]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .O(smax_cast_fu_881_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[9]_i_1 
       (.I0(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(smax_cast_fu_881_p1[9]));
  FDRE \smax_cast_reg_1850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[0]),
        .Q(smax_cast_reg_1850[0]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[10]),
        .Q(smax_cast_reg_1850[10]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[11]),
        .Q(smax_cast_reg_1850[11]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[12]),
        .Q(smax_cast_reg_1850[12]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[13]),
        .Q(smax_cast_reg_1850[13]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[14]),
        .Q(smax_cast_reg_1850[14]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[15]),
        .Q(smax_cast_reg_1850[15]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[16]),
        .Q(smax_cast_reg_1850[16]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[17]),
        .Q(smax_cast_reg_1850[17]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[18]),
        .Q(smax_cast_reg_1850[18]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[19]),
        .Q(smax_cast_reg_1850[19]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[1]),
        .Q(smax_cast_reg_1850[1]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[20]),
        .Q(smax_cast_reg_1850[20]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[21]),
        .Q(smax_cast_reg_1850[21]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[22]),
        .Q(smax_cast_reg_1850[22]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[23]),
        .Q(smax_cast_reg_1850[23]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[24]),
        .Q(smax_cast_reg_1850[24]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[25]),
        .Q(smax_cast_reg_1850[25]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[26]),
        .Q(smax_cast_reg_1850[26]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[27]),
        .Q(smax_cast_reg_1850[27]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[28]),
        .Q(smax_cast_reg_1850[28]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[29]),
        .Q(smax_cast_reg_1850[29]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[2]),
        .Q(smax_cast_reg_1850[2]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[30]),
        .Q(smax_cast_reg_1850[30]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[31]),
        .Q(smax_cast_reg_1850[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_12 
       (.CI(\smax_cast_reg_1850_reg[31]_i_21_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_12_n_3 ,\smax_cast_reg_1850_reg[31]_i_12_n_4 ,\smax_cast_reg_1850_reg[31]_i_12_n_5 ,\smax_cast_reg_1850_reg[31]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_22_n_3 ,\smax_cast_reg_1850[31]_i_23_n_3 ,\smax_cast_reg_1850[31]_i_24_n_3 ,\smax_cast_reg_1850[31]_i_25_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_26_n_3 ,\smax_cast_reg_1850[31]_i_27_n_3 ,\smax_cast_reg_1850[31]_i_28_n_3 ,\smax_cast_reg_1850[31]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_2 
       (.CI(\smax_cast_reg_1850_reg[31]_i_3_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_2_n_3 ,\smax_cast_reg_1850_reg[31]_i_2_n_4 ,\smax_cast_reg_1850_reg[31]_i_2_n_5 ,\smax_cast_reg_1850_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_4_n_3 ,\smax_cast_reg_1850[31]_i_5_n_3 ,\smax_cast_reg_1850[31]_i_6_n_3 ,\smax_cast_reg_1850[31]_i_7_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_8_n_3 ,\smax_cast_reg_1850[31]_i_9_n_3 ,\smax_cast_reg_1850[31]_i_10_n_3 ,\smax_cast_reg_1850[31]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\smax_cast_reg_1850_reg[31]_i_21_n_3 ,\smax_cast_reg_1850_reg[31]_i_21_n_4 ,\smax_cast_reg_1850_reg[31]_i_21_n_5 ,\smax_cast_reg_1850_reg[31]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_30_n_3 ,\smax_cast_reg_1850[31]_i_31_n_3 ,\smax_cast_reg_1850[31]_i_32_n_3 ,\smax_cast_reg_1850[31]_i_33_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_34_n_3 ,\smax_cast_reg_1850[31]_i_35_n_3 ,\smax_cast_reg_1850[31]_i_36_n_3 ,\smax_cast_reg_1850[31]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_3 
       (.CI(\smax_cast_reg_1850_reg[31]_i_12_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_3_n_3 ,\smax_cast_reg_1850_reg[31]_i_3_n_4 ,\smax_cast_reg_1850_reg[31]_i_3_n_5 ,\smax_cast_reg_1850_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_13_n_3 ,\smax_cast_reg_1850[31]_i_14_n_3 ,\smax_cast_reg_1850[31]_i_15_n_3 ,\smax_cast_reg_1850[31]_i_16_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_17_n_3 ,\smax_cast_reg_1850[31]_i_18_n_3 ,\smax_cast_reg_1850[31]_i_19_n_3 ,\smax_cast_reg_1850[31]_i_20_n_3 }));
  FDRE \smax_cast_reg_1850_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[3]),
        .Q(smax_cast_reg_1850[3]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[4]),
        .Q(smax_cast_reg_1850[4]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[5]),
        .Q(smax_cast_reg_1850[5]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[6]),
        .Q(smax_cast_reg_1850[6]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[7]),
        .Q(smax_cast_reg_1850[7]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[8]),
        .Q(smax_cast_reg_1850[8]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[9]),
        .Q(smax_cast_reg_1850[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[0]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .O(sub272_fu_804_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .O(\sub272_reg_1806[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .O(\sub272_reg_1806[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .O(\sub272_reg_1806[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .O(\sub272_reg_1806[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .O(\sub272_reg_1806[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .O(\sub272_reg_1806[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .O(\sub272_reg_1806[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .O(\sub272_reg_1806[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .O(\sub272_reg_1806[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .O(\sub272_reg_1806[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .O(\sub272_reg_1806[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .O(\sub272_reg_1806[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .O(\sub272_reg_1806[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .O(\sub272_reg_1806[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .O(\sub272_reg_1806[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .O(\sub272_reg_1806[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .O(\sub272_reg_1806[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .O(\sub272_reg_1806[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .O(\sub272_reg_1806[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .O(\sub272_reg_1806[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .O(\sub272_reg_1806[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .O(\sub272_reg_1806[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .O(\sub272_reg_1806[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .O(\sub272_reg_1806[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .O(\sub272_reg_1806[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .O(\sub272_reg_1806[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .O(\sub272_reg_1806[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .O(\sub272_reg_1806[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .O(\sub272_reg_1806[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .O(\sub272_reg_1806[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .O(\sub272_reg_1806[8]_i_5_n_3 ));
  FDRE \sub272_reg_1806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[0]),
        .Q(sub272_reg_1806[0]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[10]),
        .Q(sub272_reg_1806[10]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[11]),
        .Q(sub272_reg_1806[11]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[12]),
        .Q(sub272_reg_1806[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[12]_i_1 
       (.CI(\sub272_reg_1806_reg[8]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[12]_i_1_n_3 ,\sub272_reg_1806_reg[12]_i_1_n_4 ,\sub272_reg_1806_reg[12]_i_1_n_5 ,\sub272_reg_1806_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [12:9]),
        .O(sub272_fu_804_p2[12:9]),
        .S({\sub272_reg_1806[12]_i_2_n_3 ,\sub272_reg_1806[12]_i_3_n_3 ,\sub272_reg_1806[12]_i_4_n_3 ,\sub272_reg_1806[12]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[13]),
        .Q(sub272_reg_1806[13]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[14]),
        .Q(sub272_reg_1806[14]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[15]),
        .Q(sub272_reg_1806[15]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[16]),
        .Q(sub272_reg_1806[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[16]_i_1 
       (.CI(\sub272_reg_1806_reg[12]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[16]_i_1_n_3 ,\sub272_reg_1806_reg[16]_i_1_n_4 ,\sub272_reg_1806_reg[16]_i_1_n_5 ,\sub272_reg_1806_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [16:13]),
        .O(sub272_fu_804_p2[16:13]),
        .S({\sub272_reg_1806[16]_i_2_n_3 ,\sub272_reg_1806[16]_i_3_n_3 ,\sub272_reg_1806[16]_i_4_n_3 ,\sub272_reg_1806[16]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[17]),
        .Q(sub272_reg_1806[17]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[18]),
        .Q(sub272_reg_1806[18]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[19]),
        .Q(sub272_reg_1806[19]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[1]),
        .Q(sub272_reg_1806[1]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[20]),
        .Q(sub272_reg_1806[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[20]_i_1 
       (.CI(\sub272_reg_1806_reg[16]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[20]_i_1_n_3 ,\sub272_reg_1806_reg[20]_i_1_n_4 ,\sub272_reg_1806_reg[20]_i_1_n_5 ,\sub272_reg_1806_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [20:17]),
        .O(sub272_fu_804_p2[20:17]),
        .S({\sub272_reg_1806[20]_i_2_n_3 ,\sub272_reg_1806[20]_i_3_n_3 ,\sub272_reg_1806[20]_i_4_n_3 ,\sub272_reg_1806[20]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[21]),
        .Q(sub272_reg_1806[21]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[22]),
        .Q(sub272_reg_1806[22]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[23]),
        .Q(sub272_reg_1806[23]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[24]),
        .Q(sub272_reg_1806[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[24]_i_1 
       (.CI(\sub272_reg_1806_reg[20]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[24]_i_1_n_3 ,\sub272_reg_1806_reg[24]_i_1_n_4 ,\sub272_reg_1806_reg[24]_i_1_n_5 ,\sub272_reg_1806_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [24:21]),
        .O(sub272_fu_804_p2[24:21]),
        .S({\sub272_reg_1806[24]_i_2_n_3 ,\sub272_reg_1806[24]_i_3_n_3 ,\sub272_reg_1806[24]_i_4_n_3 ,\sub272_reg_1806[24]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[25]),
        .Q(sub272_reg_1806[25]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[26]),
        .Q(sub272_reg_1806[26]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[27]),
        .Q(sub272_reg_1806[27]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[28]),
        .Q(sub272_reg_1806[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[28]_i_1 
       (.CI(\sub272_reg_1806_reg[24]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[28]_i_1_n_3 ,\sub272_reg_1806_reg[28]_i_1_n_4 ,\sub272_reg_1806_reg[28]_i_1_n_5 ,\sub272_reg_1806_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [28:25]),
        .O(sub272_fu_804_p2[28:25]),
        .S({\sub272_reg_1806[28]_i_2_n_3 ,\sub272_reg_1806[28]_i_3_n_3 ,\sub272_reg_1806[28]_i_4_n_3 ,\sub272_reg_1806[28]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[29]),
        .Q(sub272_reg_1806[29]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[2]),
        .Q(sub272_reg_1806[2]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[30]),
        .Q(sub272_reg_1806[30]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[31]),
        .Q(sub272_reg_1806[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[31]_i_1 
       (.CI(\sub272_reg_1806_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub272_reg_1806_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub272_reg_1806_reg[31]_i_1_n_5 ,\sub272_reg_1806_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop_row_count_reg_1801_reg[31]_0 [30:29]}),
        .O({\NLW_sub272_reg_1806_reg[31]_i_1_O_UNCONNECTED [3],sub272_fu_804_p2[31:29]}),
        .S({1'b0,\sub272_reg_1806[31]_i_2_n_3 ,\sub272_reg_1806[31]_i_3_n_3 ,\sub272_reg_1806[31]_i_4_n_3 }));
  FDRE \sub272_reg_1806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[3]),
        .Q(sub272_reg_1806[3]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[4]),
        .Q(sub272_reg_1806[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub272_reg_1806_reg[4]_i_1_n_3 ,\sub272_reg_1806_reg[4]_i_1_n_4 ,\sub272_reg_1806_reg[4]_i_1_n_5 ,\sub272_reg_1806_reg[4]_i_1_n_6 }),
        .CYINIT(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [4:1]),
        .O(sub272_fu_804_p2[4:1]),
        .S({\sub272_reg_1806[4]_i_2_n_3 ,\sub272_reg_1806[4]_i_3_n_3 ,\sub272_reg_1806[4]_i_4_n_3 ,\sub272_reg_1806[4]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[5]),
        .Q(sub272_reg_1806[5]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[6]),
        .Q(sub272_reg_1806[6]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[7]),
        .Q(sub272_reg_1806[7]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[8]),
        .Q(sub272_reg_1806[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[8]_i_1 
       (.CI(\sub272_reg_1806_reg[4]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[8]_i_1_n_3 ,\sub272_reg_1806_reg[8]_i_1_n_4 ,\sub272_reg_1806_reg[8]_i_1_n_5 ,\sub272_reg_1806_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [8:5]),
        .O(sub272_fu_804_p2[8:5]),
        .S({\sub272_reg_1806[8]_i_2_n_3 ,\sub272_reg_1806[8]_i_3_n_3 ,\sub272_reg_1806[8]_i_4_n_3 ,\sub272_reg_1806[8]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[9]),
        .Q(sub272_reg_1806[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_2 
       (.I0(rhs_reg_1791[11]),
        .O(\sub_ln851_reg_1855[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_3 
       (.I0(rhs_reg_1791[10]),
        .O(\sub_ln851_reg_1855[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_4 
       (.I0(rhs_reg_1791[9]),
        .O(\sub_ln851_reg_1855[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_5 
       (.I0(rhs_reg_1791[8]),
        .O(\sub_ln851_reg_1855[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_2 
       (.I0(rhs_reg_1791[15]),
        .O(\sub_ln851_reg_1855[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_3 
       (.I0(rhs_reg_1791[14]),
        .O(\sub_ln851_reg_1855[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_4 
       (.I0(rhs_reg_1791[13]),
        .O(\sub_ln851_reg_1855[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_5 
       (.I0(rhs_reg_1791[12]),
        .O(\sub_ln851_reg_1855[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_2 
       (.I0(rhs_reg_1791[19]),
        .O(\sub_ln851_reg_1855[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_3 
       (.I0(rhs_reg_1791[18]),
        .O(\sub_ln851_reg_1855[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_4 
       (.I0(rhs_reg_1791[17]),
        .O(\sub_ln851_reg_1855[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_5 
       (.I0(rhs_reg_1791[16]),
        .O(\sub_ln851_reg_1855[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[21]_i_2 
       (.I0(rhs_reg_1791[21]),
        .O(\sub_ln851_reg_1855[21]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[21]_i_3 
       (.I0(rhs_reg_1791[20]),
        .O(\sub_ln851_reg_1855[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_2 
       (.I0(rhs_reg_1791[3]),
        .O(\sub_ln851_reg_1855[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_3 
       (.I0(rhs_reg_1791[2]),
        .O(\sub_ln851_reg_1855[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_4 
       (.I0(rhs_reg_1791[1]),
        .O(\sub_ln851_reg_1855[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_2 
       (.I0(rhs_reg_1791[7]),
        .O(\sub_ln851_reg_1855[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_3 
       (.I0(rhs_reg_1791[6]),
        .O(\sub_ln851_reg_1855[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_4 
       (.I0(rhs_reg_1791[5]),
        .O(\sub_ln851_reg_1855[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_5 
       (.I0(rhs_reg_1791[4]),
        .O(\sub_ln851_reg_1855[7]_i_5_n_3 ));
  FDRE \sub_ln851_reg_1855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[0]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[10]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[11]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[7]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[11]_i_1_n_3 ,\sub_ln851_reg_1855_reg[11]_i_1_n_4 ,\sub_ln851_reg_1855_reg[11]_i_1_n_5 ,\sub_ln851_reg_1855_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[11]_i_1_n_7 ,\sub_ln851_reg_1855_reg[11]_i_1_n_8 ,\sub_ln851_reg_1855_reg[11]_i_1_n_9 ,\sub_ln851_reg_1855_reg[11]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[11]_i_2_n_3 ,\sub_ln851_reg_1855[11]_i_3_n_3 ,\sub_ln851_reg_1855[11]_i_4_n_3 ,\sub_ln851_reg_1855[11]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[12]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[13]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[14]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[15]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[11]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[15]_i_1_n_3 ,\sub_ln851_reg_1855_reg[15]_i_1_n_4 ,\sub_ln851_reg_1855_reg[15]_i_1_n_5 ,\sub_ln851_reg_1855_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[15]_i_1_n_7 ,\sub_ln851_reg_1855_reg[15]_i_1_n_8 ,\sub_ln851_reg_1855_reg[15]_i_1_n_9 ,\sub_ln851_reg_1855_reg[15]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[15]_i_2_n_3 ,\sub_ln851_reg_1855[15]_i_3_n_3 ,\sub_ln851_reg_1855[15]_i_4_n_3 ,\sub_ln851_reg_1855[15]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[16]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[17]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[18]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[19]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[15]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[19]_i_1_n_3 ,\sub_ln851_reg_1855_reg[19]_i_1_n_4 ,\sub_ln851_reg_1855_reg[19]_i_1_n_5 ,\sub_ln851_reg_1855_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[19]_i_1_n_7 ,\sub_ln851_reg_1855_reg[19]_i_1_n_8 ,\sub_ln851_reg_1855_reg[19]_i_1_n_9 ,\sub_ln851_reg_1855_reg[19]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[19]_i_2_n_3 ,\sub_ln851_reg_1855[19]_i_3_n_3 ,\sub_ln851_reg_1855[19]_i_4_n_3 ,\sub_ln851_reg_1855[19]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[1]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[21]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[20]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[21]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[21]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[19]_i_1_n_3 ),
        .CO({\NLW_sub_ln851_reg_1855_reg[21]_i_1_CO_UNCONNECTED [3:1],\sub_ln851_reg_1855_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln851_reg_1855_reg[21]_i_1_O_UNCONNECTED [3:2],\sub_ln851_reg_1855_reg[21]_i_1_n_9 ,\sub_ln851_reg_1855_reg[21]_i_1_n_10 }),
        .S({1'b0,1'b0,\sub_ln851_reg_1855[21]_i_2_n_3 ,\sub_ln851_reg_1855[21]_i_3_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[2]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln851_reg_1855_reg[3]_i_1_n_3 ,\sub_ln851_reg_1855_reg[3]_i_1_n_4 ,\sub_ln851_reg_1855_reg[3]_i_1_n_5 ,\sub_ln851_reg_1855_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln851_reg_1855_reg[3]_i_1_n_7 ,\sub_ln851_reg_1855_reg[3]_i_1_n_8 ,\sub_ln851_reg_1855_reg[3]_i_1_n_9 ,\sub_ln851_reg_1855_reg[3]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[3]_i_2_n_3 ,\sub_ln851_reg_1855[3]_i_3_n_3 ,\sub_ln851_reg_1855[3]_i_4_n_3 ,rhs_reg_1791[0]}));
  FDRE \sub_ln851_reg_1855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[4]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[5]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[6]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[7]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[3]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[7]_i_1_n_3 ,\sub_ln851_reg_1855_reg[7]_i_1_n_4 ,\sub_ln851_reg_1855_reg[7]_i_1_n_5 ,\sub_ln851_reg_1855_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[7]_i_1_n_7 ,\sub_ln851_reg_1855_reg[7]_i_1_n_8 ,\sub_ln851_reg_1855_reg[7]_i_1_n_9 ,\sub_ln851_reg_1855_reg[7]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[7]_i_2_n_3 ,\sub_ln851_reg_1855[7]_i_3_n_3 ,\sub_ln851_reg_1855[7]_i_4_n_3 ,\sub_ln851_reg_1855[7]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[8]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[9]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .Q(tmp_reg_1703[10]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .Q(tmp_reg_1703[11]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .Q(tmp_reg_1703[12]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .Q(tmp_reg_1703[13]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .Q(tmp_reg_1703[14]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .Q(tmp_reg_1703[15]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .Q(tmp_reg_1703[16]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .Q(tmp_reg_1703[17]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .Q(tmp_reg_1703[18]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .Q(tmp_reg_1703[19]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .Q(tmp_reg_1703[1]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .Q(tmp_reg_1703[20]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .Q(tmp_reg_1703[21]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .Q(tmp_reg_1703[22]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .Q(tmp_reg_1703[23]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .Q(tmp_reg_1703[24]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .Q(tmp_reg_1703[25]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .Q(tmp_reg_1703[26]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .Q(tmp_reg_1703[27]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .Q(tmp_reg_1703[28]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .Q(tmp_reg_1703[29]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .Q(tmp_reg_1703[2]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .Q(tmp_reg_1703[30]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .Q(tmp_reg_1703[31]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .Q(tmp_reg_1703[32]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .Q(tmp_reg_1703[3]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .Q(tmp_reg_1703[4]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .Q(tmp_reg_1703[5]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .Q(tmp_reg_1703[6]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .Q(tmp_reg_1703[7]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .Q(tmp_reg_1703[8]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .Q(tmp_reg_1703[9]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .Q(trunc_ln300_reg_1756[0]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .Q(trunc_ln300_reg_1756[10]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .Q(trunc_ln300_reg_1756[11]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .Q(trunc_ln300_reg_1756[12]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .Q(trunc_ln300_reg_1756[13]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .Q(trunc_ln300_reg_1756[14]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .Q(trunc_ln300_reg_1756[15]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .Q(trunc_ln300_reg_1756[1]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .Q(trunc_ln300_reg_1756[2]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .Q(trunc_ln300_reg_1756[3]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .Q(trunc_ln300_reg_1756[4]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .Q(trunc_ln300_reg_1756[5]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .Q(trunc_ln300_reg_1756[6]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .Q(trunc_ln300_reg_1756[7]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .Q(trunc_ln300_reg_1756[8]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .Q(trunc_ln300_reg_1756[9]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .Q(trunc_ln301_reg_1766[0]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .Q(trunc_ln301_reg_1766[10]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .Q(trunc_ln301_reg_1766[11]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .Q(trunc_ln301_reg_1766[12]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .Q(trunc_ln301_reg_1766[13]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .Q(trunc_ln301_reg_1766[14]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .Q(trunc_ln301_reg_1766[15]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .Q(trunc_ln301_reg_1766[1]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .Q(trunc_ln301_reg_1766[2]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .Q(trunc_ln301_reg_1766[3]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .Q(trunc_ln301_reg_1766[4]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .Q(trunc_ln301_reg_1766[5]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .Q(trunc_ln301_reg_1766[6]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .Q(trunc_ln301_reg_1766[7]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .Q(trunc_ln301_reg_1766[8]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .Q(trunc_ln301_reg_1766[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln332_reg_1727[0]_i_1 
       (.I0(\select_ln332_1_reg_1722[0]_i_2_n_3 ),
        .I1(select_ln332_reg_17170),
        .I2(trunc_ln332_reg_1727),
        .O(\trunc_ln332_reg_1727[0]_i_1_n_3 ));
  FDRE \trunc_ln332_reg_1727_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln332_reg_1727[0]_i_1_n_3 ),
        .Q(trunc_ln332_reg_1727),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[12]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[12]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[13]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[13]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[14]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[14]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[15]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[15]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[16]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[16]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[17]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[17]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[18]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[18]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[19]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[19]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[20]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[20]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[21]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[21]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \trunc_ln389_reg_1922[22]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i216_i_reg_1840_reg[0]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[22]),
        .O(\trunc_ln389_reg_1922[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \trunc_ln389_reg_1922[23]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i216_i_reg_1840_reg[1]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[23]),
        .O(\trunc_ln389_reg_1922[23]_i_1_n_3 ));
  FDRE \trunc_ln389_reg_1922_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[12]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[12]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[13]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[13]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[14]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[14]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[15]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[15]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[16]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[16]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[17]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[17]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[18]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[18]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[19]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[19]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[20]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[20]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[21]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[21]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[22]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[22]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[23]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[23]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[0]),
        .Q(trunc_ln703_1_reg_1781[0]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[1]),
        .Q(trunc_ln703_1_reg_1781[1]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[2]),
        .Q(trunc_ln703_1_reg_1781[2]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[3]),
        .Q(trunc_ln703_1_reg_1781[3]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[4]),
        .Q(trunc_ln703_1_reg_1781[4]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[5]),
        .Q(trunc_ln703_1_reg_1781[5]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[6]),
        .Q(trunc_ln703_1_reg_1781[6]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[7]),
        .Q(trunc_ln703_1_reg_1781[7]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[8]),
        .Q(trunc_ln703_1_reg_1781[8]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[9]),
        .Q(trunc_ln703_1_reg_1781[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln728_reg_1966[1]_i_1 
       (.I0(grp_fu_1630_ce),
        .I1(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(trunc_ln728_reg_19660));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln728_reg_1966[0]),
        .Q(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln728_reg_1966[1]),
        .Q(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ));
  FDRE \trunc_ln728_reg_1966_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ),
        .Q(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ),
        .Q(trunc_ln728_reg_1966_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_19660),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .Q(trunc_ln728_reg_1966[0]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_19660),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .Q(trunc_ln728_reg_1966[1]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[0]),
        .Q(trunc_ln831_2_reg_2142[0]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[1]),
        .Q(trunc_ln831_2_reg_2142[1]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[2]),
        .Q(trunc_ln831_2_reg_2142[2]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[3]),
        .Q(trunc_ln831_2_reg_2142[3]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[4]),
        .Q(trunc_ln831_2_reg_2142[4]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[5]),
        .Q(trunc_ln831_2_reg_2142[5]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[6]),
        .Q(trunc_ln831_2_reg_2142[6]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[7]),
        .Q(trunc_ln831_2_reg_2142[7]),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [0]),
        .Q(\xnew_reg_1761_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [1]),
        .Q(\xnew_reg_1761_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [2]),
        .Q(\xnew_reg_1761_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [3]),
        .Q(\xnew_reg_1761_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [4]),
        .Q(\xnew_reg_1761_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [5]),
        .Q(\xnew_reg_1761_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [6]),
        .Q(\xnew_reg_1761_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [7]),
        .Q(\xnew_reg_1761_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [8]),
        .Q(\xnew_reg_1761_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [9]),
        .Q(\xnew_reg_1761_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [10]),
        .Q(\xnew_reg_1761_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [11]),
        .Q(\xnew_reg_1761_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [12]),
        .Q(\xnew_reg_1761_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [13]),
        .Q(\xnew_reg_1761_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [14]),
        .Q(\xnew_reg_1761_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [15]),
        .Q(\xnew_reg_1761_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [16]),
        .Q(\xnew_reg_1761_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [17]),
        .Q(\xnew_reg_1761_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [18]),
        .Q(\xnew_reg_1761_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [19]),
        .Q(\xnew_reg_1761_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [20]),
        .Q(\xnew_reg_1761_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [21]),
        .Q(\xnew_reg_1761_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [22]),
        .Q(\xnew_reg_1761_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [23]),
        .Q(\xnew_reg_1761_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [24]),
        .Q(\xnew_reg_1761_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [25]),
        .Q(\xnew_reg_1761_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [26]),
        .Q(\xnew_reg_1761_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [27]),
        .Q(\xnew_reg_1761_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [28]),
        .Q(\xnew_reg_1761_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [29]),
        .Q(\xnew_reg_1761_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [30]),
        .Q(\xnew_reg_1761_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln293_reg_1796_reg[32]_0 [31]),
        .Q(\xnew_reg_1761_reg_n_3_[63] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_10 
       (.I0(op2_assign_reg_1881[27]),
        .I1(op2_assign_reg_1881[26]),
        .O(\xor_ln882_reg_1933[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_11 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .O(\xor_ln882_reg_1933[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_13 
       (.I0(op2_assign_reg_1881[23]),
        .I1(op2_assign_reg_1881[22]),
        .O(\xor_ln882_reg_1933[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_14 
       (.I0(op2_assign_reg_1881[20]),
        .I1(op2_assign_reg_1881[21]),
        .O(\xor_ln882_reg_1933[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_15 
       (.I0(op2_assign_reg_1881[19]),
        .I1(op2_assign_reg_1881[18]),
        .O(\xor_ln882_reg_1933[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \xor_ln882_reg_1933[0]_i_16 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(op2_assign_reg_1881[16]),
        .I2(op2_assign_reg_1881[17]),
        .O(\xor_ln882_reg_1933[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_17 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .O(\xor_ln882_reg_1933[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_18 
       (.I0(op2_assign_reg_1881[21]),
        .I1(op2_assign_reg_1881[20]),
        .O(\xor_ln882_reg_1933[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_19 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .O(\xor_ln882_reg_1933[0]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'h21)) 
    \xor_ln882_reg_1933[0]_i_20 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(op2_assign_reg_1881[17]),
        .I2(op2_assign_reg_1881[16]),
        .O(\xor_ln882_reg_1933[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_22 
       (.I0(op2_assign_reg_1881[14]),
        .I1(ret_V_15_reg_1927[14]),
        .I2(ret_V_15_reg_1927[15]),
        .I3(op2_assign_reg_1881[15]),
        .O(\xor_ln882_reg_1933[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_23 
       (.I0(op2_assign_reg_1881[12]),
        .I1(ret_V_15_reg_1927[12]),
        .I2(ret_V_15_reg_1927[13]),
        .I3(op2_assign_reg_1881[13]),
        .O(\xor_ln882_reg_1933[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_24 
       (.I0(op2_assign_reg_1881[10]),
        .I1(ret_V_15_reg_1927[10]),
        .I2(ret_V_15_reg_1927[11]),
        .I3(op2_assign_reg_1881[11]),
        .O(\xor_ln882_reg_1933[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_25 
       (.I0(op2_assign_reg_1881[8]),
        .I1(ret_V_15_reg_1927[8]),
        .I2(ret_V_15_reg_1927[9]),
        .I3(op2_assign_reg_1881[9]),
        .O(\xor_ln882_reg_1933[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_26 
       (.I0(ret_V_15_reg_1927[15]),
        .I1(op2_assign_reg_1881[15]),
        .I2(ret_V_15_reg_1927[14]),
        .I3(op2_assign_reg_1881[14]),
        .O(\xor_ln882_reg_1933[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_27 
       (.I0(ret_V_15_reg_1927[13]),
        .I1(op2_assign_reg_1881[13]),
        .I2(ret_V_15_reg_1927[12]),
        .I3(op2_assign_reg_1881[12]),
        .O(\xor_ln882_reg_1933[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_28 
       (.I0(ret_V_15_reg_1927[11]),
        .I1(op2_assign_reg_1881[11]),
        .I2(ret_V_15_reg_1927[10]),
        .I3(op2_assign_reg_1881[10]),
        .O(\xor_ln882_reg_1933[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_29 
       (.I0(ret_V_15_reg_1927[9]),
        .I1(op2_assign_reg_1881[9]),
        .I2(ret_V_15_reg_1927[8]),
        .I3(op2_assign_reg_1881[8]),
        .O(\xor_ln882_reg_1933[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_30 
       (.I0(op2_assign_reg_1881[6]),
        .I1(ret_V_15_reg_1927[6]),
        .I2(ret_V_15_reg_1927[7]),
        .I3(op2_assign_reg_1881[7]),
        .O(\xor_ln882_reg_1933[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_31 
       (.I0(op2_assign_reg_1881[4]),
        .I1(ret_V_15_reg_1927[4]),
        .I2(ret_V_15_reg_1927[5]),
        .I3(op2_assign_reg_1881[5]),
        .O(\xor_ln882_reg_1933[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_32 
       (.I0(op2_assign_reg_1881[2]),
        .I1(ret_V_15_reg_1927[2]),
        .I2(ret_V_15_reg_1927[3]),
        .I3(op2_assign_reg_1881[3]),
        .O(\xor_ln882_reg_1933[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_33 
       (.I0(op2_assign_reg_1881[0]),
        .I1(ret_V_15_reg_1927[0]),
        .I2(ret_V_15_reg_1927[1]),
        .I3(op2_assign_reg_1881[1]),
        .O(\xor_ln882_reg_1933[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_34 
       (.I0(ret_V_15_reg_1927[7]),
        .I1(op2_assign_reg_1881[7]),
        .I2(ret_V_15_reg_1927[6]),
        .I3(op2_assign_reg_1881[6]),
        .O(\xor_ln882_reg_1933[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_35 
       (.I0(ret_V_15_reg_1927[5]),
        .I1(op2_assign_reg_1881[5]),
        .I2(ret_V_15_reg_1927[4]),
        .I3(op2_assign_reg_1881[4]),
        .O(\xor_ln882_reg_1933[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_36 
       (.I0(ret_V_15_reg_1927[3]),
        .I1(op2_assign_reg_1881[3]),
        .I2(ret_V_15_reg_1927[2]),
        .I3(op2_assign_reg_1881[2]),
        .O(\xor_ln882_reg_1933[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_37 
       (.I0(ret_V_15_reg_1927[1]),
        .I1(op2_assign_reg_1881[1]),
        .I2(ret_V_15_reg_1927[0]),
        .I3(op2_assign_reg_1881[0]),
        .O(\xor_ln882_reg_1933[0]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln882_reg_1933[0]_i_4 
       (.I0(op2_assign_reg_1881[30]),
        .I1(op2_assign_reg_1881[31]),
        .O(\xor_ln882_reg_1933[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_5 
       (.I0(op2_assign_reg_1881[29]),
        .I1(op2_assign_reg_1881[28]),
        .O(\xor_ln882_reg_1933[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_6 
       (.I0(op2_assign_reg_1881[26]),
        .I1(op2_assign_reg_1881[27]),
        .O(\xor_ln882_reg_1933[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_7 
       (.I0(op2_assign_reg_1881[25]),
        .I1(op2_assign_reg_1881[24]),
        .O(\xor_ln882_reg_1933[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_8 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\xor_ln882_reg_1933[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_9 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .O(\xor_ln882_reg_1933[0]_i_9_n_3 ));
  FDRE \xor_ln882_reg_1933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(xor_ln882_fu_1036_p2),
        .Q(xor_ln882_reg_1933),
        .R(1'b0));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_1 
       (.CI(icmp_ln882_1_fu_1031_p2),
        .CO(\NLW_xor_ln882_reg_1933_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln882_reg_1933_reg[0]_i_1_O_UNCONNECTED [3:1],xor_ln882_fu_1036_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_12 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_21_n_3 ),
        .CO({\xor_ln882_reg_1933_reg[0]_i_12_n_3 ,\xor_ln882_reg_1933_reg[0]_i_12_n_4 ,\xor_ln882_reg_1933_reg[0]_i_12_n_5 ,\xor_ln882_reg_1933_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_22_n_3 ,\xor_ln882_reg_1933[0]_i_23_n_3 ,\xor_ln882_reg_1933[0]_i_24_n_3 ,\xor_ln882_reg_1933[0]_i_25_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_26_n_3 ,\xor_ln882_reg_1933[0]_i_27_n_3 ,\xor_ln882_reg_1933[0]_i_28_n_3 ,\xor_ln882_reg_1933[0]_i_29_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_2 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_3_n_3 ),
        .CO({icmp_ln882_1_fu_1031_p2,\xor_ln882_reg_1933_reg[0]_i_2_n_4 ,\xor_ln882_reg_1933_reg[0]_i_2_n_5 ,\xor_ln882_reg_1933_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_4_n_3 ,\xor_ln882_reg_1933[0]_i_5_n_3 ,\xor_ln882_reg_1933[0]_i_6_n_3 ,\xor_ln882_reg_1933[0]_i_7_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_8_n_3 ,\xor_ln882_reg_1933[0]_i_9_n_3 ,\xor_ln882_reg_1933[0]_i_10_n_3 ,\xor_ln882_reg_1933[0]_i_11_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\xor_ln882_reg_1933_reg[0]_i_21_n_3 ,\xor_ln882_reg_1933_reg[0]_i_21_n_4 ,\xor_ln882_reg_1933_reg[0]_i_21_n_5 ,\xor_ln882_reg_1933_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_30_n_3 ,\xor_ln882_reg_1933[0]_i_31_n_3 ,\xor_ln882_reg_1933[0]_i_32_n_3 ,\xor_ln882_reg_1933[0]_i_33_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_34_n_3 ,\xor_ln882_reg_1933[0]_i_35_n_3 ,\xor_ln882_reg_1933[0]_i_36_n_3 ,\xor_ln882_reg_1933[0]_i_37_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_3 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_12_n_3 ),
        .CO({\xor_ln882_reg_1933_reg[0]_i_3_n_3 ,\xor_ln882_reg_1933_reg[0]_i_3_n_4 ,\xor_ln882_reg_1933_reg[0]_i_3_n_5 ,\xor_ln882_reg_1933_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_13_n_3 ,\xor_ln882_reg_1933[0]_i_14_n_3 ,\xor_ln882_reg_1933[0]_i_15_n_3 ,\xor_ln882_reg_1933[0]_i_16_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_17_n_3 ,\xor_ln882_reg_1933[0]_i_18_n_3 ,\xor_ln882_reg_1933[0]_i_19_n_3 ,\xor_ln882_reg_1933[0]_i_20_n_3 }));
  FDRE \ynew_reg_1776_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[0]),
        .Q(ynew_reg_1776_reg[0]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[1]),
        .Q(ynew_reg_1776_reg[1]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[2]),
        .Q(ynew_reg_1776_reg[2]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[3]),
        .Q(ynew_reg_1776_reg[3]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[4]),
        .Q(ynew_reg_1776_reg[4]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[5]),
        .Q(ynew_reg_1776_reg[5]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[6]),
        .Q(ynew_reg_1776_reg[6]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[7]),
        .Q(ynew_reg_1776_reg[7]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[8]),
        .Q(ynew_reg_1776_reg[8]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[9]),
        .Q(ynew_reg_1776_reg[9]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[10]),
        .Q(ynew_reg_1776_reg[10]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[11]),
        .Q(ynew_reg_1776_reg[11]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[12]),
        .Q(ynew_reg_1776_reg[12]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[13]),
        .Q(ynew_reg_1776_reg[13]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[14]),
        .Q(ynew_reg_1776_reg[14]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[15]),
        .Q(ynew_reg_1776_reg[15]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[16]),
        .Q(ynew_reg_1776_reg[16]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[17]),
        .Q(ynew_reg_1776_reg[17]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[18]),
        .Q(ynew_reg_1776_reg[18]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[19]),
        .Q(ynew_reg_1776_reg[19]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[20]),
        .Q(ynew_reg_1776_reg[20]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[21]),
        .Q(ynew_reg_1776_reg[21]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[22]),
        .Q(ynew_reg_1776_reg[22]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[23]),
        .Q(ynew_reg_1776_reg[23]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[24]),
        .Q(ynew_reg_1776_reg[24]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[25]),
        .Q(ynew_reg_1776_reg[25]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[26]),
        .Q(ynew_reg_1776_reg[26]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[27]),
        .Q(ynew_reg_1776_reg[27]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[28]),
        .Q(ynew_reg_1776_reg[28]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[29]),
        .Q(ynew_reg_1776_reg[29]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[30]),
        .Q(ynew_reg_1776_reg[30]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[31]),
        .Q(ynew_reg_1776_reg[31]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0
   (we02,
    D,
    q1,
    ram1_reg,
    q2,
    trunc_ln332_reg_1727,
    ram1_reg_0,
    ram1_reg_1,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    ram1_reg_2,
    ap_enable_reg_pp1_iter9,
    ap_block_pp1_stage0_11001,
    ram1_reg_3,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ,
    ram1_reg_4,
    ram1_reg_5,
    out,
    ram1_reg_6,
    ram1_reg_7,
    ap_clk,
    addr0,
    addr1,
    d0,
    ce0,
    addr2);
  output we02;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg;
  output [7:0]q2;
  input trunc_ln332_reg_1727;
  input ram1_reg_0;
  input ram1_reg_1;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input ram1_reg_2;
  input ap_enable_reg_pp1_iter9;
  input ap_block_pp1_stage0_11001;
  input ram1_reg_3;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  input ram1_reg_4;
  input ram1_reg_5;
  input [1:0]out;
  input ram1_reg_6;
  input ram1_reg_7;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]d0;
  input ce0;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [7:0]ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire trunc_ln332_reg_1727;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_20 resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.D(D),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(ce0),
        .d0(d0),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .p_69_in(p_69_in),
        .q1(q1),
        .q2(q2),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .ram1_reg_6(ram1_reg_5),
        .ram1_reg_7(ram1_reg_6),
        .ram1_reg_8(ram1_reg_7),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_17
   (\icmp_ln332_reg_1713_reg[0] ,
    ce0,
    \first_row_index_5_reg_415_reg[17] ,
    \first_row_index_5_reg_415_reg[12] ,
    \first_row_index_5_reg_415_reg[5] ,
    \first_row_index_5_reg_415_reg[2] ,
    addr0,
    q1,
    q2,
    ram1_reg,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    trunc_ln332_reg_1727,
    ap_block_pp1_stage0_11001,
    Q,
    in_mat_data_empty_n,
    ram1_reg_0,
    ram1_reg_1,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    we02,
    ram1_reg_2,
    ap_enable_reg_pp1_iter9,
    ram1_reg_3,
    out,
    ram1_reg_4,
    select_ln332_reg_1717,
    ap_clk,
    addr1,
    d0,
    addr2);
  output \icmp_ln332_reg_1713_reg[0] ;
  output ce0;
  output \first_row_index_5_reg_415_reg[17] ;
  output \first_row_index_5_reg_415_reg[12] ;
  output \first_row_index_5_reg_415_reg[5] ;
  output \first_row_index_5_reg_415_reg[2] ;
  output [6:0]addr0;
  output [7:0]q1;
  output [7:0]q2;
  input ram1_reg;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input trunc_ln332_reg_1727;
  input ap_block_pp1_stage0_11001;
  input [0:0]Q;
  input in_mat_data_empty_n;
  input ram1_reg_0;
  input ram1_reg_1;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input we02;
  input ram1_reg_2;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_3;
  input [30:0]out;
  input [6:0]ram1_reg_4;
  input [6:0]select_ln332_reg_1717;
  input ap_clk;
  input [6:0]addr1;
  input [7:0]d0;
  input [6:0]addr2;

  wire [0:0]Q;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire \first_row_index_5_reg_415_reg[12] ;
  wire \first_row_index_5_reg_415_reg[17] ;
  wire \first_row_index_5_reg_415_reg[2] ;
  wire \first_row_index_5_reg_415_reg[5] ;
  wire \icmp_ln332_reg_1713_reg[0] ;
  wire in_mat_data_empty_n;
  wire not_cmp_i_i176_reg_19960;
  wire [30:0]out;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire [6:0]ram1_reg_4;
  wire [6:0]select_ln332_reg_1717;
  wire trunc_ln332_reg_1727;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_19 resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(ce0),
        .d0(d0),
        .\first_row_index_5_reg_415_reg[12] (\first_row_index_5_reg_415_reg[12] ),
        .\first_row_index_5_reg_415_reg[17] (\first_row_index_5_reg_415_reg[17] ),
        .\first_row_index_5_reg_415_reg[2] (\first_row_index_5_reg_415_reg[2] ),
        .\first_row_index_5_reg_415_reg[5] (\first_row_index_5_reg_415_reg[5] ),
        .\icmp_ln332_reg_1713_reg[0] (\icmp_ln332_reg_1713_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .q1(q1),
        .q2(q2),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .select_ln332_reg_1717(select_ln332_reg_1717),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_18
   (ap_block_pp1_stage0_11001,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    D,
    q1,
    ram1_reg,
    q2,
    not_cmp_i_i176_reg_19960,
    ram1_reg_0,
    ram1_reg_1,
    we02,
    ap_enable_reg_pp1_iter9,
    ram1_reg_2,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    \ret_V_17_reg_1990_reg[1] ,
    \ret_V_17_reg_1990_reg[1]_0 ,
    cmp89_reg_1874,
    and_ln406_reg_1947_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    ram0_reg_i_29,
    ram0_reg_i_29_0,
    and_ln486_reg_1981_pp1_iter16_reg,
    and_ln487_reg_1977_pp1_iter16_reg,
    icmp_ln489_reg_1951_pp1_iter16_reg,
    ram1_reg_3,
    ram1_reg_4,
    out,
    ram1_reg_5,
    ram1_reg_6,
    ap_clk,
    addr0,
    addr1,
    ram1_reg_7,
    addr2);
  output ap_block_pp1_stage0_11001;
  output ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg;
  output [7:0]q2;
  output not_cmp_i_i176_reg_19960;
  input ram1_reg_0;
  input ram1_reg_1;
  input we02;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_2;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input \ret_V_17_reg_1990_reg[1] ;
  input \ret_V_17_reg_1990_reg[1]_0 ;
  input cmp89_reg_1874;
  input and_ln406_reg_1947_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input ram0_reg_i_29;
  input ram0_reg_i_29_0;
  input and_ln486_reg_1981_pp1_iter16_reg;
  input and_ln487_reg_1977_pp1_iter16_reg;
  input icmp_ln489_reg_1951_pp1_iter16_reg;
  input ram1_reg_3;
  input ram1_reg_4;
  input [1:0]out;
  input ram1_reg_5;
  input ram1_reg_6;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]ram1_reg_7;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire cmp89_reg_1874;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire in_mat_data_empty_n;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire out_mat_data_full_n;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_29;
  wire ram0_reg_i_29_0;
  wire [7:0]ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire [7:0]ram1_reg_7;
  wire \ret_V_17_reg_1990_reg[1] ;
  wire \ret_V_17_reg_1990_reg[1]_0 ;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.D(D),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .and_ln406_reg_1947_pp1_iter6_reg(and_ln406_reg_1947_pp1_iter6_reg),
        .and_ln486_reg_1981_pp1_iter16_reg(and_ln486_reg_1981_pp1_iter16_reg),
        .and_ln487_reg_1977_pp1_iter16_reg(and_ln487_reg_1977_pp1_iter16_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .cmp89_reg_1874(cmp89_reg_1874),
        .\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 (ap_block_pp1_stage0_11001),
        .icmp_ln489_reg_1951_pp1_iter16_reg(icmp_ln489_reg_1951_pp1_iter16_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_69_in(p_69_in),
        .q1(q1),
        .q2(q2),
        .ram0_reg_i_29_0(ram0_reg_i_29),
        .ram0_reg_i_29_1(ram0_reg_i_29_0),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .ram1_reg_6(ram1_reg_5),
        .ram1_reg_7(ram1_reg_6),
        .ram1_reg_8(ram1_reg_7),
        .\ret_V_17_reg_1990_reg[1] (\ret_V_17_reg_1990_reg[1] ),
        .\ret_V_17_reg_1990_reg[1]_0 (\ret_V_17_reg_1990_reg[1]_0 ),
        .we02(we02));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram
   (\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    D,
    q1,
    ram1_reg_0,
    q2,
    not_cmp_i_i176_reg_19960,
    ram1_reg_1,
    ram1_reg_2,
    we02,
    ap_enable_reg_pp1_iter9,
    ram1_reg_3,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    \ret_V_17_reg_1990_reg[1] ,
    \ret_V_17_reg_1990_reg[1]_0 ,
    cmp89_reg_1874,
    and_ln406_reg_1947_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    ram0_reg_i_29_0,
    ram0_reg_i_29_1,
    and_ln486_reg_1981_pp1_iter16_reg,
    and_ln487_reg_1977_pp1_iter16_reg,
    icmp_ln489_reg_1951_pp1_iter16_reg,
    ram1_reg_4,
    ram1_reg_5,
    out,
    ram1_reg_6,
    ram1_reg_7,
    ap_clk,
    addr0,
    addr1,
    ram1_reg_8,
    addr2);
  output \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ;
  output ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg_0;
  output [7:0]q2;
  output not_cmp_i_i176_reg_19960;
  input ram1_reg_1;
  input ram1_reg_2;
  input we02;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_3;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input \ret_V_17_reg_1990_reg[1] ;
  input \ret_V_17_reg_1990_reg[1]_0 ;
  input cmp89_reg_1874;
  input and_ln406_reg_1947_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input ram0_reg_i_29_0;
  input ram0_reg_i_29_1;
  input and_ln486_reg_1981_pp1_iter16_reg;
  input and_ln487_reg_1977_pp1_iter16_reg;
  input icmp_ln489_reg_1951_pp1_iter16_reg;
  input ram1_reg_4;
  input ram1_reg_5;
  input [1:0]out;
  input ram1_reg_6;
  input ram1_reg_7;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]ram1_reg_8;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire cmp89_reg_1874;
  wire \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire in_mat_data_empty_n;
  wire line_buffer_V_2_0_ce0;
  wire line_buffer_V_2_0_ce1;
  wire line_buffer_V_2_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire out_mat_data_full_n;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_29_0;
  wire ram0_reg_i_29_1;
  wire ram0_reg_i_35_n_3;
  wire [7:0]ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire [7:0]ram1_reg_8;
  wire \ret_V_17_reg_1990_reg[1] ;
  wire \ret_V_17_reg_1990_reg[1]_0 ;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [0]),
        .O(ram1_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [1]),
        .O(ram1_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [2]),
        .O(ram1_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [3]),
        .O(ram1_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [4]),
        .O(ram1_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [5]),
        .O(ram1_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [6]),
        .O(ram1_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_2 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [7]),
        .O(ram1_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram1_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_2_0_we0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({line_buffer_V_2_0_ce0,line_buffer_V_2_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_i_1__1
       (.I0(not_cmp_i_i176_reg_19960),
        .I1(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I2(ram1_reg_1),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .O(line_buffer_V_2_0_we0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram0_reg_i_28
       (.I0(ram1_reg_4),
        .I1(ram1_reg_5),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram1_reg_6),
        .I5(ram1_reg_7),
        .O(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    ram0_reg_i_29
       (.I0(\ret_V_17_reg_1990_reg[1]_0 ),
        .I1(cmp89_reg_1874),
        .I2(and_ln406_reg_1947_pp1_iter6_reg),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(in_mat_data_empty_n),
        .I5(ram0_reg_i_35_n_3),
        .O(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h0000000000F10000)) 
    ram0_reg_i_2__1
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I1(ram1_reg_2),
        .I2(we02),
        .I3(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp1_iter9),
        .I5(ram1_reg_3),
        .O(line_buffer_V_2_0_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_i_3
       (.I0(ram1_reg_1),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .O(line_buffer_V_2_0_ce0));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    ram0_reg_i_35
       (.I0(out_mat_data_full_n),
        .I1(ram0_reg_i_29_0),
        .I2(ram0_reg_i_29_1),
        .I3(and_ln486_reg_1981_pp1_iter16_reg),
        .I4(and_ln487_reg_1977_pp1_iter16_reg),
        .I5(icmp_ln489_reg_1951_pp1_iter16_reg),
        .O(ram0_reg_i_35_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram1_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_2_0_we0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({line_buffer_V_2_0_ce0,line_buffer_V_2_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    \ret_V_17_reg_1990[0]_i_1 
       (.I0(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .I1(\ret_V_17_reg_1990_reg[1] ),
        .O(not_cmp_i_i176_reg_19960));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_19
   (\icmp_ln332_reg_1713_reg[0] ,
    ce0,
    \first_row_index_5_reg_415_reg[17] ,
    \first_row_index_5_reg_415_reg[12] ,
    \first_row_index_5_reg_415_reg[5] ,
    \first_row_index_5_reg_415_reg[2] ,
    addr0,
    q1,
    q2,
    ram1_reg_0,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    trunc_ln332_reg_1727,
    ap_block_pp1_stage0_11001,
    Q,
    in_mat_data_empty_n,
    ram1_reg_1,
    ram1_reg_2,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    we02,
    ram1_reg_3,
    ap_enable_reg_pp1_iter9,
    ram1_reg_4,
    out,
    ram1_reg_5,
    select_ln332_reg_1717,
    ap_clk,
    addr1,
    d0,
    addr2);
  output \icmp_ln332_reg_1713_reg[0] ;
  output ce0;
  output \first_row_index_5_reg_415_reg[17] ;
  output \first_row_index_5_reg_415_reg[12] ;
  output \first_row_index_5_reg_415_reg[5] ;
  output \first_row_index_5_reg_415_reg[2] ;
  output [6:0]addr0;
  output [7:0]q1;
  output [7:0]q2;
  input ram1_reg_0;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input trunc_ln332_reg_1727;
  input ap_block_pp1_stage0_11001;
  input [0:0]Q;
  input in_mat_data_empty_n;
  input ram1_reg_1;
  input ram1_reg_2;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input we02;
  input ram1_reg_3;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_4;
  input [30:0]out;
  input [6:0]ram1_reg_5;
  input [6:0]select_ln332_reg_1717;
  input ap_clk;
  input [6:0]addr1;
  input [7:0]d0;
  input [6:0]addr2;

  wire [0:0]Q;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire \first_row_index_5_reg_415_reg[12] ;
  wire \first_row_index_5_reg_415_reg[17] ;
  wire \first_row_index_5_reg_415_reg[2] ;
  wire \first_row_index_5_reg_415_reg[5] ;
  wire \icmp_ln332_reg_1713_reg[0] ;
  wire in_mat_data_empty_n;
  wire line_buffer_V_1_0_ce1;
  wire line_buffer_V_1_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [30:0]out;
  wire p_53_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_36_n_3;
  wire ram0_reg_i_37_n_3;
  wire ram0_reg_i_38_n_3;
  wire ram0_reg_i_39_n_3;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire [6:0]ram1_reg_5;
  wire [6:0]select_ln332_reg_1717;
  wire trunc_ln332_reg_1727;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_1_0_we0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram0_reg_i_1__0
       (.I0(p_53_in),
        .I1(ram1_reg_0),
        .I2(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I3(not_cmp_i_i176_reg_19960),
        .I4(trunc_ln332_reg_1727),
        .I5(\icmp_ln332_reg_1713_reg[0] ),
        .O(line_buffer_V_1_0_we0));
  LUT6 #(
    .INIT(64'hF4F44444F4444444)) 
    ram0_reg_i_25
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ram1_reg_0),
        .I2(Q),
        .I3(in_mat_data_empty_n),
        .I4(ram1_reg_1),
        .I5(ram1_reg_2),
        .O(ce0));
  LUT4 #(
    .INIT(16'hC800)) 
    ram0_reg_i_26
       (.I0(ram1_reg_2),
        .I1(ram1_reg_1),
        .I2(in_mat_data_empty_n),
        .I3(Q),
        .O(\icmp_ln332_reg_1713_reg[0] ));
  LUT6 #(
    .INIT(64'h00000A0000000E00)) 
    ram0_reg_i_2__0
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I1(we02),
        .I2(ram1_reg_3),
        .I3(ap_enable_reg_pp1_iter9),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ram1_reg_4),
        .O(line_buffer_V_1_0_ce1));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram0_reg_i_31
       (.I0(out[11]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(out[14]),
        .I4(ram0_reg_i_36_n_3),
        .O(\first_row_index_5_reg_415_reg[12] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram0_reg_i_32
       (.I0(out[1]),
        .I1(out[2]),
        .O(\first_row_index_5_reg_415_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_33
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[6]),
        .I3(out[5]),
        .O(\first_row_index_5_reg_415_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram0_reg_i_34
       (.I0(ram0_reg_i_37_n_3),
        .I1(out[16]),
        .I2(out[15]),
        .I3(out[18]),
        .I4(out[17]),
        .I5(ram0_reg_i_38_n_3),
        .O(\first_row_index_5_reg_415_reg[17] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_36
       (.I0(out[8]),
        .I1(out[7]),
        .I2(out[10]),
        .I3(out[9]),
        .O(ram0_reg_i_36_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_37
       (.I0(out[22]),
        .I1(out[21]),
        .I2(out[20]),
        .I3(out[19]),
        .O(ram0_reg_i_37_n_3));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram0_reg_i_38
       (.I0(out[27]),
        .I1(out[28]),
        .I2(out[29]),
        .I3(out[30]),
        .I4(ram0_reg_i_39_n_3),
        .O(ram0_reg_i_38_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_39
       (.I0(out[26]),
        .I1(out[25]),
        .I2(out[24]),
        .I3(out[23]),
        .O(ram0_reg_i_39_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_3__0
       (.I0(ram1_reg_5[6]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[6]),
        .O(addr0[6]));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    ram0_reg_i_3__1
       (.I0(\first_row_index_5_reg_415_reg[17] ),
        .I1(\first_row_index_5_reg_415_reg[5] ),
        .I2(out[0]),
        .I3(\first_row_index_5_reg_415_reg[2] ),
        .I4(\first_row_index_5_reg_415_reg[12] ),
        .O(p_53_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_4
       (.I0(ram1_reg_5[5]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[5]),
        .O(addr0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_5
       (.I0(ram1_reg_5[4]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[4]),
        .O(addr0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_6
       (.I0(ram1_reg_5[3]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[3]),
        .O(addr0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_7
       (.I0(ram1_reg_5[2]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_8
       (.I0(ram1_reg_5[1]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_9
       (.I0(ram1_reg_5[0]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[0]),
        .O(addr0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_1_0_we0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_20
   (we02,
    D,
    q1,
    ram1_reg_0,
    q2,
    trunc_ln332_reg_1727,
    ram1_reg_1,
    ram1_reg_2,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    ram1_reg_3,
    ap_enable_reg_pp1_iter9,
    ap_block_pp1_stage0_11001,
    ram1_reg_4,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ,
    ram1_reg_5,
    ram1_reg_6,
    out,
    ram1_reg_7,
    ram1_reg_8,
    ap_clk,
    addr0,
    addr1,
    d0,
    ce0,
    addr2);
  output we02;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg_0;
  output [7:0]q2;
  input trunc_ln332_reg_1727;
  input ram1_reg_1;
  input ram1_reg_2;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input ram1_reg_3;
  input ap_enable_reg_pp1_iter9;
  input ap_block_pp1_stage0_11001;
  input ram1_reg_4;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  input ram1_reg_5;
  input ram1_reg_6;
  input [1:0]out;
  input ram1_reg_7;
  input ram1_reg_8;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]d0;
  input ce0;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire line_buffer_V_0_0_ce1;
  wire line_buffer_V_0_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [7:0]ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire ram1_reg_8;
  wire trunc_ln332_reg_1727;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [0]),
        .O(ram1_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [1]),
        .O(ram1_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [2]),
        .O(ram1_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [3]),
        .O(ram1_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [4]),
        .O(ram1_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [5]),
        .O(ram1_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [6]),
        .O(ram1_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [7]),
        .O(ram1_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_0_we0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    ram0_reg_i_1
       (.I0(trunc_ln332_reg_1727),
        .I1(ram1_reg_1),
        .I2(ram1_reg_2),
        .I3(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I4(not_cmp_i_i176_reg_19960),
        .I5(we02),
        .O(line_buffer_V_0_0_we0));
  LUT6 #(
    .INIT(64'h0000010000000D00)) 
    ram0_reg_i_2
       (.I0(we02),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I2(ram1_reg_3),
        .I3(ap_enable_reg_pp1_iter9),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ram1_reg_4),
        .O(line_buffer_V_0_0_ce1));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram0_reg_i_27
       (.I0(ram1_reg_5),
        .I1(ram1_reg_6),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram1_reg_7),
        .I5(ram1_reg_8),
        .O(we02));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_0_we0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resize_1_0_128_128_32_32_1_2_s
   (ap_enable_reg_pp1_iter8,
    r_stage_reg_r_1,
    resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read,
    Q,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp1_iter17_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    \read_pixel_fu_162_reg[7] ,
    \trunc_ln831_2_reg_2142_reg[5] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg_0,
    in_mat_cols_c10_empty_n,
    in_mat_rows_c9_empty_n,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    out_mat_rows_c11_full_n,
    out_mat_cols_c12_full_n,
    out_mat_cols_c_empty_n,
    d0,
    D,
    \p_src_rows_read_reg_106_reg[31]_0 ,
    \p_src_cols_read_reg_111_reg[31]_0 ,
    \p_dst_rows_read_reg_96_reg[31]_0 ,
    \p_dst_cols_read_reg_101_reg[31]_0 );
  output ap_enable_reg_pp1_iter8;
  output r_stage_reg_r_1;
  output resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  output [0:0]Q;
  output resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp1_iter17_reg;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output [7:0]\read_pixel_fu_162_reg[7] ;
  output [7:0]\trunc_ln831_2_reg_2142_reg[5] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg_0;
  input in_mat_cols_c10_empty_n;
  input in_mat_rows_c9_empty_n;
  input resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input out_mat_rows_c11_full_n;
  input out_mat_cols_c12_full_n;
  input out_mat_cols_c_empty_n;
  input [7:0]d0;
  input [7:0]D;
  input [31:0]\p_src_rows_read_reg_106_reg[31]_0 ;
  input [31:0]\p_src_cols_read_reg_111_reg[31]_0 ;
  input [31:0]\p_dst_rows_read_reg_96_reg[31]_0 ;
  input [31:0]\p_dst_cols_read_reg_101_reg[31]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter17_reg;
  wire ap_enable_reg_pp1_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg_0;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_14;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_cols_c12_full_n;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_full_n;
  wire out_mat_rows_c11_full_n;
  wire [31:0]p_dst_cols_read_reg_101;
  wire [31:0]\p_dst_cols_read_reg_101_reg[31]_0 ;
  wire [31:0]p_dst_rows_read_reg_96;
  wire [31:0]\p_dst_rows_read_reg_96_reg[31]_0 ;
  wire [31:0]p_src_cols_read_reg_111;
  wire [31:0]\p_src_cols_read_reg_111_reg[31]_0 ;
  wire [31:0]p_src_rows_read_reg_106;
  wire [31:0]\p_src_rows_read_reg_106_reg[31]_0 ;
  wire r_stage_reg_r_1;
  wire [7:0]\read_pixel_fu_162_reg[7] ;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [7:0]\trunc_ln831_2_reg_2142_reg[5] ;

  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(Q),
        .I1(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg_0),
        .I2(in_mat_cols_c10_empty_n),
        .I3(in_mat_rows_c9_empty_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .O(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80
       (.D(ap_NS_fsm),
        .E(E),
        .Q(p_src_rows_read_reg_106),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter17_reg_0(ap_enable_reg_pp1_iter17_reg),
        .ap_enable_reg_pp1_iter8_reg_0(ap_enable_reg_pp1_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(d0),
        .grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\icmp_ln382_reg_1865_reg[0]_0 (grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_14),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(internal_empty_n_reg_2),
        .\loop_row_count_reg_1801_reg[31]_0 (p_dst_rows_read_reg_96),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state2,Q}),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .out_mat_data_full_n(out_mat_data_full_n),
        .r_stage_reg_r_1(r_stage_reg_r_1),
        .\read_pixel_fu_162_reg[7]_0 (\read_pixel_fu_162_reg[7] ),
        .\read_pixel_fu_162_reg[7]_1 (D),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read(resize_1_0_128_128_32_32_1_2_U0_in_mat_418_read),
        .\sext_ln293_reg_1796_reg[32]_0 (p_src_cols_read_reg_111),
        .\sext_ln382_reg_1845_reg[32]_0 (p_dst_cols_read_reg_101),
        .\trunc_ln831_2_reg_2142_reg[5]_0 (\trunc_ln831_2_reg_2142_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_14),
        .Q(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_rows_c11_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c12_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__9
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c_empty_n),
        .O(internal_empty_n_reg_1));
  FDRE \p_dst_cols_read_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [0]),
        .Q(p_dst_cols_read_reg_101[0]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [10]),
        .Q(p_dst_cols_read_reg_101[10]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [11]),
        .Q(p_dst_cols_read_reg_101[11]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [12]),
        .Q(p_dst_cols_read_reg_101[12]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [13]),
        .Q(p_dst_cols_read_reg_101[13]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [14]),
        .Q(p_dst_cols_read_reg_101[14]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [15]),
        .Q(p_dst_cols_read_reg_101[15]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [16]),
        .Q(p_dst_cols_read_reg_101[16]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [17]),
        .Q(p_dst_cols_read_reg_101[17]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [18]),
        .Q(p_dst_cols_read_reg_101[18]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [19]),
        .Q(p_dst_cols_read_reg_101[19]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [1]),
        .Q(p_dst_cols_read_reg_101[1]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [20]),
        .Q(p_dst_cols_read_reg_101[20]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [21]),
        .Q(p_dst_cols_read_reg_101[21]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [22]),
        .Q(p_dst_cols_read_reg_101[22]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [23]),
        .Q(p_dst_cols_read_reg_101[23]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [24]),
        .Q(p_dst_cols_read_reg_101[24]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [25]),
        .Q(p_dst_cols_read_reg_101[25]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [26]),
        .Q(p_dst_cols_read_reg_101[26]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [27]),
        .Q(p_dst_cols_read_reg_101[27]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [28]),
        .Q(p_dst_cols_read_reg_101[28]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [29]),
        .Q(p_dst_cols_read_reg_101[29]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [2]),
        .Q(p_dst_cols_read_reg_101[2]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [30]),
        .Q(p_dst_cols_read_reg_101[30]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [31]),
        .Q(p_dst_cols_read_reg_101[31]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [3]),
        .Q(p_dst_cols_read_reg_101[3]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [4]),
        .Q(p_dst_cols_read_reg_101[4]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [5]),
        .Q(p_dst_cols_read_reg_101[5]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [6]),
        .Q(p_dst_cols_read_reg_101[6]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [7]),
        .Q(p_dst_cols_read_reg_101[7]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [8]),
        .Q(p_dst_cols_read_reg_101[8]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [9]),
        .Q(p_dst_cols_read_reg_101[9]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [0]),
        .Q(p_dst_rows_read_reg_96[0]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [10]),
        .Q(p_dst_rows_read_reg_96[10]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [11]),
        .Q(p_dst_rows_read_reg_96[11]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [12]),
        .Q(p_dst_rows_read_reg_96[12]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [13]),
        .Q(p_dst_rows_read_reg_96[13]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [14]),
        .Q(p_dst_rows_read_reg_96[14]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [15]),
        .Q(p_dst_rows_read_reg_96[15]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [16]),
        .Q(p_dst_rows_read_reg_96[16]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [17]),
        .Q(p_dst_rows_read_reg_96[17]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [18]),
        .Q(p_dst_rows_read_reg_96[18]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [19]),
        .Q(p_dst_rows_read_reg_96[19]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [1]),
        .Q(p_dst_rows_read_reg_96[1]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [20]),
        .Q(p_dst_rows_read_reg_96[20]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [21]),
        .Q(p_dst_rows_read_reg_96[21]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [22]),
        .Q(p_dst_rows_read_reg_96[22]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [23]),
        .Q(p_dst_rows_read_reg_96[23]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [24]),
        .Q(p_dst_rows_read_reg_96[24]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [25]),
        .Q(p_dst_rows_read_reg_96[25]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [26]),
        .Q(p_dst_rows_read_reg_96[26]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [27]),
        .Q(p_dst_rows_read_reg_96[27]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [28]),
        .Q(p_dst_rows_read_reg_96[28]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [29]),
        .Q(p_dst_rows_read_reg_96[29]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [2]),
        .Q(p_dst_rows_read_reg_96[2]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [30]),
        .Q(p_dst_rows_read_reg_96[30]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [31]),
        .Q(p_dst_rows_read_reg_96[31]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [3]),
        .Q(p_dst_rows_read_reg_96[3]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [4]),
        .Q(p_dst_rows_read_reg_96[4]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [5]),
        .Q(p_dst_rows_read_reg_96[5]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [6]),
        .Q(p_dst_rows_read_reg_96[6]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [7]),
        .Q(p_dst_rows_read_reg_96[7]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [8]),
        .Q(p_dst_rows_read_reg_96[8]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [9]),
        .Q(p_dst_rows_read_reg_96[9]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [0]),
        .Q(p_src_cols_read_reg_111[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [10]),
        .Q(p_src_cols_read_reg_111[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [11]),
        .Q(p_src_cols_read_reg_111[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [12]),
        .Q(p_src_cols_read_reg_111[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [13]),
        .Q(p_src_cols_read_reg_111[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [14]),
        .Q(p_src_cols_read_reg_111[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [15]),
        .Q(p_src_cols_read_reg_111[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [16]),
        .Q(p_src_cols_read_reg_111[16]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [17]),
        .Q(p_src_cols_read_reg_111[17]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [18]),
        .Q(p_src_cols_read_reg_111[18]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [19]),
        .Q(p_src_cols_read_reg_111[19]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [1]),
        .Q(p_src_cols_read_reg_111[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [20]),
        .Q(p_src_cols_read_reg_111[20]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [21]),
        .Q(p_src_cols_read_reg_111[21]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [22]),
        .Q(p_src_cols_read_reg_111[22]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [23]),
        .Q(p_src_cols_read_reg_111[23]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [24]),
        .Q(p_src_cols_read_reg_111[24]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [25]),
        .Q(p_src_cols_read_reg_111[25]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [26]),
        .Q(p_src_cols_read_reg_111[26]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [27]),
        .Q(p_src_cols_read_reg_111[27]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [28]),
        .Q(p_src_cols_read_reg_111[28]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [29]),
        .Q(p_src_cols_read_reg_111[29]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [2]),
        .Q(p_src_cols_read_reg_111[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [30]),
        .Q(p_src_cols_read_reg_111[30]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [31]),
        .Q(p_src_cols_read_reg_111[31]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [3]),
        .Q(p_src_cols_read_reg_111[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [4]),
        .Q(p_src_cols_read_reg_111[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [5]),
        .Q(p_src_cols_read_reg_111[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [6]),
        .Q(p_src_cols_read_reg_111[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [7]),
        .Q(p_src_cols_read_reg_111[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [8]),
        .Q(p_src_cols_read_reg_111[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [9]),
        .Q(p_src_cols_read_reg_111[9]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [0]),
        .Q(p_src_rows_read_reg_106[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [10]),
        .Q(p_src_rows_read_reg_106[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [11]),
        .Q(p_src_rows_read_reg_106[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [12]),
        .Q(p_src_rows_read_reg_106[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [13]),
        .Q(p_src_rows_read_reg_106[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [14]),
        .Q(p_src_rows_read_reg_106[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [15]),
        .Q(p_src_rows_read_reg_106[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [16]),
        .Q(p_src_rows_read_reg_106[16]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [17]),
        .Q(p_src_rows_read_reg_106[17]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [18]),
        .Q(p_src_rows_read_reg_106[18]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [19]),
        .Q(p_src_rows_read_reg_106[19]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [1]),
        .Q(p_src_rows_read_reg_106[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [20]),
        .Q(p_src_rows_read_reg_106[20]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [21]),
        .Q(p_src_rows_read_reg_106[21]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [22]),
        .Q(p_src_rows_read_reg_106[22]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [23]),
        .Q(p_src_rows_read_reg_106[23]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [24]),
        .Q(p_src_rows_read_reg_106[24]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [25]),
        .Q(p_src_rows_read_reg_106[25]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [26]),
        .Q(p_src_rows_read_reg_106[26]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [27]),
        .Q(p_src_rows_read_reg_106[27]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [28]),
        .Q(p_src_rows_read_reg_106[28]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [29]),
        .Q(p_src_rows_read_reg_106[29]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [2]),
        .Q(p_src_rows_read_reg_106[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [30]),
        .Q(p_src_rows_read_reg_106[30]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [31]),
        .Q(p_src_rows_read_reg_106[31]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [3]),
        .Q(p_src_rows_read_reg_106[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [4]),
        .Q(p_src_rows_read_reg_106[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [5]),
        .Q(p_src_rows_read_reg_106[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [6]),
        .Q(p_src_rows_read_reg_106[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [7]),
        .Q(p_src_rows_read_reg_106[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [8]),
        .Q(p_src_rows_read_reg_106[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [9]),
        .Q(p_src_rows_read_reg_106[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_scaleCompute_17_42_20_48_16_1_s
   (\cmp7515_reg_1816_reg[0] ,
    \ap_return_int_reg_reg[41]_0 ,
    CO,
    ap_ce_reg_reg_0,
    grp_fu_1630_ce,
    Q,
    \inscale_int_reg_reg[47]_0 ,
    buff1_reg,
    D,
    \currindex_int_reg_reg[19]_0 ,
    output_rows_count_reg_427_reg,
    buff1_reg_0,
    buff1_reg_1,
    cmp7515_reg_1816,
    icmp_ln851_reg_1906,
    \icmp_ln851_reg_1906_reg[0]_i_2_0 ,
    shl_i_i_i216_i_reg_1840_reg,
    indexx_pre_V_1_reg_1835_reg,
    shl_i_i_i_i_i_reg_1830_reg,
    shl_i_i_i_i233_i_reg_1825,
    ap_clk);
  output \cmp7515_reg_1816_reg[0] ;
  output [41:0]\ap_return_int_reg_reg[41]_0 ;
  output [0:0]CO;
  output [0:0]ap_ce_reg_reg_0;
  input grp_fu_1630_ce;
  input [7:0]Q;
  input [47:0]\inscale_int_reg_reg[47]_0 ;
  input [9:0]buff1_reg;
  input [37:0]D;
  input [19:0]\currindex_int_reg_reg[19]_0 ;
  input [19:0]output_rows_count_reg_427_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input cmp7515_reg_1816;
  input icmp_ln851_reg_1906;
  input [21:0]\icmp_ln851_reg_1906_reg[0]_i_2_0 ;
  input [1:0]shl_i_i_i216_i_reg_1840_reg;
  input [2:0]indexx_pre_V_1_reg_1835_reg;
  input [28:0]shl_i_i_i_i_i_reg_1830_reg;
  input [29:0]shl_i_i_i_i233_i_reg_1825;
  input ap_clk;

  wire [0:0]CO;
  wire [37:0]D;
  wire [7:0]Q;
  wire [47:34]a_reg0;
  wire ap_ce_reg;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire [41:0]ap_return_int_reg;
  wire \ap_return_int_reg[23]_i_2_n_3 ;
  wire \ap_return_int_reg[23]_i_3_n_3 ;
  wire \ap_return_int_reg[23]_i_4_n_3 ;
  wire \ap_return_int_reg[27]_i_2_n_3 ;
  wire \ap_return_int_reg[27]_i_3_n_3 ;
  wire \ap_return_int_reg[27]_i_4_n_3 ;
  wire \ap_return_int_reg[27]_i_5_n_3 ;
  wire \ap_return_int_reg[31]_i_2_n_3 ;
  wire \ap_return_int_reg[31]_i_3_n_3 ;
  wire \ap_return_int_reg[31]_i_4_n_3 ;
  wire \ap_return_int_reg[31]_i_5_n_3 ;
  wire \ap_return_int_reg[35]_i_2_n_3 ;
  wire \ap_return_int_reg[35]_i_3_n_3 ;
  wire \ap_return_int_reg[35]_i_4_n_3 ;
  wire \ap_return_int_reg[35]_i_5_n_3 ;
  wire \ap_return_int_reg[39]_i_2_n_3 ;
  wire \ap_return_int_reg[39]_i_3_n_3 ;
  wire \ap_return_int_reg[39]_i_4_n_3 ;
  wire \ap_return_int_reg[39]_i_5_n_3 ;
  wire \ap_return_int_reg[41]_i_2_n_3 ;
  wire \ap_return_int_reg[41]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_6 ;
  wire [41:0]\ap_return_int_reg_reg[41]_0 ;
  wire \ap_return_int_reg_reg[41]_i_1_n_6 ;
  wire [41:22]b;
  wire [41:22]b_reg0;
  wire [9:0]buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire cmp7515_reg_1816;
  wire \cmp7515_reg_1816_reg[0] ;
  wire \cmp_i_i235_i_reg_1901[0]_i_11_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_12_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_13_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_14_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_15_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_16_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_17_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_18_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_20_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_21_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_22_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_23_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_24_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_25_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_26_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_27_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_29_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_30_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_31_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_32_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_33_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_34_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_35_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_36_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_38_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_39_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_40_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_41_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_42_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_43_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_44_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_45_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_47_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_48_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_49_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_4_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_50_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_51_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_52_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_53_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_54_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_55_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_56_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_57_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_58_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_59_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_5_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_60_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_61_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_62_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_6_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_7_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_8_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_9_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_2_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_2_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_6 ;
  wire [19:0]\currindex_int_reg_reg[19]_0 ;
  wire grp_fu_1630_ce;
  wire grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce;
  wire [19:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex;
  wire [47:17]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
  wire \icmp_ln1494_reg_1985[0]_i_11_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_12_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_13_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_14_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_15_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_16_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_17_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_18_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_20_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_21_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_22_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_23_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_24_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_25_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_26_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_27_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_29_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_30_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_31_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_32_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_33_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_34_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_35_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_36_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_38_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_39_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_40_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_41_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_42_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_43_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_44_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_45_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_47_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_48_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_49_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_4_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_50_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_51_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_52_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_53_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_54_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_55_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_56_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_57_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_58_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_59_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_5_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_60_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_61_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_62_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_6_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_7_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_8_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_9_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_2_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_2_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_6 ;
  wire icmp_ln851_fu_941_p2;
  wire icmp_ln851_reg_1906;
  wire \icmp_ln851_reg_1906[0]_i_10_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_11_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_12_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_13_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_14_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_15_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_16_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_17_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_18_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_4_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_5_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_6_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_7_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_8_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_9_n_3 ;
  wire [21:0]\icmp_ln851_reg_1906_reg[0]_i_2_0 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_4 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_5 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_6 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_3 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_4 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_5 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_6 ;
  wire [2:0]indexx_pre_V_1_reg_1835_reg;
  wire [47:17]inscale_int_reg;
  wire [47:0]\inscale_int_reg_reg[47]_0 ;
  wire mul_48ns_42s_74_5_0_U76_n_10;
  wire mul_48ns_42s_74_5_0_U76_n_11;
  wire mul_48ns_42s_74_5_0_U76_n_12;
  wire mul_48ns_42s_74_5_0_U76_n_13;
  wire mul_48ns_42s_74_5_0_U76_n_14;
  wire mul_48ns_42s_74_5_0_U76_n_15;
  wire mul_48ns_42s_74_5_0_U76_n_16;
  wire mul_48ns_42s_74_5_0_U76_n_17;
  wire mul_48ns_42s_74_5_0_U76_n_18;
  wire mul_48ns_42s_74_5_0_U76_n_19;
  wire mul_48ns_42s_74_5_0_U76_n_20;
  wire mul_48ns_42s_74_5_0_U76_n_21;
  wire mul_48ns_42s_74_5_0_U76_n_22;
  wire mul_48ns_42s_74_5_0_U76_n_23;
  wire mul_48ns_42s_74_5_0_U76_n_24;
  wire mul_48ns_42s_74_5_0_U76_n_25;
  wire mul_48ns_42s_74_5_0_U76_n_26;
  wire mul_48ns_42s_74_5_0_U76_n_27;
  wire mul_48ns_42s_74_5_0_U76_n_28;
  wire mul_48ns_42s_74_5_0_U76_n_29;
  wire mul_48ns_42s_74_5_0_U76_n_30;
  wire mul_48ns_42s_74_5_0_U76_n_31;
  wire mul_48ns_42s_74_5_0_U76_n_32;
  wire mul_48ns_42s_74_5_0_U76_n_33;
  wire mul_48ns_42s_74_5_0_U76_n_34;
  wire mul_48ns_42s_74_5_0_U76_n_35;
  wire mul_48ns_42s_74_5_0_U76_n_36;
  wire mul_48ns_42s_74_5_0_U76_n_37;
  wire mul_48ns_42s_74_5_0_U76_n_38;
  wire mul_48ns_42s_74_5_0_U76_n_39;
  wire mul_48ns_42s_74_5_0_U76_n_4;
  wire mul_48ns_42s_74_5_0_U76_n_40;
  wire mul_48ns_42s_74_5_0_U76_n_41;
  wire mul_48ns_42s_74_5_0_U76_n_42;
  wire mul_48ns_42s_74_5_0_U76_n_43;
  wire mul_48ns_42s_74_5_0_U76_n_44;
  wire mul_48ns_42s_74_5_0_U76_n_45;
  wire mul_48ns_42s_74_5_0_U76_n_46;
  wire mul_48ns_42s_74_5_0_U76_n_47;
  wire mul_48ns_42s_74_5_0_U76_n_48;
  wire mul_48ns_42s_74_5_0_U76_n_49;
  wire mul_48ns_42s_74_5_0_U76_n_5;
  wire mul_48ns_42s_74_5_0_U76_n_50;
  wire mul_48ns_42s_74_5_0_U76_n_51;
  wire mul_48ns_42s_74_5_0_U76_n_52;
  wire mul_48ns_42s_74_5_0_U76_n_53;
  wire mul_48ns_42s_74_5_0_U76_n_54;
  wire mul_48ns_42s_74_5_0_U76_n_55;
  wire mul_48ns_42s_74_5_0_U76_n_56;
  wire mul_48ns_42s_74_5_0_U76_n_57;
  wire mul_48ns_42s_74_5_0_U76_n_58;
  wire mul_48ns_42s_74_5_0_U76_n_59;
  wire mul_48ns_42s_74_5_0_U76_n_6;
  wire mul_48ns_42s_74_5_0_U76_n_60;
  wire mul_48ns_42s_74_5_0_U76_n_61;
  wire mul_48ns_42s_74_5_0_U76_n_62;
  wire mul_48ns_42s_74_5_0_U76_n_63;
  wire mul_48ns_42s_74_5_0_U76_n_64;
  wire mul_48ns_42s_74_5_0_U76_n_65;
  wire mul_48ns_42s_74_5_0_U76_n_66;
  wire mul_48ns_42s_74_5_0_U76_n_67;
  wire mul_48ns_42s_74_5_0_U76_n_68;
  wire mul_48ns_42s_74_5_0_U76_n_7;
  wire mul_48ns_42s_74_5_0_U76_n_8;
  wire mul_48ns_42s_74_5_0_U76_n_83;
  wire mul_48ns_42s_74_5_0_U76_n_84;
  wire mul_48ns_42s_74_5_0_U76_n_85;
  wire mul_48ns_42s_74_5_0_U76_n_9;
  wire [19:0]output_rows_count_reg_427_reg;
  wire [41:20]p_0_in;
  wire [73:32]r_V_1_reg_91_reg__0;
  wire r_V_1_reg_91_reg_n_61;
  wire r_V_1_reg_91_reg_n_62;
  wire r_V_1_reg_91_reg_n_63;
  wire r_V_1_reg_91_reg_n_64;
  wire r_V_1_reg_91_reg_n_65;
  wire r_V_1_reg_91_reg_n_66;
  wire r_V_1_reg_91_reg_n_67;
  wire r_V_1_reg_91_reg_n_68;
  wire r_V_1_reg_91_reg_n_69;
  wire r_V_1_reg_91_reg_n_70;
  wire r_V_1_reg_91_reg_n_71;
  wire r_V_1_reg_91_reg_n_72;
  wire r_V_1_reg_91_reg_n_73;
  wire r_V_1_reg_91_reg_n_74;
  wire r_V_1_reg_91_reg_n_75;
  wire r_V_1_reg_91_reg_n_76;
  wire r_V_1_reg_91_reg_n_77;
  wire r_V_1_reg_91_reg_n_78;
  wire r_V_1_reg_91_reg_n_79;
  wire r_V_1_reg_91_reg_n_80;
  wire r_V_1_reg_91_reg_n_81;
  wire r_V_1_reg_91_reg_n_82;
  wire r_V_1_reg_91_reg_n_83;
  wire r_V_1_reg_91_reg_n_84;
  wire r_V_1_reg_91_reg_n_85;
  wire [1:0]shl_i_i_i216_i_reg_1840_reg;
  wire [29:0]shl_i_i_i_i233_i_reg_1825;
  wire [28:0]shl_i_i_i_i_i_reg_1830_reg;
  wire [3:1]\NLW_ap_return_int_reg_reg[41]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_int_reg_reg[41]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln851_reg_1906_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln851_reg_1906_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_r_V_1_reg_91_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_91_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_91_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_1_reg_91_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_91_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_91_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_1_reg_91_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_1_reg_91_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_1_reg_91_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_1_reg_91_reg_PCOUT_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_2 
       (.I0(r_V_1_reg_91_reg__0[55]),
        .O(\ap_return_int_reg[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_3 
       (.I0(r_V_1_reg_91_reg__0[54]),
        .O(\ap_return_int_reg[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_4 
       (.I0(r_V_1_reg_91_reg__0[53]),
        .O(\ap_return_int_reg[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_2 
       (.I0(r_V_1_reg_91_reg__0[59]),
        .O(\ap_return_int_reg[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_3 
       (.I0(r_V_1_reg_91_reg__0[58]),
        .O(\ap_return_int_reg[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_4 
       (.I0(r_V_1_reg_91_reg__0[57]),
        .O(\ap_return_int_reg[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_5 
       (.I0(r_V_1_reg_91_reg__0[56]),
        .O(\ap_return_int_reg[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_2 
       (.I0(r_V_1_reg_91_reg__0[63]),
        .O(\ap_return_int_reg[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_3 
       (.I0(r_V_1_reg_91_reg__0[62]),
        .O(\ap_return_int_reg[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_4 
       (.I0(r_V_1_reg_91_reg__0[61]),
        .O(\ap_return_int_reg[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_5 
       (.I0(r_V_1_reg_91_reg__0[60]),
        .O(\ap_return_int_reg[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_2 
       (.I0(r_V_1_reg_91_reg__0[67]),
        .O(\ap_return_int_reg[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_3 
       (.I0(r_V_1_reg_91_reg__0[66]),
        .O(\ap_return_int_reg[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_4 
       (.I0(r_V_1_reg_91_reg__0[65]),
        .O(\ap_return_int_reg[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_5 
       (.I0(r_V_1_reg_91_reg__0[64]),
        .O(\ap_return_int_reg[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_2 
       (.I0(r_V_1_reg_91_reg__0[71]),
        .O(\ap_return_int_reg[39]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_3 
       (.I0(r_V_1_reg_91_reg__0[70]),
        .O(\ap_return_int_reg[39]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_4 
       (.I0(r_V_1_reg_91_reg__0[69]),
        .O(\ap_return_int_reg[39]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_5 
       (.I0(r_V_1_reg_91_reg__0[68]),
        .O(\ap_return_int_reg[39]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[41]_i_2 
       (.I0(r_V_1_reg_91_reg__0[73]),
        .O(\ap_return_int_reg[41]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[41]_i_3 
       (.I0(r_V_1_reg_91_reg__0[72]),
        .O(\ap_return_int_reg[41]_i_3_n_3 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[32]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[42]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[43]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[44]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[45]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[46]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[47]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[48]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[49]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[50]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[51]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[33]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[20]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[21]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[22]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[23]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[23]_i_1 
       (.CI(1'b0),
        .CO({\ap_return_int_reg_reg[23]_i_1_n_3 ,\ap_return_int_reg_reg[23]_i_1_n_4 ,\ap_return_int_reg_reg[23]_i_1_n_5 ,\ap_return_int_reg_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({r_V_1_reg_91_reg__0[55:53],1'b0}),
        .O(p_0_in[23:20]),
        .S({\ap_return_int_reg[23]_i_2_n_3 ,\ap_return_int_reg[23]_i_3_n_3 ,\ap_return_int_reg[23]_i_4_n_3 ,r_V_1_reg_91_reg__0[52]}));
  FDRE \ap_return_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[24]),
        .Q(ap_return_int_reg[24]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[25]),
        .Q(ap_return_int_reg[25]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[26]),
        .Q(ap_return_int_reg[26]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[27]),
        .Q(ap_return_int_reg[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[27]_i_1 
       (.CI(\ap_return_int_reg_reg[23]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[27]_i_1_n_3 ,\ap_return_int_reg_reg[27]_i_1_n_4 ,\ap_return_int_reg_reg[27]_i_1_n_5 ,\ap_return_int_reg_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_1_reg_91_reg__0[59:56]),
        .O(p_0_in[27:24]),
        .S({\ap_return_int_reg[27]_i_2_n_3 ,\ap_return_int_reg[27]_i_3_n_3 ,\ap_return_int_reg[27]_i_4_n_3 ,\ap_return_int_reg[27]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[28]),
        .Q(ap_return_int_reg[28]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[29]),
        .Q(ap_return_int_reg[29]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[34]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[30]),
        .Q(ap_return_int_reg[30]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[31]),
        .Q(ap_return_int_reg[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[31]_i_1 
       (.CI(\ap_return_int_reg_reg[27]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[31]_i_1_n_3 ,\ap_return_int_reg_reg[31]_i_1_n_4 ,\ap_return_int_reg_reg[31]_i_1_n_5 ,\ap_return_int_reg_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_1_reg_91_reg__0[63:60]),
        .O(p_0_in[31:28]),
        .S({\ap_return_int_reg[31]_i_2_n_3 ,\ap_return_int_reg[31]_i_3_n_3 ,\ap_return_int_reg[31]_i_4_n_3 ,\ap_return_int_reg[31]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[32]),
        .Q(ap_return_int_reg[32]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[33]),
        .Q(ap_return_int_reg[33]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[34]),
        .Q(ap_return_int_reg[34]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[35]),
        .Q(ap_return_int_reg[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[35]_i_1 
       (.CI(\ap_return_int_reg_reg[31]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[35]_i_1_n_3 ,\ap_return_int_reg_reg[35]_i_1_n_4 ,\ap_return_int_reg_reg[35]_i_1_n_5 ,\ap_return_int_reg_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_1_reg_91_reg__0[67:64]),
        .O(p_0_in[35:32]),
        .S({\ap_return_int_reg[35]_i_2_n_3 ,\ap_return_int_reg[35]_i_3_n_3 ,\ap_return_int_reg[35]_i_4_n_3 ,\ap_return_int_reg[35]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[36]),
        .Q(ap_return_int_reg[36]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[37]),
        .Q(ap_return_int_reg[37]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[38]),
        .Q(ap_return_int_reg[38]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[39]),
        .Q(ap_return_int_reg[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[39]_i_1 
       (.CI(\ap_return_int_reg_reg[35]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[39]_i_1_n_3 ,\ap_return_int_reg_reg[39]_i_1_n_4 ,\ap_return_int_reg_reg[39]_i_1_n_5 ,\ap_return_int_reg_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_1_reg_91_reg__0[71:68]),
        .O(p_0_in[39:36]),
        .S({\ap_return_int_reg[39]_i_2_n_3 ,\ap_return_int_reg[39]_i_3_n_3 ,\ap_return_int_reg[39]_i_4_n_3 ,\ap_return_int_reg[39]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[35]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[40]),
        .Q(ap_return_int_reg[40]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[41]),
        .Q(ap_return_int_reg[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[41]_i_1 
       (.CI(\ap_return_int_reg_reg[39]_i_1_n_3 ),
        .CO({\NLW_ap_return_int_reg_reg[41]_i_1_CO_UNCONNECTED [3:1],\ap_return_int_reg_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,r_V_1_reg_91_reg__0[72]}),
        .O({\NLW_ap_return_int_reg_reg[41]_i_1_O_UNCONNECTED [3:2],p_0_in[41:40]}),
        .S({1'b0,1'b0,\ap_return_int_reg[41]_i_2_n_3 ,\ap_return_int_reg[41]_i_3_n_3 }));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[36]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[37]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[38]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[39]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[40]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_1_reg_91_reg__0[41]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_11 
       (.I0(shl_i_i_i_i233_i_reg_1825[23]),
        .I1(shl_i_i_i_i233_i_reg_1825[22]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_12 
       (.I0(shl_i_i_i_i233_i_reg_1825[21]),
        .I1(shl_i_i_i_i233_i_reg_1825[20]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_13 
       (.I0(shl_i_i_i_i233_i_reg_1825[19]),
        .I1(shl_i_i_i_i233_i_reg_1825[18]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \cmp_i_i235_i_reg_1901[0]_i_14 
       (.I0(shl_i_i_i_i233_i_reg_1825[16]),
        .I1(p_0_in[40]),
        .I2(ap_return_int_reg[40]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(shl_i_i_i_i233_i_reg_1825[17]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_15 
       (.I0(shl_i_i_i_i233_i_reg_1825[22]),
        .I1(shl_i_i_i_i233_i_reg_1825[23]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_16 
       (.I0(shl_i_i_i_i233_i_reg_1825[20]),
        .I1(shl_i_i_i_i233_i_reg_1825[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_17 
       (.I0(shl_i_i_i_i233_i_reg_1825[18]),
        .I1(shl_i_i_i_i233_i_reg_1825[19]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAC0000AC53000053)) 
    \cmp_i_i235_i_reg_1901[0]_i_18 
       (.I0(p_0_in[40]),
        .I1(ap_return_int_reg[40]),
        .I2(ap_ce_reg),
        .I3(shl_i_i_i_i233_i_reg_1825[17]),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(shl_i_i_i_i233_i_reg_1825[16]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_20 
       (.I0(\ap_return_int_reg_reg[41]_0 [39]),
        .I1(shl_i_i_i_i233_i_reg_1825[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[15]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_21 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i233_i_reg_1825[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[13]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_22 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i233_i_reg_1825[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[11]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_23 
       (.I0(\ap_return_int_reg_reg[41]_0 [33]),
        .I1(shl_i_i_i_i233_i_reg_1825[8]),
        .I2(p_0_in[32]),
        .I3(ap_return_int_reg[32]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[9]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \cmp_i_i235_i_reg_1901[0]_i_24 
       (.I0(\ap_return_int_reg_reg[41]_0 [39]),
        .I1(shl_i_i_i_i233_i_reg_1825[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[15]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \cmp_i_i235_i_reg_1901[0]_i_25 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i233_i_reg_1825[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[13]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_26 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[34]),
        .I3(p_0_in[34]),
        .I4(shl_i_i_i_i233_i_reg_1825[10]),
        .I5(shl_i_i_i_i233_i_reg_1825[11]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_27 
       (.I0(\ap_return_int_reg_reg[41]_0 [33]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[32]),
        .I3(p_0_in[32]),
        .I4(shl_i_i_i_i233_i_reg_1825[8]),
        .I5(shl_i_i_i_i233_i_reg_1825[9]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_29 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(shl_i_i_i_i233_i_reg_1825[6]),
        .I2(p_0_in[30]),
        .I3(ap_return_int_reg[30]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[7]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_30 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i233_i_reg_1825[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[5]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_31 
       (.I0(\ap_return_int_reg_reg[41]_0 [27]),
        .I1(shl_i_i_i_i233_i_reg_1825[2]),
        .I2(p_0_in[26]),
        .I3(ap_return_int_reg[26]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[3]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_32 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i233_i_reg_1825[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_33 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[30]),
        .I3(p_0_in[30]),
        .I4(shl_i_i_i_i233_i_reg_1825[6]),
        .I5(shl_i_i_i_i233_i_reg_1825[7]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_34 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[28]),
        .I3(p_0_in[28]),
        .I4(shl_i_i_i_i233_i_reg_1825[4]),
        .I5(shl_i_i_i_i233_i_reg_1825[5]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_35 
       (.I0(\ap_return_int_reg_reg[41]_0 [27]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[26]),
        .I3(p_0_in[26]),
        .I4(shl_i_i_i_i233_i_reg_1825[2]),
        .I5(shl_i_i_i_i233_i_reg_1825[3]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_36 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[24]),
        .I3(p_0_in[24]),
        .I4(shl_i_i_i_i233_i_reg_1825[0]),
        .I5(shl_i_i_i_i233_i_reg_1825[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \cmp_i_i235_i_reg_1901[0]_i_38 
       (.I0(shl_i_i_i216_i_reg_1840_reg[0]),
        .I1(p_0_in[22]),
        .I2(ap_return_int_reg[22]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [23]),
        .I5(shl_i_i_i216_i_reg_1840_reg[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_39 
       (.I0(ap_return_int_reg[21]),
        .I1(p_0_in[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h1BFF0000)) 
    \cmp_i_i235_i_reg_1901[0]_i_4 
       (.I0(ap_ce_reg),
        .I1(ap_return_int_reg[41]),
        .I2(p_0_in[41]),
        .I3(shl_i_i_i_i233_i_reg_1825[28]),
        .I4(shl_i_i_i_i233_i_reg_1825[29]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_40 
       (.I0(ap_return_int_reg[18]),
        .I1(r_V_1_reg_91_reg__0[50]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[19]),
        .I4(r_V_1_reg_91_reg__0[51]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_41 
       (.I0(ap_return_int_reg[16]),
        .I1(r_V_1_reg_91_reg__0[48]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_1_reg_91_reg__0[49]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8282824141824141)) 
    \cmp_i_i235_i_reg_1901[0]_i_42 
       (.I0(shl_i_i_i216_i_reg_1840_reg[0]),
        .I1(shl_i_i_i216_i_reg_1840_reg[1]),
        .I2(\ap_return_int_reg_reg[41]_0 [23]),
        .I3(ap_ce_reg),
        .I4(ap_return_int_reg[22]),
        .I5(p_0_in[22]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_43 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .I3(p_0_in[21]),
        .I4(ap_return_int_reg[21]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_44 
       (.I0(r_V_1_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[50]),
        .I4(ap_return_int_reg[18]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_45 
       (.I0(r_V_1_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[48]),
        .I4(ap_return_int_reg[16]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_47 
       (.I0(ap_return_int_reg[14]),
        .I1(r_V_1_reg_91_reg__0[46]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[15]),
        .I4(r_V_1_reg_91_reg__0[47]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_48 
       (.I0(ap_return_int_reg[12]),
        .I1(r_V_1_reg_91_reg__0[44]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[13]),
        .I4(r_V_1_reg_91_reg__0[45]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_49 
       (.I0(ap_return_int_reg[10]),
        .I1(r_V_1_reg_91_reg__0[42]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_1_reg_91_reg__0[43]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_5 
       (.I0(shl_i_i_i_i233_i_reg_1825[27]),
        .I1(shl_i_i_i_i233_i_reg_1825[26]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_50 
       (.I0(ap_return_int_reg[8]),
        .I1(r_V_1_reg_91_reg__0[40]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[9]),
        .I4(r_V_1_reg_91_reg__0[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_50_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_51 
       (.I0(r_V_1_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[46]),
        .I4(ap_return_int_reg[14]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_51_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_52 
       (.I0(r_V_1_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[44]),
        .I4(ap_return_int_reg[12]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_53 
       (.I0(r_V_1_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[42]),
        .I4(ap_return_int_reg[10]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_54 
       (.I0(r_V_1_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[40]),
        .I4(ap_return_int_reg[8]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_55 
       (.I0(ap_return_int_reg[6]),
        .I1(r_V_1_reg_91_reg__0[38]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(r_V_1_reg_91_reg__0[39]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_56 
       (.I0(ap_return_int_reg[4]),
        .I1(r_V_1_reg_91_reg__0[36]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_1_reg_91_reg__0[37]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_57 
       (.I0(ap_return_int_reg[2]),
        .I1(r_V_1_reg_91_reg__0[34]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(r_V_1_reg_91_reg__0[35]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_58 
       (.I0(ap_return_int_reg[0]),
        .I1(r_V_1_reg_91_reg__0[32]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(r_V_1_reg_91_reg__0[33]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_59 
       (.I0(r_V_1_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[38]),
        .I4(ap_return_int_reg[6]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_6 
       (.I0(shl_i_i_i_i233_i_reg_1825[25]),
        .I1(shl_i_i_i_i233_i_reg_1825[24]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_60 
       (.I0(r_V_1_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[36]),
        .I4(ap_return_int_reg[4]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_60_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_61 
       (.I0(r_V_1_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[34]),
        .I4(ap_return_int_reg[2]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_61_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_62 
       (.I0(r_V_1_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[32]),
        .I4(ap_return_int_reg[0]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_62_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_7 
       (.I0(shl_i_i_i_i233_i_reg_1825[28]),
        .I1(shl_i_i_i_i233_i_reg_1825[29]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_8 
       (.I0(shl_i_i_i_i233_i_reg_1825[26]),
        .I1(shl_i_i_i_i233_i_reg_1825[27]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_9 
       (.I0(shl_i_i_i_i233_i_reg_1825[24]),
        .I1(shl_i_i_i_i233_i_reg_1825[25]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_10 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_20_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_21_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_22_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_23_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_24_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_25_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_26_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_19 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_29_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_30_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_31_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_32_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_33_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_34_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_35_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_2 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ),
        .CO({\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_CO_UNCONNECTED [3],CO,\cmp_i_i235_i_reg_1901_reg[0]_i_2_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp_i_i235_i_reg_1901[0]_i_4_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_5_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_6_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp_i_i235_i_reg_1901[0]_i_7_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_8_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_28 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_38_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_39_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_40_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_41_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_42_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_43_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_44_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_3 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_11_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_12_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_13_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_14_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_15_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_16_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_17_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_18_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_37 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_47_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_48_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_49_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_50_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_51_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_52_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_53_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_46 
       (.CI(1'b0),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_55_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_56_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_57_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_58_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_59_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_60_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_61_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_62_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[0]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [0]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[0]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[10]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [10]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[10]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[10]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[11]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [11]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[11]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[11]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[12]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [12]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[12]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[12]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[13]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [13]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[13]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[13]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[14]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [14]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[14]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[14]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[15]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [15]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[15]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[15]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[16]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [16]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[16]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[16]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[17]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [17]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[17]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[17]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[18]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [18]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[18]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[19]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [19]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[19]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[19]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[1]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [1]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[1]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[2]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [2]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[3]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [3]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[4]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [4]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[5]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [5]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[5]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[6]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [6]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[7]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [7]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[7]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[8]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [8]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[8]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[9]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [9]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(output_rows_count_reg_427_reg[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[9]));
  FDRE \currindex_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[0]),
        .Q(b[22]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[10]),
        .Q(b[32]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[11]),
        .Q(b[33]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[12]),
        .Q(b[34]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[13]),
        .Q(b[35]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[14]),
        .Q(b[36]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[15]),
        .Q(b[37]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[16]),
        .Q(b[38]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[17]),
        .Q(b[39]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[18]),
        .Q(b[40]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[19]),
        .Q(b[41]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[1]),
        .Q(b[23]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[2]),
        .Q(b[24]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[3]),
        .Q(b[25]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[4]),
        .Q(b[26]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[5]),
        .Q(b[27]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[6]),
        .Q(b[28]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[7]),
        .Q(b[29]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[8]),
        .Q(b[30]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[9]),
        .Q(b[31]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_11 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[22]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[21]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_12 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[20]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[19]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_13 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[18]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[17]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \icmp_ln1494_reg_1985[0]_i_14 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I1(p_0_in[40]),
        .I2(ap_return_int_reg[40]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(indexx_pre_V_1_reg_1835_reg[2]),
        .O(\icmp_ln1494_reg_1985[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_15 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[21]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[22]),
        .O(\icmp_ln1494_reg_1985[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_16 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[19]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[20]),
        .O(\icmp_ln1494_reg_1985[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_17 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[17]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[18]),
        .O(\icmp_ln1494_reg_1985[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8282824141824141)) 
    \icmp_ln1494_reg_1985[0]_i_18 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I1(indexx_pre_V_1_reg_1835_reg[2]),
        .I2(\ap_return_int_reg_reg[41]_0 [41]),
        .I3(ap_ce_reg),
        .I4(ap_return_int_reg[40]),
        .I5(p_0_in[40]),
        .O(\icmp_ln1494_reg_1985[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_20 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[15]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [39]),
        .O(\icmp_ln1494_reg_1985[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_21 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[13]),
        .O(\icmp_ln1494_reg_1985[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_22 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[11]),
        .O(\icmp_ln1494_reg_1985[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_23 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I2(p_0_in[32]),
        .I3(ap_return_int_reg[32]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [33]),
        .O(\icmp_ln1494_reg_1985[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_24 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[15]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[38]),
        .I3(p_0_in[38]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I5(\ap_return_int_reg_reg[41]_0 [39]),
        .O(\icmp_ln1494_reg_1985[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_25 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[36]),
        .I3(p_0_in[36]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[13]),
        .O(\icmp_ln1494_reg_1985[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_26 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[11]),
        .O(\icmp_ln1494_reg_1985[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_27 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[32]),
        .I3(p_0_in[32]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I5(\ap_return_int_reg_reg[41]_0 [33]),
        .O(\icmp_ln1494_reg_1985[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_29 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I2(p_0_in[30]),
        .I3(ap_return_int_reg[30]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[7]),
        .O(\icmp_ln1494_reg_1985[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_30 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\icmp_ln1494_reg_1985[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_31 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I2(p_0_in[26]),
        .I3(ap_return_int_reg[26]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [27]),
        .O(\icmp_ln1494_reg_1985[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_32 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_33 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[30]),
        .I3(p_0_in[30]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[7]),
        .O(\icmp_ln1494_reg_1985[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_34 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\icmp_ln1494_reg_1985[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_35 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[26]),
        .I3(p_0_in[26]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I5(\ap_return_int_reg_reg[41]_0 [27]),
        .O(\icmp_ln1494_reg_1985[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_36 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \icmp_ln1494_reg_1985[0]_i_38 
       (.I0(indexx_pre_V_1_reg_1835_reg[0]),
        .I1(p_0_in[22]),
        .I2(ap_return_int_reg[22]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [23]),
        .I5(indexx_pre_V_1_reg_1835_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_39 
       (.I0(ap_return_int_reg[21]),
        .I1(p_0_in[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\icmp_ln1494_reg_1985[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h1BFF0000)) 
    \icmp_ln1494_reg_1985[0]_i_4 
       (.I0(ap_ce_reg),
        .I1(ap_return_int_reg[41]),
        .I2(p_0_in[41]),
        .I3(shl_i_i_i_i_i_reg_1830_reg[27]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[28]),
        .O(\icmp_ln1494_reg_1985[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_40 
       (.I0(ap_return_int_reg[18]),
        .I1(r_V_1_reg_91_reg__0[50]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[19]),
        .I4(r_V_1_reg_91_reg__0[51]),
        .O(\icmp_ln1494_reg_1985[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_41 
       (.I0(ap_return_int_reg[16]),
        .I1(r_V_1_reg_91_reg__0[48]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_1_reg_91_reg__0[49]),
        .O(\icmp_ln1494_reg_1985[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'hAC0000AC53000053)) 
    \icmp_ln1494_reg_1985[0]_i_42 
       (.I0(p_0_in[22]),
        .I1(ap_return_int_reg[22]),
        .I2(ap_ce_reg),
        .I3(\ap_return_int_reg_reg[41]_0 [23]),
        .I4(indexx_pre_V_1_reg_1835_reg[1]),
        .I5(indexx_pre_V_1_reg_1835_reg[0]),
        .O(\icmp_ln1494_reg_1985[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_43 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .I3(p_0_in[21]),
        .I4(ap_return_int_reg[21]),
        .O(\icmp_ln1494_reg_1985[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_44 
       (.I0(r_V_1_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[50]),
        .I4(ap_return_int_reg[18]),
        .O(\icmp_ln1494_reg_1985[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_45 
       (.I0(r_V_1_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[48]),
        .I4(ap_return_int_reg[16]),
        .O(\icmp_ln1494_reg_1985[0]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_47 
       (.I0(ap_return_int_reg[14]),
        .I1(r_V_1_reg_91_reg__0[46]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[15]),
        .I4(r_V_1_reg_91_reg__0[47]),
        .O(\icmp_ln1494_reg_1985[0]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_48 
       (.I0(ap_return_int_reg[12]),
        .I1(r_V_1_reg_91_reg__0[44]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[13]),
        .I4(r_V_1_reg_91_reg__0[45]),
        .O(\icmp_ln1494_reg_1985[0]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_49 
       (.I0(ap_return_int_reg[10]),
        .I1(r_V_1_reg_91_reg__0[42]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_1_reg_91_reg__0[43]),
        .O(\icmp_ln1494_reg_1985[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_5 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[26]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_50 
       (.I0(ap_return_int_reg[8]),
        .I1(r_V_1_reg_91_reg__0[40]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[9]),
        .I4(r_V_1_reg_91_reg__0[41]),
        .O(\icmp_ln1494_reg_1985[0]_i_50_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_51 
       (.I0(r_V_1_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[46]),
        .I4(ap_return_int_reg[14]),
        .O(\icmp_ln1494_reg_1985[0]_i_51_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_52 
       (.I0(r_V_1_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[44]),
        .I4(ap_return_int_reg[12]),
        .O(\icmp_ln1494_reg_1985[0]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_53 
       (.I0(r_V_1_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[42]),
        .I4(ap_return_int_reg[10]),
        .O(\icmp_ln1494_reg_1985[0]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_54 
       (.I0(r_V_1_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[40]),
        .I4(ap_return_int_reg[8]),
        .O(\icmp_ln1494_reg_1985[0]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_55 
       (.I0(ap_return_int_reg[6]),
        .I1(r_V_1_reg_91_reg__0[38]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(r_V_1_reg_91_reg__0[39]),
        .O(\icmp_ln1494_reg_1985[0]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_56 
       (.I0(ap_return_int_reg[4]),
        .I1(r_V_1_reg_91_reg__0[36]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_1_reg_91_reg__0[37]),
        .O(\icmp_ln1494_reg_1985[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_57 
       (.I0(ap_return_int_reg[2]),
        .I1(r_V_1_reg_91_reg__0[34]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(r_V_1_reg_91_reg__0[35]),
        .O(\icmp_ln1494_reg_1985[0]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_58 
       (.I0(ap_return_int_reg[0]),
        .I1(r_V_1_reg_91_reg__0[32]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(r_V_1_reg_91_reg__0[33]),
        .O(\icmp_ln1494_reg_1985[0]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_59 
       (.I0(r_V_1_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[38]),
        .I4(ap_return_int_reg[6]),
        .O(\icmp_ln1494_reg_1985[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_6 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[24]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_60 
       (.I0(r_V_1_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[36]),
        .I4(ap_return_int_reg[4]),
        .O(\icmp_ln1494_reg_1985[0]_i_60_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_61 
       (.I0(r_V_1_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[34]),
        .I4(ap_return_int_reg[2]),
        .O(\icmp_ln1494_reg_1985[0]_i_61_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_62 
       (.I0(r_V_1_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(r_V_1_reg_91_reg__0[32]),
        .I4(ap_return_int_reg[0]),
        .O(\icmp_ln1494_reg_1985[0]_i_62_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_7 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[27]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[28]),
        .O(\icmp_ln1494_reg_1985[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_8 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[26]),
        .O(\icmp_ln1494_reg_1985[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_9 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[24]),
        .O(\icmp_ln1494_reg_1985[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_10 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_20_n_3 ,\icmp_ln1494_reg_1985[0]_i_21_n_3 ,\icmp_ln1494_reg_1985[0]_i_22_n_3 ,\icmp_ln1494_reg_1985[0]_i_23_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_24_n_3 ,\icmp_ln1494_reg_1985[0]_i_25_n_3 ,\icmp_ln1494_reg_1985[0]_i_26_n_3 ,\icmp_ln1494_reg_1985[0]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_19 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_29_n_3 ,\icmp_ln1494_reg_1985[0]_i_30_n_3 ,\icmp_ln1494_reg_1985[0]_i_31_n_3 ,\icmp_ln1494_reg_1985[0]_i_32_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_33_n_3 ,\icmp_ln1494_reg_1985[0]_i_34_n_3 ,\icmp_ln1494_reg_1985[0]_i_35_n_3 ,\icmp_ln1494_reg_1985[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_2 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_CO_UNCONNECTED [3],ap_ce_reg_reg_0,\icmp_ln1494_reg_1985_reg[0]_i_2_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln1494_reg_1985[0]_i_4_n_3 ,\icmp_ln1494_reg_1985[0]_i_5_n_3 ,\icmp_ln1494_reg_1985[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln1494_reg_1985[0]_i_7_n_3 ,\icmp_ln1494_reg_1985[0]_i_8_n_3 ,\icmp_ln1494_reg_1985[0]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_28 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_38_n_3 ,\icmp_ln1494_reg_1985[0]_i_39_n_3 ,\icmp_ln1494_reg_1985[0]_i_40_n_3 ,\icmp_ln1494_reg_1985[0]_i_41_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_42_n_3 ,\icmp_ln1494_reg_1985[0]_i_43_n_3 ,\icmp_ln1494_reg_1985[0]_i_44_n_3 ,\icmp_ln1494_reg_1985[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_3 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_11_n_3 ,\icmp_ln1494_reg_1985[0]_i_12_n_3 ,\icmp_ln1494_reg_1985[0]_i_13_n_3 ,\icmp_ln1494_reg_1985[0]_i_14_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_15_n_3 ,\icmp_ln1494_reg_1985[0]_i_16_n_3 ,\icmp_ln1494_reg_1985[0]_i_17_n_3 ,\icmp_ln1494_reg_1985[0]_i_18_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_37 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_47_n_3 ,\icmp_ln1494_reg_1985[0]_i_48_n_3 ,\icmp_ln1494_reg_1985[0]_i_49_n_3 ,\icmp_ln1494_reg_1985[0]_i_50_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_51_n_3 ,\icmp_ln1494_reg_1985[0]_i_52_n_3 ,\icmp_ln1494_reg_1985[0]_i_53_n_3 ,\icmp_ln1494_reg_1985[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_46 
       (.CI(1'b0),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_55_n_3 ,\icmp_ln1494_reg_1985[0]_i_56_n_3 ,\icmp_ln1494_reg_1985[0]_i_57_n_3 ,\icmp_ln1494_reg_1985[0]_i_58_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_59_n_3 ,\icmp_ln1494_reg_1985[0]_i_60_n_3 ,\icmp_ln1494_reg_1985[0]_i_61_n_3 ,\icmp_ln1494_reg_1985[0]_i_62_n_3 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln851_reg_1906[0]_i_1 
       (.I0(icmp_ln851_fu_941_p2),
        .I1(cmp7515_reg_1816),
        .I2(Q[6]),
        .I3(icmp_ln851_reg_1906),
        .O(\cmp7515_reg_1816_reg[0] ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_10 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [5]),
        .I1(\icmp_ln851_reg_1906[0]_i_17_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_1_reg_91_reg__0[37]),
        .O(\icmp_ln851_reg_1906[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_11 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [2]),
        .I1(\icmp_ln851_reg_1906[0]_i_18_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[2]),
        .I4(r_V_1_reg_91_reg__0[34]),
        .O(\icmp_ln851_reg_1906[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_12 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [19]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [18]),
        .I2(r_V_1_reg_91_reg__0[50]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [19]),
        .O(\icmp_ln851_reg_1906[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_13 
       (.I0(\ap_return_int_reg_reg[41]_0 [16]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [15]),
        .I2(r_V_1_reg_91_reg__0[47]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [16]),
        .O(\icmp_ln851_reg_1906[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_14 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [13]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [12]),
        .I2(r_V_1_reg_91_reg__0[44]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [13]),
        .O(\icmp_ln851_reg_1906[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_15 
       (.I0(\ap_return_int_reg_reg[41]_0 [10]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [9]),
        .I2(r_V_1_reg_91_reg__0[41]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [10]),
        .O(\icmp_ln851_reg_1906[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_16 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [7]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [6]),
        .I2(r_V_1_reg_91_reg__0[38]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [7]),
        .O(\icmp_ln851_reg_1906[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_17 
       (.I0(\ap_return_int_reg_reg[41]_0 [4]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [3]),
        .I2(r_V_1_reg_91_reg__0[35]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [4]),
        .O(\icmp_ln851_reg_1906[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_18 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [1]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [0]),
        .I2(r_V_1_reg_91_reg__0[32]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [1]),
        .O(\icmp_ln851_reg_1906[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \icmp_ln851_reg_1906[0]_i_4 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [21]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[21]),
        .I3(p_0_in[21]),
        .O(\icmp_ln851_reg_1906[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_5 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [20]),
        .I1(\icmp_ln851_reg_1906[0]_i_12_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\icmp_ln851_reg_1906[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_6 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [17]),
        .I1(\icmp_ln851_reg_1906[0]_i_13_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_1_reg_91_reg__0[49]),
        .O(\icmp_ln851_reg_1906[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_7 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [14]),
        .I1(\icmp_ln851_reg_1906[0]_i_14_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[14]),
        .I4(r_V_1_reg_91_reg__0[46]),
        .O(\icmp_ln851_reg_1906[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_8 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [11]),
        .I1(\icmp_ln851_reg_1906[0]_i_15_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_1_reg_91_reg__0[43]),
        .O(\icmp_ln851_reg_1906[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_9 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [8]),
        .I1(\icmp_ln851_reg_1906[0]_i_16_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(r_V_1_reg_91_reg__0[40]),
        .O(\icmp_ln851_reg_1906[0]_i_9_n_3 ));
  CARRY4 \icmp_ln851_reg_1906_reg[0]_i_2 
       (.CI(\icmp_ln851_reg_1906_reg[0]_i_3_n_3 ),
        .CO({icmp_ln851_fu_941_p2,\icmp_ln851_reg_1906_reg[0]_i_2_n_4 ,\icmp_ln851_reg_1906_reg[0]_i_2_n_5 ,\icmp_ln851_reg_1906_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln851_reg_1906_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln851_reg_1906[0]_i_4_n_3 ,\icmp_ln851_reg_1906[0]_i_5_n_3 ,\icmp_ln851_reg_1906[0]_i_6_n_3 ,\icmp_ln851_reg_1906[0]_i_7_n_3 }));
  CARRY4 \icmp_ln851_reg_1906_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln851_reg_1906_reg[0]_i_3_n_3 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_4 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_5 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln851_reg_1906_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln851_reg_1906[0]_i_8_n_3 ,\icmp_ln851_reg_1906[0]_i_9_n_3 ,\icmp_ln851_reg_1906[0]_i_10_n_3 ,\icmp_ln851_reg_1906[0]_i_11_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[17]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [17]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[17]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[18]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [18]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[18]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[19]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [19]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[19]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[20]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [20]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[10]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[20]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[21]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [21]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[11]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[21]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[22]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [22]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[12]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[22]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[23]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [23]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[13]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[23]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[24]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [24]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[14]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[24]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[25]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [25]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[15]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[25]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[26]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [26]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[16]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[26]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[27]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [27]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[17]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[27]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[28]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [28]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[18]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[28]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[29]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [29]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[19]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[29]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[30]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [30]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[20]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[30]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[31]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [31]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[21]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[31]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[32]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [32]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[22]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[32]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[33]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [33]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[23]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[33]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[34]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [34]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[24]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[34]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[35]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [35]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[25]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[35]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[36]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [36]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[26]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[36]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[37]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [37]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[27]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[37]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[38]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [38]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[28]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[38]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[39]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [39]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[29]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[39]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[40]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [40]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[30]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[40]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[41]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [41]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[31]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[41]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[42]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [42]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[32]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[42]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[43]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [43]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[33]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[43]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[44]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [44]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[34]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[44]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[45]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [45]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[35]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[45]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[46]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [46]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[36]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[46]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[47]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [47]),
        .I1(mul_48ns_42s_74_5_0_U76_n_83),
        .I2(D[37]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[47]));
  FDRE \inscale_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[17]),
        .Q(inscale_int_reg[17]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[18]),
        .Q(inscale_int_reg[18]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[19]),
        .Q(inscale_int_reg[19]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[20]),
        .Q(inscale_int_reg[20]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[21]),
        .Q(inscale_int_reg[21]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[22]),
        .Q(inscale_int_reg[22]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[23]),
        .Q(inscale_int_reg[23]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[24]),
        .Q(inscale_int_reg[24]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[25]),
        .Q(inscale_int_reg[25]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[26]),
        .Q(inscale_int_reg[26]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[27] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[27]),
        .Q(inscale_int_reg[27]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[28] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[28]),
        .Q(inscale_int_reg[28]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[29] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[29]),
        .Q(inscale_int_reg[29]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[30] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[30]),
        .Q(inscale_int_reg[30]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[31] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[31]),
        .Q(inscale_int_reg[31]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[32] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[32]),
        .Q(inscale_int_reg[32]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[33] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[33]),
        .Q(inscale_int_reg[33]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[34] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[34]),
        .Q(inscale_int_reg[34]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[35] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[35]),
        .Q(inscale_int_reg[35]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[36] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[36]),
        .Q(inscale_int_reg[36]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[37] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[37]),
        .Q(inscale_int_reg[37]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[38] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[38]),
        .Q(inscale_int_reg[38]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[39] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[39]),
        .Q(inscale_int_reg[39]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[40] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[40]),
        .Q(inscale_int_reg[40]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[41] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[41]),
        .Q(inscale_int_reg[41]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[42] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[42]),
        .Q(inscale_int_reg[42]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[43] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[43]),
        .Q(inscale_int_reg[43]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[44] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[44]),
        .Q(inscale_int_reg[44]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[45] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[45]),
        .Q(inscale_int_reg[45]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[46] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[46]),
        .Q(inscale_int_reg[46]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[47] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[47]),
        .Q(inscale_int_reg[47]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0 mul_48ns_42s_74_5_0_U76
       (.D({mul_48ns_42s_74_5_0_U76_n_4,mul_48ns_42s_74_5_0_U76_n_5,mul_48ns_42s_74_5_0_U76_n_6,mul_48ns_42s_74_5_0_U76_n_7,mul_48ns_42s_74_5_0_U76_n_8,mul_48ns_42s_74_5_0_U76_n_9,mul_48ns_42s_74_5_0_U76_n_10,mul_48ns_42s_74_5_0_U76_n_11,mul_48ns_42s_74_5_0_U76_n_12,mul_48ns_42s_74_5_0_U76_n_13,mul_48ns_42s_74_5_0_U76_n_14,mul_48ns_42s_74_5_0_U76_n_15,mul_48ns_42s_74_5_0_U76_n_16,mul_48ns_42s_74_5_0_U76_n_17,mul_48ns_42s_74_5_0_U76_n_18,mul_48ns_42s_74_5_0_U76_n_19,mul_48ns_42s_74_5_0_U76_n_20}),
        .E(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .PCOUT({mul_48ns_42s_74_5_0_U76_n_21,mul_48ns_42s_74_5_0_U76_n_22,mul_48ns_42s_74_5_0_U76_n_23,mul_48ns_42s_74_5_0_U76_n_24,mul_48ns_42s_74_5_0_U76_n_25,mul_48ns_42s_74_5_0_U76_n_26,mul_48ns_42s_74_5_0_U76_n_27,mul_48ns_42s_74_5_0_U76_n_28,mul_48ns_42s_74_5_0_U76_n_29,mul_48ns_42s_74_5_0_U76_n_30,mul_48ns_42s_74_5_0_U76_n_31,mul_48ns_42s_74_5_0_U76_n_32,mul_48ns_42s_74_5_0_U76_n_33,mul_48ns_42s_74_5_0_U76_n_34,mul_48ns_42s_74_5_0_U76_n_35,mul_48ns_42s_74_5_0_U76_n_36,mul_48ns_42s_74_5_0_U76_n_37,mul_48ns_42s_74_5_0_U76_n_38,mul_48ns_42s_74_5_0_U76_n_39,mul_48ns_42s_74_5_0_U76_n_40,mul_48ns_42s_74_5_0_U76_n_41,mul_48ns_42s_74_5_0_U76_n_42,mul_48ns_42s_74_5_0_U76_n_43,mul_48ns_42s_74_5_0_U76_n_44,mul_48ns_42s_74_5_0_U76_n_45,mul_48ns_42s_74_5_0_U76_n_46,mul_48ns_42s_74_5_0_U76_n_47,mul_48ns_42s_74_5_0_U76_n_48,mul_48ns_42s_74_5_0_U76_n_49,mul_48ns_42s_74_5_0_U76_n_50,mul_48ns_42s_74_5_0_U76_n_51,mul_48ns_42s_74_5_0_U76_n_52,mul_48ns_42s_74_5_0_U76_n_53,mul_48ns_42s_74_5_0_U76_n_54,mul_48ns_42s_74_5_0_U76_n_55,mul_48ns_42s_74_5_0_U76_n_56,mul_48ns_42s_74_5_0_U76_n_57,mul_48ns_42s_74_5_0_U76_n_58,mul_48ns_42s_74_5_0_U76_n_59,mul_48ns_42s_74_5_0_U76_n_60,mul_48ns_42s_74_5_0_U76_n_61,mul_48ns_42s_74_5_0_U76_n_62,mul_48ns_42s_74_5_0_U76_n_63,mul_48ns_42s_74_5_0_U76_n_64,mul_48ns_42s_74_5_0_U76_n_65,mul_48ns_42s_74_5_0_U76_n_66,mul_48ns_42s_74_5_0_U76_n_67,mul_48ns_42s_74_5_0_U76_n_68}),
        .Q(b),
        .\a_reg0_reg[47] (a_reg0),
        .\a_reg0_reg[47]_0 (inscale_int_reg),
        .\ap_CS_fsm_reg[16] (mul_48ns_42s_74_5_0_U76_n_83),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\b_reg0_reg[41] (b_reg0),
        .buff1_reg(Q),
        .buff1_reg_0(\inscale_int_reg_reg[47]_0 [16:0]),
        .buff1_reg_1(buff1_reg),
        .buff1_reg_2(D[6:0]),
        .buff1_reg_3(buff1_reg_0),
        .buff1_reg_4(buff1_reg_1),
        .\buff2_reg[16]__0 ({mul_48ns_42s_74_5_0_U76_n_84,mul_48ns_42s_74_5_0_U76_n_85}),
        .grp_fu_1630_ce(grp_fu_1630_ce));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_1_reg_91_reg
       (.A({b_reg0[41],b_reg0[41],b_reg0[41],b_reg0[41],b_reg0[41],b_reg0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_1_reg_91_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_1_reg_91_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_1_reg_91_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_1_reg_91_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_1_reg_91_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_1_reg_91_reg_OVERFLOW_UNCONNECTED),
        .P({r_V_1_reg_91_reg_n_61,r_V_1_reg_91_reg_n_62,r_V_1_reg_91_reg_n_63,r_V_1_reg_91_reg_n_64,r_V_1_reg_91_reg_n_65,r_V_1_reg_91_reg_n_66,r_V_1_reg_91_reg_n_67,r_V_1_reg_91_reg_n_68,r_V_1_reg_91_reg_n_69,r_V_1_reg_91_reg_n_70,r_V_1_reg_91_reg_n_71,r_V_1_reg_91_reg_n_72,r_V_1_reg_91_reg_n_73,r_V_1_reg_91_reg_n_74,r_V_1_reg_91_reg_n_75,r_V_1_reg_91_reg_n_76,r_V_1_reg_91_reg_n_77,r_V_1_reg_91_reg_n_78,r_V_1_reg_91_reg_n_79,r_V_1_reg_91_reg_n_80,r_V_1_reg_91_reg_n_81,r_V_1_reg_91_reg_n_82,r_V_1_reg_91_reg_n_83,r_V_1_reg_91_reg_n_84,r_V_1_reg_91_reg_n_85,r_V_1_reg_91_reg__0[73:51]}),
        .PATTERNBDETECT(NLW_r_V_1_reg_91_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_1_reg_91_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_48ns_42s_74_5_0_U76_n_21,mul_48ns_42s_74_5_0_U76_n_22,mul_48ns_42s_74_5_0_U76_n_23,mul_48ns_42s_74_5_0_U76_n_24,mul_48ns_42s_74_5_0_U76_n_25,mul_48ns_42s_74_5_0_U76_n_26,mul_48ns_42s_74_5_0_U76_n_27,mul_48ns_42s_74_5_0_U76_n_28,mul_48ns_42s_74_5_0_U76_n_29,mul_48ns_42s_74_5_0_U76_n_30,mul_48ns_42s_74_5_0_U76_n_31,mul_48ns_42s_74_5_0_U76_n_32,mul_48ns_42s_74_5_0_U76_n_33,mul_48ns_42s_74_5_0_U76_n_34,mul_48ns_42s_74_5_0_U76_n_35,mul_48ns_42s_74_5_0_U76_n_36,mul_48ns_42s_74_5_0_U76_n_37,mul_48ns_42s_74_5_0_U76_n_38,mul_48ns_42s_74_5_0_U76_n_39,mul_48ns_42s_74_5_0_U76_n_40,mul_48ns_42s_74_5_0_U76_n_41,mul_48ns_42s_74_5_0_U76_n_42,mul_48ns_42s_74_5_0_U76_n_43,mul_48ns_42s_74_5_0_U76_n_44,mul_48ns_42s_74_5_0_U76_n_45,mul_48ns_42s_74_5_0_U76_n_46,mul_48ns_42s_74_5_0_U76_n_47,mul_48ns_42s_74_5_0_U76_n_48,mul_48ns_42s_74_5_0_U76_n_49,mul_48ns_42s_74_5_0_U76_n_50,mul_48ns_42s_74_5_0_U76_n_51,mul_48ns_42s_74_5_0_U76_n_52,mul_48ns_42s_74_5_0_U76_n_53,mul_48ns_42s_74_5_0_U76_n_54,mul_48ns_42s_74_5_0_U76_n_55,mul_48ns_42s_74_5_0_U76_n_56,mul_48ns_42s_74_5_0_U76_n_57,mul_48ns_42s_74_5_0_U76_n_58,mul_48ns_42s_74_5_0_U76_n_59,mul_48ns_42s_74_5_0_U76_n_60,mul_48ns_42s_74_5_0_U76_n_61,mul_48ns_42s_74_5_0_U76_n_62,mul_48ns_42s_74_5_0_U76_n_63,mul_48ns_42s_74_5_0_U76_n_64,mul_48ns_42s_74_5_0_U76_n_65,mul_48ns_42s_74_5_0_U76_n_66,mul_48ns_42s_74_5_0_U76_n_67,mul_48ns_42s_74_5_0_U76_n_68}),
        .PCOUT(NLW_r_V_1_reg_91_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_1_reg_91_reg_UNDERFLOW_UNCONNECTED));
  FDRE \r_V_1_reg_91_reg[0]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_20),
        .Q(r_V_1_reg_91_reg__0[34]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[10]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_10),
        .Q(r_V_1_reg_91_reg__0[44]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[11]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_9),
        .Q(r_V_1_reg_91_reg__0[45]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[12]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_8),
        .Q(r_V_1_reg_91_reg__0[46]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[13]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_7),
        .Q(r_V_1_reg_91_reg__0[47]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[14]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_6),
        .Q(r_V_1_reg_91_reg__0[48]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_85),
        .Q(r_V_1_reg_91_reg__0[32]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[15]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_5),
        .Q(r_V_1_reg_91_reg__0[49]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_84),
        .Q(r_V_1_reg_91_reg__0[33]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[16]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_4),
        .Q(r_V_1_reg_91_reg__0[50]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[1]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_19),
        .Q(r_V_1_reg_91_reg__0[35]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[2]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_18),
        .Q(r_V_1_reg_91_reg__0[36]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[3]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_17),
        .Q(r_V_1_reg_91_reg__0[37]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[4]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_16),
        .Q(r_V_1_reg_91_reg__0[38]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[5]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_15),
        .Q(r_V_1_reg_91_reg__0[39]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[6]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_14),
        .Q(r_V_1_reg_91_reg__0[40]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[7]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_13),
        .Q(r_V_1_reg_91_reg__0[41]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[8]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_12),
        .Q(r_V_1_reg_91_reg__0[42]),
        .R(1'b0));
  FDRE \r_V_1_reg_91_reg[9]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U76_n_11),
        .Q(r_V_1_reg_91_reg__0[43]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[0]_i_1 
       (.I0(r_V_1_reg_91_reg__0[32]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[10]_i_1 
       (.I0(r_V_1_reg_91_reg__0[42]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[11]_i_1 
       (.I0(r_V_1_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[12]_i_1 
       (.I0(r_V_1_reg_91_reg__0[44]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[13]_i_1 
       (.I0(r_V_1_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[14]_i_1 
       (.I0(r_V_1_reg_91_reg__0[46]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[15]_i_1 
       (.I0(r_V_1_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[16]_i_1 
       (.I0(r_V_1_reg_91_reg__0[48]),
        .I1(ap_return_int_reg[16]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[17]_i_1 
       (.I0(r_V_1_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[18]_i_1 
       (.I0(r_V_1_reg_91_reg__0[50]),
        .I1(ap_return_int_reg[18]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[19]_i_1 
       (.I0(r_V_1_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[1]_i_1 
       (.I0(r_V_1_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[20]_i_1 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[21]_i_1 
       (.I0(p_0_in[21]),
        .I1(ap_return_int_reg[21]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[22]_i_1 
       (.I0(p_0_in[22]),
        .I1(ap_return_int_reg[22]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[23]_i_1 
       (.I0(p_0_in[23]),
        .I1(ap_return_int_reg[23]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[24]_i_1 
       (.I0(p_0_in[24]),
        .I1(ap_return_int_reg[24]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[25]_i_1 
       (.I0(p_0_in[25]),
        .I1(ap_return_int_reg[25]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[26]_i_1 
       (.I0(p_0_in[26]),
        .I1(ap_return_int_reg[26]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[27]_i_1 
       (.I0(p_0_in[27]),
        .I1(ap_return_int_reg[27]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[28]_i_1 
       (.I0(p_0_in[28]),
        .I1(ap_return_int_reg[28]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[29]_i_1 
       (.I0(p_0_in[29]),
        .I1(ap_return_int_reg[29]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[2]_i_1 
       (.I0(r_V_1_reg_91_reg__0[34]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[30]_i_1 
       (.I0(p_0_in[30]),
        .I1(ap_return_int_reg[30]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[31]_i_1 
       (.I0(p_0_in[31]),
        .I1(ap_return_int_reg[31]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[32]_i_1 
       (.I0(p_0_in[32]),
        .I1(ap_return_int_reg[32]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[33]_i_1 
       (.I0(p_0_in[33]),
        .I1(ap_return_int_reg[33]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[34]_i_1 
       (.I0(p_0_in[34]),
        .I1(ap_return_int_reg[34]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[35]_i_1 
       (.I0(p_0_in[35]),
        .I1(ap_return_int_reg[35]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[36]_i_1 
       (.I0(p_0_in[36]),
        .I1(ap_return_int_reg[36]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[37]_i_1 
       (.I0(p_0_in[37]),
        .I1(ap_return_int_reg[37]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[38]_i_1 
       (.I0(p_0_in[38]),
        .I1(ap_return_int_reg[38]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[39]_i_1 
       (.I0(p_0_in[39]),
        .I1(ap_return_int_reg[39]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[3]_i_1 
       (.I0(r_V_1_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[40]_i_1 
       (.I0(p_0_in[40]),
        .I1(ap_return_int_reg[40]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[41]_i_2 
       (.I0(p_0_in[41]),
        .I1(ap_return_int_reg[41]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[4]_i_1 
       (.I0(r_V_1_reg_91_reg__0[36]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[5]_i_1 
       (.I0(r_V_1_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[6]_i_1 
       (.I0(r_V_1_reg_91_reg__0[38]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[7]_i_1 
       (.I0(r_V_1_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[8]_i_1 
       (.I0(r_V_1_reg_91_reg__0[40]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[9]_i_1 
       (.I0(r_V_1_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_Axi2Mat_entry8_U0
   (Axi2Mat_entry8_U0_ap_start,
    grp_Axi2Mat_fu_82_ap_ready,
    shiftReg_ce,
    E,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg,
    grp_Axi2Mat_fu_82_ap_start_reg_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    ap_clk,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1,
    shiftReg_ce_0,
    shiftReg_ce_1,
    cols_c3_full_n,
    din_c1_full_n,
    rows_c2_full_n,
    ap_rst_n,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg,
    start_for_addrbound_1_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    grp_Axi2Mat_fu_82_ap_start_reg_reg_0,
    Array2xfMat_32_0_128_128_1_U0_srcPtr_read,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_2,
    ap_rst_n_inv);
  output Axi2Mat_entry8_U0_ap_start;
  output grp_Axi2Mat_fu_82_ap_ready;
  output shiftReg_ce;
  output [0:0]E;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  output grp_Axi2Mat_fu_82_ap_start_reg_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  input ap_clk;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  input shiftReg_ce_0;
  input shiftReg_ce_1;
  input cols_c3_full_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input ap_rst_n;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg;
  input start_for_addrbound_1_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  input Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_2;
  input ap_rst_n_inv;

  wire Array2xfMat_32_0_128_128_1_U0_srcPtr_read;
  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_2;
  wire cols_c3_full_n;
  wire din_c1_full_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_i_2_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_Axi2Mat_entry8_U0_full_n;
  wire start_for_addrbound_1_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(cols_c3_full_n),
        .I2(din_c1_full_n),
        .I3(rows_c2_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][63]_i_2 
       (.I0(start_for_Axi2Mat_entry8_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_1
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_2),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_2
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .I3(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1),
        .I5(shiftReg_ce_0),
        .O(grp_Axi2Mat_fu_82_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_i_2
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(ap_rst_n),
        .O(grp_Axi2Mat_fu_82_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Axi2Mat_fu_82_ap_start_reg_i_1
       (.I0(Q),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .I3(Array2xfMat_32_0_128_128_1_U0_srcPtr_read),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce_1),
        .I3(internal_full_n_i_2_n_3),
        .I4(Axi2Mat_entry8_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(Axi2Mat_entry8_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_Axi2Mat_entry8_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2_n_3),
        .I5(shiftReg_ce_1),
        .O(internal_full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    internal_full_n_i_2
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(start_for_Axi2Mat_entry8_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .I4(shiftReg_ce_1),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce_1),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_1),
        .O(E));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Axi2Mat_entry8_U0_ap_start),
        .I1(start_for_addrbound_1_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_AxiStream2MatStream_U0
   (start_for_AxiStream2MatStream_U0_full_n,
    AxiStream2MatStream_U0_ap_start,
    E,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_2,
    Q,
    start_once_reg_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg_reg_0,
    last_blk_width_c_full_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
    ap_rst_n_inv);
  output start_for_AxiStream2MatStream_U0_full_n;
  output AxiStream2MatStream_U0_ap_start;
  output [0:0]E;
  output internal_empty_n4_out;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_2;
  input [0:0]Q;
  input start_once_reg_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg_reg_0;
  input last_blk_width_c_full_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_i_2__3_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire \mOutPtr[3]_i_3_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h00000000FFE0FF00)) 
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_i_1
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out_0),
        .I4(AxiStream2MatStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_empty_n_i_2__0
       (.I0(\mOutPtr[3]_i_3_n_3 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    internal_empty_n_i_3__0
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_empty_n4_out_0));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    internal_empty_n_i_3__1
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(AxiStream2MatStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_AxiStream2MatStream_U0_full_n),
        .I2(internal_full_n_i_2__3_n_3),
        .I3(internal_full_n_reg_2),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_full_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(start_for_AxiStream2MatStream_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr[3]_i_3_n_3 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[3]_i_3_n_3 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFDF002000200020)) 
    \mOutPtr[3]_i_1 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFF1FFFFF00E00000)) 
    \mOutPtr[3]_i_1__0 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr[3]_i_3_n_3 ),
        .O(\mOutPtr[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \mOutPtr[3]_i_3 
       (.I0(Q),
        .I1(AxiStream2MatStream_U0_ap_start),
        .I2(start_for_AxiStream2MatStream_U0_full_n),
        .I3(start_once_reg_reg),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .I5(start_once_reg_reg_0),
        .O(\mOutPtr[3]_i_3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCC0CCCEC)) 
    start_once_reg_i_1__1
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_Mat2AxiStream_U0
   (start_for_Mat2AxiStream_U0_full_n,
    Mat2AxiStream_U0_ap_start,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_for_addrbound_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Mat2AxiStream_U0_full_n;
  output Mat2AxiStream_U0_ap_start;
  input ap_clk;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_for_addrbound_U0_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Mat2AxiStream_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_full_n_i_1__19_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Mat2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(Mat2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(start_for_Mat2AxiStream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_addrbound_1_U0
   (start_for_addrbound_1_U0_full_n,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    Axi2Mat_entry8_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    rows_c_empty_n,
    ap_done_reg,
    cols_c16_full_n,
    rows_c15_full_n,
    cols_c_empty_n,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_addrbound_1_U0_full_n;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \mOutPtr_reg[1]_0 ;
  input rows_c_empty_n;
  input ap_done_reg;
  input cols_c16_full_n;
  input rows_c15_full_n;
  input cols_c_empty_n;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [1:0]Q;
  wire addrbound_1_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c16_full_n;
  wire cols_c_empty_n;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_i_2__0_n_3;
  wire internal_full_n_i_3__0_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_c15_full_n;
  wire rows_c_empty_n;
  wire start_for_addrbound_1_U0_full_n;

  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(addrbound_1_U0_ap_start),
        .I1(rows_c_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c16_full_n),
        .I4(rows_c15_full_n),
        .I5(cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(internal_full_n_i_2__0_n_3),
        .I4(addrbound_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(addrbound_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(start_for_addrbound_1_U0_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(internal_full_n_i_2__0_n_3),
        .I4(internal_full_n_i_3__0_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_addrbound_1_U0_full_n),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__0
       (.I0(addrbound_1_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(start_for_addrbound_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound_1_U0_ap_start),
        .I1(Q[1]),
        .I2(start_for_addrbound_1_U0_full_n),
        .I3(Axi2Mat_entry8_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q[1]),
        .I4(addrbound_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_addrbound_U0
   (start_for_addrbound_U0_full_n,
    addrbound_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    start_for_Mat2AxiStream_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_addrbound_U0_full_n;
  output addrbound_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input start_for_Mat2AxiStream_U0_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_full_n_i_1__20_n_3;
  wire internal_full_n_i_2__7_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(addrbound_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(addrbound_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(start_for_addrbound_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_i_2__7_n_3),
        .O(internal_full_n_i_1__20_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__7
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(start_for_addrbound_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(addrbound_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_2__4 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_resize_1_0_128_128_32_32_1_2_U0
   (start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    Q,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready,
    int_ap_idle_reg,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    start_once_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    ap_rst_n_inv);
  output start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  output resize_1_0_128_128_32_32_1_2_U0_ap_start;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  input [0:0]int_ap_idle_reg;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  input start_once_reg;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready;
  wire int_ap_idle_i_2_n_3;
  wire int_ap_idle_i_3_n_3;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire internal_empty_n_i_1__36_n_3;
  wire internal_full_n_i_1__36_n_3;
  wire internal_full_n_i_2__11_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h0040)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_3),
        .I1(int_ap_idle_i_3_n_3),
        .I2(int_ap_idle_reg_1),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    int_ap_idle_i_2
       (.I0(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I1(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(int_ap_idle_reg_0),
        .O(int_ap_idle_i_2_n_3));
  LUT5 #(
    .INIT(32'h44040000)) 
    int_ap_idle_i_3
       (.I0(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I1(Q),
        .I2(ap_start),
        .I3(ap_sync_reg_Array2xfMat_32_0_128_128_1_U0_ap_ready),
        .I4(int_ap_idle_reg),
        .O(int_ap_idle_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__36
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_i_2__11_n_3),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__36_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_3),
        .Q(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__36
       (.I0(ap_rst_n),
        .I1(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I2(internal_full_n_i_2__11_n_3),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__36_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_3),
        .Q(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0
   (start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    ap_clk,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  output xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input ap_clk;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__39_n_3;
  wire internal_empty_n_i_2__15_n_3;
  wire internal_full_n_i_1__39_n_3;
  wire internal_full_n_i_2__12_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__39
       (.I0(internal_empty_n_i_2__15_n_3),
        .I1(mOutPtr[2]),
        .I2(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__39_n_3));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_3),
        .Q(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__39
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I2(internal_full_n_i_2__12_n_3),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I5(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .O(internal_full_n_i_1__39_n_3));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_3),
        .Q(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1
   (r_stage_reg_r_1,
    \quot_reg[47] ,
    \quot_reg[47]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \dividend0_reg[63] ,
    Q,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15] ,
    \divisor0_reg[15]_0 ,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \scalex_V_reg_1771_reg[0] ,
    ap_return_preg);
  output r_stage_reg_r_1;
  output [47:0]\quot_reg[47] ;
  output [47:0]\quot_reg[47]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]\dividend0_reg[63] ;
  input [0:0]Q;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15] ;
  input [15:0]\divisor0_reg[15]_0 ;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [1:0]\scalex_V_reg_1771_reg[0] ;
  input [47:0]ap_return_preg;

  wire [0:0]Q;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[63] ;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [15:0]\divisor0_reg[15] ;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [47:0]\quot_reg[47] ;
  wire [47:0]\quot_reg[47]_0 ;
  wire r_stage_reg_r_1;
  wire [1:0]\scalex_V_reg_1771_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[63]_0 (\dividend0_reg[63] ),
        .\dividend0_reg[63]_1 (\dividend0_reg[63]_0 ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15] ),
        .\divisor0_reg[15]_1 (\divisor0_reg[15]_0 ),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47]_0 (\quot_reg[47] ),
        .\quot_reg[47]_1 (\quot_reg[47]_0 ),
        .r_stage_reg_r_1(r_stage_reg_r_1),
        .\scalex_V_reg_1771_reg[0] (\scalex_V_reg_1771_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div
   (r_stage_reg_r_1,
    \quot_reg[47]_0 ,
    \quot_reg[47]_1 ,
    ap_rst_n_inv,
    ap_clk,
    \dividend0_reg[63]_0 ,
    Q,
    \dividend0_reg[63]_1 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[15]_1 ,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \scalex_V_reg_1771_reg[0] ,
    ap_return_preg);
  output r_stage_reg_r_1;
  output [47:0]\quot_reg[47]_0 ;
  output [47:0]\quot_reg[47]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]\dividend0_reg[63]_0 ;
  input [0:0]Q;
  input [31:0]\dividend0_reg[63]_1 ;
  input [15:0]\divisor0_reg[15]_0 ;
  input [15:0]\divisor0_reg[15]_1 ;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [1:0]\scalex_V_reg_1771_reg[0] ;
  input [47:0]ap_return_preg;

  wire [0:0]Q;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [31:0]\dividend0_reg[63]_1 ;
  wire \dividend0_reg_n_3_[32] ;
  wire \dividend0_reg_n_3_[33] ;
  wire \dividend0_reg_n_3_[34] ;
  wire \dividend0_reg_n_3_[35] ;
  wire \dividend0_reg_n_3_[36] ;
  wire \dividend0_reg_n_3_[37] ;
  wire \dividend0_reg_n_3_[38] ;
  wire \dividend0_reg_n_3_[39] ;
  wire \dividend0_reg_n_3_[40] ;
  wire \dividend0_reg_n_3_[41] ;
  wire \dividend0_reg_n_3_[42] ;
  wire \dividend0_reg_n_3_[43] ;
  wire \dividend0_reg_n_3_[44] ;
  wire \dividend0_reg_n_3_[45] ;
  wire \dividend0_reg_n_3_[46] ;
  wire \dividend0_reg_n_3_[47] ;
  wire \dividend0_reg_n_3_[48] ;
  wire \dividend0_reg_n_3_[49] ;
  wire \dividend0_reg_n_3_[50] ;
  wire \dividend0_reg_n_3_[51] ;
  wire \dividend0_reg_n_3_[52] ;
  wire \dividend0_reg_n_3_[53] ;
  wire \dividend0_reg_n_3_[54] ;
  wire \dividend0_reg_n_3_[55] ;
  wire \dividend0_reg_n_3_[56] ;
  wire \dividend0_reg_n_3_[57] ;
  wire \dividend0_reg_n_3_[58] ;
  wire \dividend0_reg_n_3_[59] ;
  wire \dividend0_reg_n_3_[60] ;
  wire \dividend0_reg_n_3_[61] ;
  wire \dividend0_reg_n_3_[62] ;
  wire \dividend0_reg_n_3_[63] ;
  wire [47:0]dividend_tmp;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire [15:0]\divisor0_reg[15]_1 ;
  wire \divisor0_reg_n_3_[0] ;
  wire \divisor0_reg_n_3_[10] ;
  wire \divisor0_reg_n_3_[11] ;
  wire \divisor0_reg_n_3_[12] ;
  wire \divisor0_reg_n_3_[13] ;
  wire \divisor0_reg_n_3_[14] ;
  wire \divisor0_reg_n_3_[15] ;
  wire \divisor0_reg_n_3_[1] ;
  wire \divisor0_reg_n_3_[2] ;
  wire \divisor0_reg_n_3_[3] ;
  wire \divisor0_reg_n_3_[4] ;
  wire \divisor0_reg_n_3_[5] ;
  wire \divisor0_reg_n_3_[6] ;
  wire \divisor0_reg_n_3_[7] ;
  wire \divisor0_reg_n_3_[8] ;
  wire \divisor0_reg_n_3_[9] ;
  wire done0;
  wire grp_fu_24_ap_start;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [15:0]grp_xfUDivResize_fu_563_in_d;
  wire [63:32]grp_xfUDivResize_fu_563_in_n;
  wire [47:0]\quot_reg[47]_0 ;
  wire [47:0]\quot_reg[47]_1 ;
  wire r_stage_reg_r_1;
  wire [1:0]\scalex_V_reg_1771_reg[0] ;
  wire start0;

  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[32]_i_1 
       (.I0(\dividend0_reg[63]_0 [0]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [0]),
        .O(grp_xfUDivResize_fu_563_in_n[32]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[33]_i_1 
       (.I0(\dividend0_reg[63]_0 [1]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [1]),
        .O(grp_xfUDivResize_fu_563_in_n[33]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[34]_i_1 
       (.I0(\dividend0_reg[63]_0 [2]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [2]),
        .O(grp_xfUDivResize_fu_563_in_n[34]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[35]_i_1 
       (.I0(\dividend0_reg[63]_0 [3]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [3]),
        .O(grp_xfUDivResize_fu_563_in_n[35]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[36]_i_1 
       (.I0(\dividend0_reg[63]_0 [4]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [4]),
        .O(grp_xfUDivResize_fu_563_in_n[36]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[37]_i_1 
       (.I0(\dividend0_reg[63]_0 [5]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [5]),
        .O(grp_xfUDivResize_fu_563_in_n[37]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[38]_i_1 
       (.I0(\dividend0_reg[63]_0 [6]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [6]),
        .O(grp_xfUDivResize_fu_563_in_n[38]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[39]_i_1 
       (.I0(\dividend0_reg[63]_0 [7]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [7]),
        .O(grp_xfUDivResize_fu_563_in_n[39]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[40]_i_1 
       (.I0(\dividend0_reg[63]_0 [8]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [8]),
        .O(grp_xfUDivResize_fu_563_in_n[40]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[41]_i_1 
       (.I0(\dividend0_reg[63]_0 [9]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [9]),
        .O(grp_xfUDivResize_fu_563_in_n[41]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[42]_i_1 
       (.I0(\dividend0_reg[63]_0 [10]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [10]),
        .O(grp_xfUDivResize_fu_563_in_n[42]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[43]_i_1 
       (.I0(\dividend0_reg[63]_0 [11]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [11]),
        .O(grp_xfUDivResize_fu_563_in_n[43]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[44]_i_1 
       (.I0(\dividend0_reg[63]_0 [12]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [12]),
        .O(grp_xfUDivResize_fu_563_in_n[44]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[45]_i_1 
       (.I0(\dividend0_reg[63]_0 [13]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [13]),
        .O(grp_xfUDivResize_fu_563_in_n[45]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[46]_i_1 
       (.I0(\dividend0_reg[63]_0 [14]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [14]),
        .O(grp_xfUDivResize_fu_563_in_n[46]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[47]_i_1 
       (.I0(\dividend0_reg[63]_0 [15]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [15]),
        .O(grp_xfUDivResize_fu_563_in_n[47]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[48]_i_1 
       (.I0(\dividend0_reg[63]_0 [16]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [16]),
        .O(grp_xfUDivResize_fu_563_in_n[48]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[49]_i_1 
       (.I0(\dividend0_reg[63]_0 [17]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [17]),
        .O(grp_xfUDivResize_fu_563_in_n[49]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[50]_i_1 
       (.I0(\dividend0_reg[63]_0 [18]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [18]),
        .O(grp_xfUDivResize_fu_563_in_n[50]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[51]_i_1 
       (.I0(\dividend0_reg[63]_0 [19]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [19]),
        .O(grp_xfUDivResize_fu_563_in_n[51]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[52]_i_1 
       (.I0(\dividend0_reg[63]_0 [20]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [20]),
        .O(grp_xfUDivResize_fu_563_in_n[52]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[53]_i_1 
       (.I0(\dividend0_reg[63]_0 [21]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [21]),
        .O(grp_xfUDivResize_fu_563_in_n[53]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[54]_i_1 
       (.I0(\dividend0_reg[63]_0 [22]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [22]),
        .O(grp_xfUDivResize_fu_563_in_n[54]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[55]_i_1 
       (.I0(\dividend0_reg[63]_0 [23]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [23]),
        .O(grp_xfUDivResize_fu_563_in_n[55]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[56]_i_1 
       (.I0(\dividend0_reg[63]_0 [24]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [24]),
        .O(grp_xfUDivResize_fu_563_in_n[56]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[57]_i_1 
       (.I0(\dividend0_reg[63]_0 [25]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [25]),
        .O(grp_xfUDivResize_fu_563_in_n[57]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[58]_i_1 
       (.I0(\dividend0_reg[63]_0 [26]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [26]),
        .O(grp_xfUDivResize_fu_563_in_n[58]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[59]_i_1 
       (.I0(\dividend0_reg[63]_0 [27]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [27]),
        .O(grp_xfUDivResize_fu_563_in_n[59]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[60]_i_1 
       (.I0(\dividend0_reg[63]_0 [28]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [28]),
        .O(grp_xfUDivResize_fu_563_in_n[60]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[61]_i_1 
       (.I0(\dividend0_reg[63]_0 [29]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [29]),
        .O(grp_xfUDivResize_fu_563_in_n[61]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[62]_i_1 
       (.I0(\dividend0_reg[63]_0 [30]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [30]),
        .O(grp_xfUDivResize_fu_563_in_n[62]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[63]_i_1 
       (.I0(\dividend0_reg[63]_0 [31]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [31]),
        .O(grp_xfUDivResize_fu_563_in_n[63]));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[32]),
        .Q(\dividend0_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[33]),
        .Q(\dividend0_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[34]),
        .Q(\dividend0_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[35]),
        .Q(\dividend0_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[36]),
        .Q(\dividend0_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[37]),
        .Q(\dividend0_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[38]),
        .Q(\dividend0_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[39]),
        .Q(\dividend0_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[40]),
        .Q(\dividend0_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[41]),
        .Q(\dividend0_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[42]),
        .Q(\dividend0_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[43]),
        .Q(\dividend0_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[44]),
        .Q(\dividend0_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[45]),
        .Q(\dividend0_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[46]),
        .Q(\dividend0_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[47]),
        .Q(\dividend0_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[48]),
        .Q(\dividend0_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[49]),
        .Q(\dividend0_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[50]),
        .Q(\dividend0_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[51]),
        .Q(\dividend0_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[52]),
        .Q(\dividend0_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[53]),
        .Q(\dividend0_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[54]),
        .Q(\dividend0_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[55]),
        .Q(\dividend0_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \dividend0_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[56]),
        .Q(\dividend0_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \dividend0_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[57]),
        .Q(\dividend0_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \dividend0_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[58]),
        .Q(\dividend0_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \dividend0_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[59]),
        .Q(\dividend0_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \dividend0_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[60]),
        .Q(\dividend0_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \dividend0_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[61]),
        .Q(\dividend0_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \dividend0_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[62]),
        .Q(\dividend0_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \dividend0_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[63]),
        .Q(\dividend0_reg_n_3_[63] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[0]_i_1 
       (.I0(\divisor0_reg[15]_0 [0]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [0]),
        .O(grp_xfUDivResize_fu_563_in_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(\divisor0_reg[15]_0 [10]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [10]),
        .O(grp_xfUDivResize_fu_563_in_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(\divisor0_reg[15]_0 [11]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [11]),
        .O(grp_xfUDivResize_fu_563_in_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(\divisor0_reg[15]_0 [12]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [12]),
        .O(grp_xfUDivResize_fu_563_in_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(\divisor0_reg[15]_0 [13]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [13]),
        .O(grp_xfUDivResize_fu_563_in_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(\divisor0_reg[15]_0 [14]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [14]),
        .O(grp_xfUDivResize_fu_563_in_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1 
       (.I0(\divisor0_reg[15]_0 [15]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [15]),
        .O(grp_xfUDivResize_fu_563_in_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1 
       (.I0(\divisor0_reg[15]_0 [1]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [1]),
        .O(grp_xfUDivResize_fu_563_in_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1 
       (.I0(\divisor0_reg[15]_0 [2]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [2]),
        .O(grp_xfUDivResize_fu_563_in_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1 
       (.I0(\divisor0_reg[15]_0 [3]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [3]),
        .O(grp_xfUDivResize_fu_563_in_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1 
       (.I0(\divisor0_reg[15]_0 [4]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [4]),
        .O(grp_xfUDivResize_fu_563_in_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1 
       (.I0(\divisor0_reg[15]_0 [5]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [5]),
        .O(grp_xfUDivResize_fu_563_in_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1 
       (.I0(\divisor0_reg[15]_0 [6]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [6]),
        .O(grp_xfUDivResize_fu_563_in_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(\divisor0_reg[15]_0 [7]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [7]),
        .O(grp_xfUDivResize_fu_563_in_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(\divisor0_reg[15]_0 [8]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [8]),
        .O(grp_xfUDivResize_fu_563_in_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(\divisor0_reg[15]_0 [9]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [9]),
        .O(grp_xfUDivResize_fu_563_in_d[9]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[0]),
        .Q(\divisor0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[10]),
        .Q(\divisor0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[11]),
        .Q(\divisor0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[12]),
        .Q(\divisor0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[13]),
        .Q(\divisor0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[14]),
        .Q(\divisor0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[15]),
        .Q(\divisor0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[1]),
        .Q(\divisor0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[2]),
        .Q(\divisor0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[3]),
        .Q(\divisor0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[4]),
        .Q(\divisor0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[5]),
        .Q(\divisor0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[6]),
        .Q(\divisor0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[7]),
        .Q(\divisor0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[8]),
        .Q(\divisor0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[9]),
        .Q(\divisor0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(\quot_reg[47]_1 [0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(\quot_reg[47]_1 [10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(\quot_reg[47]_1 [11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(\quot_reg[47]_1 [12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(\quot_reg[47]_1 [13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(\quot_reg[47]_1 [14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(\quot_reg[47]_1 [15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(\quot_reg[47]_1 [16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(\quot_reg[47]_1 [17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(\quot_reg[47]_1 [18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(\quot_reg[47]_1 [19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(\quot_reg[47]_1 [1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(\quot_reg[47]_1 [20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(\quot_reg[47]_1 [21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(\quot_reg[47]_1 [22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(\quot_reg[47]_1 [23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(\quot_reg[47]_1 [24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(\quot_reg[47]_1 [25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(\quot_reg[47]_1 [26]),
        .R(1'b0));
  FDRE \quot_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[27]),
        .Q(\quot_reg[47]_1 [27]),
        .R(1'b0));
  FDRE \quot_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[28]),
        .Q(\quot_reg[47]_1 [28]),
        .R(1'b0));
  FDRE \quot_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[29]),
        .Q(\quot_reg[47]_1 [29]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(\quot_reg[47]_1 [2]),
        .R(1'b0));
  FDRE \quot_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[30]),
        .Q(\quot_reg[47]_1 [30]),
        .R(1'b0));
  FDRE \quot_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[31]),
        .Q(\quot_reg[47]_1 [31]),
        .R(1'b0));
  FDRE \quot_reg[32] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[32]),
        .Q(\quot_reg[47]_1 [32]),
        .R(1'b0));
  FDRE \quot_reg[33] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[33]),
        .Q(\quot_reg[47]_1 [33]),
        .R(1'b0));
  FDRE \quot_reg[34] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[34]),
        .Q(\quot_reg[47]_1 [34]),
        .R(1'b0));
  FDRE \quot_reg[35] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[35]),
        .Q(\quot_reg[47]_1 [35]),
        .R(1'b0));
  FDRE \quot_reg[36] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[36]),
        .Q(\quot_reg[47]_1 [36]),
        .R(1'b0));
  FDRE \quot_reg[37] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[37]),
        .Q(\quot_reg[47]_1 [37]),
        .R(1'b0));
  FDRE \quot_reg[38] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[38]),
        .Q(\quot_reg[47]_1 [38]),
        .R(1'b0));
  FDRE \quot_reg[39] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[39]),
        .Q(\quot_reg[47]_1 [39]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(\quot_reg[47]_1 [3]),
        .R(1'b0));
  FDRE \quot_reg[40] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[40]),
        .Q(\quot_reg[47]_1 [40]),
        .R(1'b0));
  FDRE \quot_reg[41] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[41]),
        .Q(\quot_reg[47]_1 [41]),
        .R(1'b0));
  FDRE \quot_reg[42] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[42]),
        .Q(\quot_reg[47]_1 [42]),
        .R(1'b0));
  FDRE \quot_reg[43] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[43]),
        .Q(\quot_reg[47]_1 [43]),
        .R(1'b0));
  FDRE \quot_reg[44] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[44]),
        .Q(\quot_reg[47]_1 [44]),
        .R(1'b0));
  FDRE \quot_reg[45] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[45]),
        .Q(\quot_reg[47]_1 [45]),
        .R(1'b0));
  FDRE \quot_reg[46] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[46]),
        .Q(\quot_reg[47]_1 [46]),
        .R(1'b0));
  FDRE \quot_reg[47] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[47]),
        .Q(\quot_reg[47]_1 [47]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(\quot_reg[47]_1 [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(\quot_reg[47]_1 [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(\quot_reg[47]_1 [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(\quot_reg[47]_1 [7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(\quot_reg[47]_1 [8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(\quot_reg[47]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0
       (.E(done0),
        .Q(dividend_tmp),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[63]_0 ({\dividend0_reg_n_3_[63] ,\dividend0_reg_n_3_[62] ,\dividend0_reg_n_3_[61] ,\dividend0_reg_n_3_[60] ,\dividend0_reg_n_3_[59] ,\dividend0_reg_n_3_[58] ,\dividend0_reg_n_3_[57] ,\dividend0_reg_n_3_[56] ,\dividend0_reg_n_3_[55] ,\dividend0_reg_n_3_[54] ,\dividend0_reg_n_3_[53] ,\dividend0_reg_n_3_[52] ,\dividend0_reg_n_3_[51] ,\dividend0_reg_n_3_[50] ,\dividend0_reg_n_3_[49] ,\dividend0_reg_n_3_[48] ,\dividend0_reg_n_3_[47] ,\dividend0_reg_n_3_[46] ,\dividend0_reg_n_3_[45] ,\dividend0_reg_n_3_[44] ,\dividend0_reg_n_3_[43] ,\dividend0_reg_n_3_[42] ,\dividend0_reg_n_3_[41] ,\dividend0_reg_n_3_[40] ,\dividend0_reg_n_3_[39] ,\dividend0_reg_n_3_[38] ,\dividend0_reg_n_3_[37] ,\dividend0_reg_n_3_[36] ,\dividend0_reg_n_3_[35] ,\dividend0_reg_n_3_[34] ,\dividend0_reg_n_3_[33] ,\dividend0_reg_n_3_[32] }),
        .\divisor0_reg[15]_0 ({\divisor0_reg_n_3_[15] ,\divisor0_reg_n_3_[14] ,\divisor0_reg_n_3_[13] ,\divisor0_reg_n_3_[12] ,\divisor0_reg_n_3_[11] ,\divisor0_reg_n_3_[10] ,\divisor0_reg_n_3_[9] ,\divisor0_reg_n_3_[8] ,\divisor0_reg_n_3_[7] ,\divisor0_reg_n_3_[6] ,\divisor0_reg_n_3_[5] ,\divisor0_reg_n_3_[4] ,\divisor0_reg_n_3_[3] ,\divisor0_reg_n_3_[2] ,\divisor0_reg_n_3_[1] ,\divisor0_reg_n_3_[0] }),
        .\r_stage_reg[0]_0 (start0),
        .r_stage_reg_r_1_0(r_stage_reg_r_1));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[10]_i_1 
       (.I0(\quot_reg[47]_1 [10]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[10]),
        .O(\quot_reg[47]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[11]_i_1 
       (.I0(\quot_reg[47]_1 [11]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[11]),
        .O(\quot_reg[47]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[12]_i_1 
       (.I0(\quot_reg[47]_1 [12]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[12]),
        .O(\quot_reg[47]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[13]_i_1 
       (.I0(\quot_reg[47]_1 [13]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[13]),
        .O(\quot_reg[47]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[14]_i_1 
       (.I0(\quot_reg[47]_1 [14]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[14]),
        .O(\quot_reg[47]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[15]_i_1 
       (.I0(\quot_reg[47]_1 [15]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[15]),
        .O(\quot_reg[47]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[16]_i_1 
       (.I0(\quot_reg[47]_1 [16]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[16]),
        .O(\quot_reg[47]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[17]_i_1 
       (.I0(\quot_reg[47]_1 [17]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[17]),
        .O(\quot_reg[47]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[18]_i_1 
       (.I0(\quot_reg[47]_1 [18]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[18]),
        .O(\quot_reg[47]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[19]_i_1 
       (.I0(\quot_reg[47]_1 [19]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[19]),
        .O(\quot_reg[47]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[20]_i_1 
       (.I0(\quot_reg[47]_1 [20]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[20]),
        .O(\quot_reg[47]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[21]_i_1 
       (.I0(\quot_reg[47]_1 [21]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[21]),
        .O(\quot_reg[47]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[22]_i_1 
       (.I0(\quot_reg[47]_1 [22]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[22]),
        .O(\quot_reg[47]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[23]_i_1 
       (.I0(\quot_reg[47]_1 [23]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[23]),
        .O(\quot_reg[47]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[24]_i_1 
       (.I0(\quot_reg[47]_1 [24]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[24]),
        .O(\quot_reg[47]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[25]_i_1 
       (.I0(\quot_reg[47]_1 [25]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[25]),
        .O(\quot_reg[47]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[26]_i_1 
       (.I0(\quot_reg[47]_1 [26]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[26]),
        .O(\quot_reg[47]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[27]_i_1 
       (.I0(\quot_reg[47]_1 [27]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[27]),
        .O(\quot_reg[47]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[28]_i_1 
       (.I0(\quot_reg[47]_1 [28]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[28]),
        .O(\quot_reg[47]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[29]_i_1 
       (.I0(\quot_reg[47]_1 [29]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[29]),
        .O(\quot_reg[47]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[30]_i_1 
       (.I0(\quot_reg[47]_1 [30]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[30]),
        .O(\quot_reg[47]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[31]_i_1 
       (.I0(\quot_reg[47]_1 [31]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[31]),
        .O(\quot_reg[47]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[32]_i_1 
       (.I0(\quot_reg[47]_1 [32]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[32]),
        .O(\quot_reg[47]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[33]_i_1 
       (.I0(\quot_reg[47]_1 [33]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[33]),
        .O(\quot_reg[47]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[34]_i_1 
       (.I0(\quot_reg[47]_1 [34]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[34]),
        .O(\quot_reg[47]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[35]_i_1 
       (.I0(\quot_reg[47]_1 [35]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[35]),
        .O(\quot_reg[47]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[36]_i_1 
       (.I0(\quot_reg[47]_1 [36]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[36]),
        .O(\quot_reg[47]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[37]_i_1 
       (.I0(\quot_reg[47]_1 [37]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[37]),
        .O(\quot_reg[47]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[38]_i_1 
       (.I0(\quot_reg[47]_1 [38]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[38]),
        .O(\quot_reg[47]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[39]_i_1 
       (.I0(\quot_reg[47]_1 [39]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[39]),
        .O(\quot_reg[47]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[40]_i_1 
       (.I0(\quot_reg[47]_1 [40]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[40]),
        .O(\quot_reg[47]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[41]_i_1 
       (.I0(\quot_reg[47]_1 [41]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[41]),
        .O(\quot_reg[47]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[42]_i_1 
       (.I0(\quot_reg[47]_1 [42]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[42]),
        .O(\quot_reg[47]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[43]_i_1 
       (.I0(\quot_reg[47]_1 [43]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[43]),
        .O(\quot_reg[47]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[44]_i_1 
       (.I0(\quot_reg[47]_1 [44]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[44]),
        .O(\quot_reg[47]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[45]_i_1 
       (.I0(\quot_reg[47]_1 [45]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[45]),
        .O(\quot_reg[47]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[46]_i_1 
       (.I0(\quot_reg[47]_1 [46]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[46]),
        .O(\quot_reg[47]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[47]_i_1 
       (.I0(\quot_reg[47]_1 [47]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[47]),
        .O(\quot_reg[47]_0 [47]));
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(grp_xfUDivResize_fu_563_ap_start_reg),
        .I1(\scalex_V_reg_1771_reg[0] [0]),
        .O(grp_fu_24_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_24_ap_start),
        .Q(start0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[0]_i_1 
       (.I0(\quot_reg[47]_1 [0]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[0]),
        .O(\quot_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[1]_i_1 
       (.I0(\quot_reg[47]_1 [1]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[1]),
        .O(\quot_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[2]_i_1 
       (.I0(\quot_reg[47]_1 [2]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[2]),
        .O(\quot_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[3]_i_1 
       (.I0(\quot_reg[47]_1 [3]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[3]),
        .O(\quot_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[4]_i_1 
       (.I0(\quot_reg[47]_1 [4]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[4]),
        .O(\quot_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[5]_i_1 
       (.I0(\quot_reg[47]_1 [5]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[5]),
        .O(\quot_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[6]_i_1 
       (.I0(\quot_reg[47]_1 [6]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[6]),
        .O(\quot_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[7]_i_1 
       (.I0(\quot_reg[47]_1 [7]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[7]),
        .O(\quot_reg[47]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[8]_i_1 
       (.I0(\quot_reg[47]_1 [8]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[8]),
        .O(\quot_reg[47]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[9]_i_1 
       (.I0(\quot_reg[47]_1 [9]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[9]),
        .O(\quot_reg[47]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u
   (r_stage_reg_r_1_0,
    E,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15]_0 );
  output r_stage_reg_r_1_0;
  output [0:0]E;
  output [47:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15]_0 ;

  wire [0:0]E;
  wire [47:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5_n_3;
  wire cal_tmp_carry__0_i_6_n_3;
  wire cal_tmp_carry__0_i_7_n_3;
  wire cal_tmp_carry__0_i_8_n_3;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__10_i_1_n_3;
  wire cal_tmp_carry__10_i_2_n_3;
  wire cal_tmp_carry__10_i_3_n_3;
  wire cal_tmp_carry__10_i_4_n_3;
  wire cal_tmp_carry__10_n_10;
  wire cal_tmp_carry__10_n_3;
  wire cal_tmp_carry__10_n_4;
  wire cal_tmp_carry__10_n_5;
  wire cal_tmp_carry__10_n_6;
  wire cal_tmp_carry__10_n_7;
  wire cal_tmp_carry__10_n_8;
  wire cal_tmp_carry__10_n_9;
  wire cal_tmp_carry__11_i_1_n_3;
  wire cal_tmp_carry__11_i_2_n_3;
  wire cal_tmp_carry__11_i_3_n_3;
  wire cal_tmp_carry__11_i_4_n_3;
  wire cal_tmp_carry__11_n_10;
  wire cal_tmp_carry__11_n_3;
  wire cal_tmp_carry__11_n_4;
  wire cal_tmp_carry__11_n_5;
  wire cal_tmp_carry__11_n_6;
  wire cal_tmp_carry__11_n_7;
  wire cal_tmp_carry__11_n_8;
  wire cal_tmp_carry__11_n_9;
  wire cal_tmp_carry__12_i_1_n_3;
  wire cal_tmp_carry__12_i_2_n_3;
  wire cal_tmp_carry__12_i_3_n_3;
  wire cal_tmp_carry__12_i_4_n_3;
  wire cal_tmp_carry__12_n_10;
  wire cal_tmp_carry__12_n_3;
  wire cal_tmp_carry__12_n_4;
  wire cal_tmp_carry__12_n_5;
  wire cal_tmp_carry__12_n_6;
  wire cal_tmp_carry__12_n_7;
  wire cal_tmp_carry__12_n_8;
  wire cal_tmp_carry__12_n_9;
  wire cal_tmp_carry__13_i_1_n_3;
  wire cal_tmp_carry__13_i_2_n_3;
  wire cal_tmp_carry__13_i_3_n_3;
  wire cal_tmp_carry__13_i_4_n_3;
  wire cal_tmp_carry__13_n_10;
  wire cal_tmp_carry__13_n_3;
  wire cal_tmp_carry__13_n_4;
  wire cal_tmp_carry__13_n_5;
  wire cal_tmp_carry__13_n_6;
  wire cal_tmp_carry__13_n_7;
  wire cal_tmp_carry__13_n_8;
  wire cal_tmp_carry__13_n_9;
  wire cal_tmp_carry__14_i_1_n_3;
  wire cal_tmp_carry__14_i_2_n_3;
  wire cal_tmp_carry__14_i_3_n_3;
  wire cal_tmp_carry__14_i_4_n_3;
  wire cal_tmp_carry__14_n_10;
  wire cal_tmp_carry__14_n_4;
  wire cal_tmp_carry__14_n_5;
  wire cal_tmp_carry__14_n_6;
  wire cal_tmp_carry__14_n_8;
  wire cal_tmp_carry__14_n_9;
  wire cal_tmp_carry__1_i_5_n_3;
  wire cal_tmp_carry__1_i_6_n_3;
  wire cal_tmp_carry__1_i_7_n_3;
  wire cal_tmp_carry__1_i_8_n_3;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5_n_3;
  wire cal_tmp_carry__2_i_6_n_3;
  wire cal_tmp_carry__2_i_7_n_3;
  wire cal_tmp_carry__2_i_8_n_3;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_1_n_3;
  wire cal_tmp_carry__3_i_2_n_3;
  wire cal_tmp_carry__3_i_3_n_3;
  wire cal_tmp_carry__3_i_4_n_3;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_i_1_n_3;
  wire cal_tmp_carry__4_i_2_n_3;
  wire cal_tmp_carry__4_i_3_n_3;
  wire cal_tmp_carry__4_i_4_n_3;
  wire cal_tmp_carry__4_n_10;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_i_1_n_3;
  wire cal_tmp_carry__5_i_2_n_3;
  wire cal_tmp_carry__5_i_3_n_3;
  wire cal_tmp_carry__5_i_4_n_3;
  wire cal_tmp_carry__5_n_10;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_i_1_n_3;
  wire cal_tmp_carry__6_i_2_n_3;
  wire cal_tmp_carry__6_i_3_n_3;
  wire cal_tmp_carry__6_i_4_n_3;
  wire cal_tmp_carry__6_n_10;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry__7_i_1_n_3;
  wire cal_tmp_carry__7_i_2_n_3;
  wire cal_tmp_carry__7_i_3_n_3;
  wire cal_tmp_carry__7_i_4_n_3;
  wire cal_tmp_carry__7_n_10;
  wire cal_tmp_carry__7_n_3;
  wire cal_tmp_carry__7_n_4;
  wire cal_tmp_carry__7_n_5;
  wire cal_tmp_carry__7_n_6;
  wire cal_tmp_carry__7_n_7;
  wire cal_tmp_carry__7_n_8;
  wire cal_tmp_carry__7_n_9;
  wire cal_tmp_carry__8_i_1_n_3;
  wire cal_tmp_carry__8_i_2_n_3;
  wire cal_tmp_carry__8_i_3_n_3;
  wire cal_tmp_carry__8_i_4_n_3;
  wire cal_tmp_carry__8_n_10;
  wire cal_tmp_carry__8_n_3;
  wire cal_tmp_carry__8_n_4;
  wire cal_tmp_carry__8_n_5;
  wire cal_tmp_carry__8_n_6;
  wire cal_tmp_carry__8_n_7;
  wire cal_tmp_carry__8_n_8;
  wire cal_tmp_carry__8_n_9;
  wire cal_tmp_carry__9_i_1_n_3;
  wire cal_tmp_carry__9_i_2_n_3;
  wire cal_tmp_carry__9_i_3_n_3;
  wire cal_tmp_carry__9_i_4_n_3;
  wire cal_tmp_carry__9_n_10;
  wire cal_tmp_carry__9_n_3;
  wire cal_tmp_carry__9_n_4;
  wire cal_tmp_carry__9_n_5;
  wire cal_tmp_carry__9_n_6;
  wire cal_tmp_carry__9_n_7;
  wire cal_tmp_carry__9_n_8;
  wire cal_tmp_carry__9_n_9;
  wire cal_tmp_carry_i_5_n_3;
  wire cal_tmp_carry_i_6_n_3;
  wire cal_tmp_carry_i_7_n_3;
  wire cal_tmp_carry_i_8_n_3;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [63:32]dividend0;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [63:48]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_3 ;
  wire \dividend_tmp[11]_i_1_n_3 ;
  wire \dividend_tmp[12]_i_1_n_3 ;
  wire \dividend_tmp[13]_i_1_n_3 ;
  wire \dividend_tmp[14]_i_1_n_3 ;
  wire \dividend_tmp[15]_i_1_n_3 ;
  wire \dividend_tmp[16]_i_1_n_3 ;
  wire \dividend_tmp[17]_i_1_n_3 ;
  wire \dividend_tmp[18]_i_1_n_3 ;
  wire \dividend_tmp[19]_i_1_n_3 ;
  wire \dividend_tmp[1]_i_1_n_3 ;
  wire \dividend_tmp[20]_i_1_n_3 ;
  wire \dividend_tmp[21]_i_1_n_3 ;
  wire \dividend_tmp[22]_i_1_n_3 ;
  wire \dividend_tmp[23]_i_1_n_3 ;
  wire \dividend_tmp[24]_i_1_n_3 ;
  wire \dividend_tmp[25]_i_1_n_3 ;
  wire \dividend_tmp[26]_i_1_n_3 ;
  wire \dividend_tmp[27]_i_1_n_3 ;
  wire \dividend_tmp[28]_i_1_n_3 ;
  wire \dividend_tmp[29]_i_1_n_3 ;
  wire \dividend_tmp[2]_i_1_n_3 ;
  wire \dividend_tmp[30]_i_1_n_3 ;
  wire \dividend_tmp[31]_i_1_n_3 ;
  wire \dividend_tmp[32]_i_1_n_3 ;
  wire \dividend_tmp[33]_i_1_n_3 ;
  wire \dividend_tmp[34]_i_1_n_3 ;
  wire \dividend_tmp[35]_i_1_n_3 ;
  wire \dividend_tmp[36]_i_1_n_3 ;
  wire \dividend_tmp[37]_i_1_n_3 ;
  wire \dividend_tmp[38]_i_1_n_3 ;
  wire \dividend_tmp[39]_i_1_n_3 ;
  wire \dividend_tmp[3]_i_1_n_3 ;
  wire \dividend_tmp[40]_i_1_n_3 ;
  wire \dividend_tmp[41]_i_1_n_3 ;
  wire \dividend_tmp[42]_i_1_n_3 ;
  wire \dividend_tmp[43]_i_1_n_3 ;
  wire \dividend_tmp[44]_i_1_n_3 ;
  wire \dividend_tmp[45]_i_1_n_3 ;
  wire \dividend_tmp[46]_i_1_n_3 ;
  wire \dividend_tmp[47]_i_1_n_3 ;
  wire \dividend_tmp[48]_i_1_n_3 ;
  wire \dividend_tmp[49]_i_1_n_3 ;
  wire \dividend_tmp[4]_i_1_n_3 ;
  wire \dividend_tmp[50]_i_1_n_3 ;
  wire \dividend_tmp[51]_i_1_n_3 ;
  wire \dividend_tmp[52]_i_1_n_3 ;
  wire \dividend_tmp[53]_i_1_n_3 ;
  wire \dividend_tmp[54]_i_1_n_3 ;
  wire \dividend_tmp[55]_i_1_n_3 ;
  wire \dividend_tmp[56]_i_1_n_3 ;
  wire \dividend_tmp[57]_i_1_n_3 ;
  wire \dividend_tmp[58]_i_1_n_3 ;
  wire \dividend_tmp[59]_i_1_n_3 ;
  wire \dividend_tmp[5]_i_1_n_3 ;
  wire \dividend_tmp[60]_i_1_n_3 ;
  wire \dividend_tmp[61]_i_1_n_3 ;
  wire \dividend_tmp[62]_i_1_n_3 ;
  wire \dividend_tmp[63]_i_1_n_3 ;
  wire \dividend_tmp[6]_i_1_n_3 ;
  wire \dividend_tmp[7]_i_1_n_3 ;
  wire \dividend_tmp[8]_i_1_n_3 ;
  wire \dividend_tmp[9]_i_1_n_3 ;
  wire [15:0]divisor0;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[0]_rep_n_3 ;
  wire \r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_4 ;
  wire \r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60_n_3 ;
  wire \r_stage_reg[63]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_61_n_3 ;
  wire r_stage_reg_gate_n_3;
  wire \r_stage_reg_n_3_[0] ;
  wire r_stage_reg_r_0_n_3;
  wire r_stage_reg_r_10_n_3;
  wire r_stage_reg_r_11_n_3;
  wire r_stage_reg_r_12_n_3;
  wire r_stage_reg_r_13_n_3;
  wire r_stage_reg_r_14_n_3;
  wire r_stage_reg_r_15_n_3;
  wire r_stage_reg_r_16_n_3;
  wire r_stage_reg_r_17_n_3;
  wire r_stage_reg_r_18_n_3;
  wire r_stage_reg_r_19_n_3;
  wire r_stage_reg_r_1_0;
  wire r_stage_reg_r_20_n_3;
  wire r_stage_reg_r_21_n_3;
  wire r_stage_reg_r_22_n_3;
  wire r_stage_reg_r_23_n_3;
  wire r_stage_reg_r_24_n_3;
  wire r_stage_reg_r_25_n_3;
  wire r_stage_reg_r_26_n_3;
  wire r_stage_reg_r_27_n_3;
  wire r_stage_reg_r_28_n_3;
  wire r_stage_reg_r_29_n_3;
  wire r_stage_reg_r_2_n_3;
  wire r_stage_reg_r_30_n_3;
  wire r_stage_reg_r_31_n_3;
  wire r_stage_reg_r_32_n_3;
  wire r_stage_reg_r_33_n_3;
  wire r_stage_reg_r_34_n_3;
  wire r_stage_reg_r_35_n_3;
  wire r_stage_reg_r_36_n_3;
  wire r_stage_reg_r_37_n_3;
  wire r_stage_reg_r_38_n_3;
  wire r_stage_reg_r_39_n_3;
  wire r_stage_reg_r_3_n_3;
  wire r_stage_reg_r_40_n_3;
  wire r_stage_reg_r_41_n_3;
  wire r_stage_reg_r_42_n_3;
  wire r_stage_reg_r_43_n_3;
  wire r_stage_reg_r_44_n_3;
  wire r_stage_reg_r_45_n_3;
  wire r_stage_reg_r_46_n_3;
  wire r_stage_reg_r_47_n_3;
  wire r_stage_reg_r_48_n_3;
  wire r_stage_reg_r_49_n_3;
  wire r_stage_reg_r_4_n_3;
  wire r_stage_reg_r_50_n_3;
  wire r_stage_reg_r_51_n_3;
  wire r_stage_reg_r_52_n_3;
  wire r_stage_reg_r_53_n_3;
  wire r_stage_reg_r_54_n_3;
  wire r_stage_reg_r_55_n_3;
  wire r_stage_reg_r_56_n_3;
  wire r_stage_reg_r_57_n_3;
  wire r_stage_reg_r_58_n_3;
  wire r_stage_reg_r_59_n_3;
  wire r_stage_reg_r_5_n_3;
  wire r_stage_reg_r_60_n_3;
  wire r_stage_reg_r_61_n_3;
  wire r_stage_reg_r_6_n_3;
  wire r_stage_reg_r_7_n_3;
  wire r_stage_reg_r_8_n_3;
  wire r_stage_reg_r_9_n_3;
  wire r_stage_reg_r_n_3;
  wire [62:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_3 ;
  wire \remd_tmp[10]_i_1_n_3 ;
  wire \remd_tmp[11]_i_1_n_3 ;
  wire \remd_tmp[12]_i_1_n_3 ;
  wire \remd_tmp[13]_i_1_n_3 ;
  wire \remd_tmp[14]_i_1_n_3 ;
  wire \remd_tmp[15]_i_1_n_3 ;
  wire \remd_tmp[16]_i_1_n_3 ;
  wire \remd_tmp[17]_i_1_n_3 ;
  wire \remd_tmp[18]_i_1_n_3 ;
  wire \remd_tmp[19]_i_1_n_3 ;
  wire \remd_tmp[1]_i_1_n_3 ;
  wire \remd_tmp[20]_i_1_n_3 ;
  wire \remd_tmp[21]_i_1_n_3 ;
  wire \remd_tmp[22]_i_1_n_3 ;
  wire \remd_tmp[23]_i_1_n_3 ;
  wire \remd_tmp[24]_i_1_n_3 ;
  wire \remd_tmp[25]_i_1_n_3 ;
  wire \remd_tmp[26]_i_1_n_3 ;
  wire \remd_tmp[27]_i_1_n_3 ;
  wire \remd_tmp[28]_i_1_n_3 ;
  wire \remd_tmp[29]_i_1_n_3 ;
  wire \remd_tmp[2]_i_1_n_3 ;
  wire \remd_tmp[30]_i_1_n_3 ;
  wire \remd_tmp[31]_i_1_n_3 ;
  wire \remd_tmp[32]_i_1_n_3 ;
  wire \remd_tmp[33]_i_1_n_3 ;
  wire \remd_tmp[34]_i_1_n_3 ;
  wire \remd_tmp[35]_i_1_n_3 ;
  wire \remd_tmp[36]_i_1_n_3 ;
  wire \remd_tmp[37]_i_1_n_3 ;
  wire \remd_tmp[38]_i_1_n_3 ;
  wire \remd_tmp[39]_i_1_n_3 ;
  wire \remd_tmp[3]_i_1_n_3 ;
  wire \remd_tmp[40]_i_1_n_3 ;
  wire \remd_tmp[41]_i_1_n_3 ;
  wire \remd_tmp[42]_i_1_n_3 ;
  wire \remd_tmp[43]_i_1_n_3 ;
  wire \remd_tmp[44]_i_1_n_3 ;
  wire \remd_tmp[45]_i_1_n_3 ;
  wire \remd_tmp[46]_i_1_n_3 ;
  wire \remd_tmp[47]_i_1_n_3 ;
  wire \remd_tmp[48]_i_1_n_3 ;
  wire \remd_tmp[49]_i_1_n_3 ;
  wire \remd_tmp[4]_i_1_n_3 ;
  wire \remd_tmp[50]_i_1_n_3 ;
  wire \remd_tmp[51]_i_1_n_3 ;
  wire \remd_tmp[52]_i_1_n_3 ;
  wire \remd_tmp[53]_i_1_n_3 ;
  wire \remd_tmp[54]_i_1_n_3 ;
  wire \remd_tmp[55]_i_1_n_3 ;
  wire \remd_tmp[56]_i_1_n_3 ;
  wire \remd_tmp[57]_i_1_n_3 ;
  wire \remd_tmp[58]_i_1_n_3 ;
  wire \remd_tmp[59]_i_1_n_3 ;
  wire \remd_tmp[5]_i_1_n_3 ;
  wire \remd_tmp[60]_i_1_n_3 ;
  wire \remd_tmp[61]_i_1_n_3 ;
  wire \remd_tmp[62]_i_1_n_3 ;
  wire \remd_tmp[6]_i_1_n_3 ;
  wire \remd_tmp[7]_i_1_n_3 ;
  wire \remd_tmp[8]_i_1_n_3 ;
  wire \remd_tmp[9]_i_1_n_3 ;
  wire [14:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__14_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__15_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__15_O_UNCONNECTED;
  wire \NLW_r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_Q_UNCONNECTED ;
  wire \NLW_r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10}),
        .S({cal_tmp_carry_i_5_n_3,cal_tmp_carry_i_6_n_3,cal_tmp_carry_i_7_n_3,cal_tmp_carry_i_8_n_3}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_3),
        .CO({cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10}),
        .S({cal_tmp_carry__0_i_5_n_3,cal_tmp_carry__0_i_6_n_3,cal_tmp_carry__0_i_7_n_3,cal_tmp_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8_n_3));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_3),
        .CO({cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10}),
        .S({cal_tmp_carry__1_i_5_n_3,cal_tmp_carry__1_i_6_n_3,cal_tmp_carry__1_i_7_n_3,cal_tmp_carry__1_i_8_n_3}));
  CARRY4 cal_tmp_carry__10
       (.CI(cal_tmp_carry__9_n_3),
        .CO({cal_tmp_carry__10_n_3,cal_tmp_carry__10_n_4,cal_tmp_carry__10_n_5,cal_tmp_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__10_n_7,cal_tmp_carry__10_n_8,cal_tmp_carry__10_n_9,cal_tmp_carry__10_n_10}),
        .S({cal_tmp_carry__10_i_1_n_3,cal_tmp_carry__10_i_2_n_3,cal_tmp_carry__10_i_3_n_3,cal_tmp_carry__10_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[46]),
        .O(cal_tmp_carry__10_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[45]),
        .O(cal_tmp_carry__10_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[44]),
        .O(cal_tmp_carry__10_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[43]),
        .O(cal_tmp_carry__10_i_4_n_3));
  CARRY4 cal_tmp_carry__11
       (.CI(cal_tmp_carry__10_n_3),
        .CO({cal_tmp_carry__11_n_3,cal_tmp_carry__11_n_4,cal_tmp_carry__11_n_5,cal_tmp_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__11_n_7,cal_tmp_carry__11_n_8,cal_tmp_carry__11_n_9,cal_tmp_carry__11_n_10}),
        .S({cal_tmp_carry__11_i_1_n_3,cal_tmp_carry__11_i_2_n_3,cal_tmp_carry__11_i_3_n_3,cal_tmp_carry__11_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[50]),
        .O(cal_tmp_carry__11_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[49]),
        .O(cal_tmp_carry__11_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[48]),
        .O(cal_tmp_carry__11_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[47]),
        .O(cal_tmp_carry__11_i_4_n_3));
  CARRY4 cal_tmp_carry__12
       (.CI(cal_tmp_carry__11_n_3),
        .CO({cal_tmp_carry__12_n_3,cal_tmp_carry__12_n_4,cal_tmp_carry__12_n_5,cal_tmp_carry__12_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__12_n_7,cal_tmp_carry__12_n_8,cal_tmp_carry__12_n_9,cal_tmp_carry__12_n_10}),
        .S({cal_tmp_carry__12_i_1_n_3,cal_tmp_carry__12_i_2_n_3,cal_tmp_carry__12_i_3_n_3,cal_tmp_carry__12_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[54]),
        .O(cal_tmp_carry__12_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[53]),
        .O(cal_tmp_carry__12_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[52]),
        .O(cal_tmp_carry__12_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[51]),
        .O(cal_tmp_carry__12_i_4_n_3));
  CARRY4 cal_tmp_carry__13
       (.CI(cal_tmp_carry__12_n_3),
        .CO({cal_tmp_carry__13_n_3,cal_tmp_carry__13_n_4,cal_tmp_carry__13_n_5,cal_tmp_carry__13_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__13_n_7,cal_tmp_carry__13_n_8,cal_tmp_carry__13_n_9,cal_tmp_carry__13_n_10}),
        .S({cal_tmp_carry__13_i_1_n_3,cal_tmp_carry__13_i_2_n_3,cal_tmp_carry__13_i_3_n_3,cal_tmp_carry__13_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[58]),
        .O(cal_tmp_carry__13_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[57]),
        .O(cal_tmp_carry__13_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[56]),
        .O(cal_tmp_carry__13_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[55]),
        .O(cal_tmp_carry__13_i_4_n_3));
  CARRY4 cal_tmp_carry__14
       (.CI(cal_tmp_carry__13_n_3),
        .CO({p_2_out,cal_tmp_carry__14_n_4,cal_tmp_carry__14_n_5,cal_tmp_carry__14_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__14_O_UNCONNECTED[3],cal_tmp_carry__14_n_8,cal_tmp_carry__14_n_9,cal_tmp_carry__14_n_10}),
        .S({cal_tmp_carry__14_i_1_n_3,cal_tmp_carry__14_i_2_n_3,cal_tmp_carry__14_i_3_n_3,cal_tmp_carry__14_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[62]),
        .O(cal_tmp_carry__14_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[61]),
        .O(cal_tmp_carry__14_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[60]),
        .O(cal_tmp_carry__14_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[59]),
        .O(cal_tmp_carry__14_i_4_n_3));
  CARRY4 cal_tmp_carry__15
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__15_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__15_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[10]),
        .I2(divisor0[11]),
        .O(cal_tmp_carry__1_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[9]),
        .I2(divisor0[10]),
        .O(cal_tmp_carry__1_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[8]),
        .I2(divisor0[9]),
        .O(cal_tmp_carry__1_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[7]),
        .I2(divisor0[8]),
        .O(cal_tmp_carry__1_i_8_n_3));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_3),
        .CO({cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10}),
        .S({cal_tmp_carry__2_i_5_n_3,cal_tmp_carry__2_i_6_n_3,cal_tmp_carry__2_i_7_n_3,cal_tmp_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[14]),
        .I2(divisor0[15]),
        .O(cal_tmp_carry__2_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[13]),
        .I2(divisor0[14]),
        .O(cal_tmp_carry__2_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[12]),
        .I2(divisor0[13]),
        .O(cal_tmp_carry__2_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[11]),
        .I2(divisor0[12]),
        .O(cal_tmp_carry__2_i_8_n_3));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_3),
        .CO({cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10}),
        .S({cal_tmp_carry__3_i_1_n_3,cal_tmp_carry__3_i_2_n_3,cal_tmp_carry__3_i_3_n_3,cal_tmp_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4_n_3));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_3),
        .CO({cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9,cal_tmp_carry__4_n_10}),
        .S({cal_tmp_carry__4_i_1_n_3,cal_tmp_carry__4_i_2_n_3,cal_tmp_carry__4_i_3_n_3,cal_tmp_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_3));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_3),
        .CO({cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9,cal_tmp_carry__5_n_10}),
        .S({cal_tmp_carry__5_i_1_n_3,cal_tmp_carry__5_i_2_n_3,cal_tmp_carry__5_i_3_n_3,cal_tmp_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4_n_3));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_3),
        .CO({cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9,cal_tmp_carry__6_n_10}),
        .S({cal_tmp_carry__6_i_1_n_3,cal_tmp_carry__6_i_2_n_3,cal_tmp_carry__6_i_3_n_3,cal_tmp_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4_n_3));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_3),
        .CO({cal_tmp_carry__7_n_3,cal_tmp_carry__7_n_4,cal_tmp_carry__7_n_5,cal_tmp_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__7_n_7,cal_tmp_carry__7_n_8,cal_tmp_carry__7_n_9,cal_tmp_carry__7_n_10}),
        .S({cal_tmp_carry__7_i_1_n_3,cal_tmp_carry__7_i_2_n_3,cal_tmp_carry__7_i_3_n_3,cal_tmp_carry__7_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[34]),
        .O(cal_tmp_carry__7_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[33]),
        .O(cal_tmp_carry__7_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[32]),
        .O(cal_tmp_carry__7_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[31]),
        .O(cal_tmp_carry__7_i_4_n_3));
  CARRY4 cal_tmp_carry__8
       (.CI(cal_tmp_carry__7_n_3),
        .CO({cal_tmp_carry__8_n_3,cal_tmp_carry__8_n_4,cal_tmp_carry__8_n_5,cal_tmp_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__8_n_7,cal_tmp_carry__8_n_8,cal_tmp_carry__8_n_9,cal_tmp_carry__8_n_10}),
        .S({cal_tmp_carry__8_i_1_n_3,cal_tmp_carry__8_i_2_n_3,cal_tmp_carry__8_i_3_n_3,cal_tmp_carry__8_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[38]),
        .O(cal_tmp_carry__8_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[37]),
        .O(cal_tmp_carry__8_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[36]),
        .O(cal_tmp_carry__8_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[35]),
        .O(cal_tmp_carry__8_i_4_n_3));
  CARRY4 cal_tmp_carry__9
       (.CI(cal_tmp_carry__8_n_3),
        .CO({cal_tmp_carry__9_n_3,cal_tmp_carry__9_n_4,cal_tmp_carry__9_n_5,cal_tmp_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__9_n_7,cal_tmp_carry__9_n_8,cal_tmp_carry__9_n_9,cal_tmp_carry__9_n_10}),
        .S({cal_tmp_carry__9_i_1_n_3,cal_tmp_carry__9_i_2_n_3,cal_tmp_carry__9_i_3_n_3,cal_tmp_carry__9_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[42]),
        .O(cal_tmp_carry__9_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[41]),
        .O(cal_tmp_carry__9_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[40]),
        .O(cal_tmp_carry__9_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[39]),
        .O(cal_tmp_carry__9_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(dividend0[63]),
        .I1(dividend_tmp[63]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(dividend_tmp[63]),
        .I2(dividend0[63]),
        .I3(divisor0[0]),
        .O(cal_tmp_carry_i_8_n_3));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [0]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [1]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [2]),
        .Q(dividend0[34]),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [3]),
        .Q(dividend0[35]),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [4]),
        .Q(dividend0[36]),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [5]),
        .Q(dividend0[37]),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [6]),
        .Q(dividend0[38]),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [7]),
        .Q(dividend0[39]),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [8]),
        .Q(dividend0[40]),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [9]),
        .Q(dividend0[41]),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [10]),
        .Q(dividend0[42]),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [11]),
        .Q(dividend0[43]),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [12]),
        .Q(dividend0[44]),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [13]),
        .Q(dividend0[45]),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [14]),
        .Q(dividend0[46]),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [15]),
        .Q(dividend0[47]),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [16]),
        .Q(dividend0[48]),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [17]),
        .Q(dividend0[49]),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [18]),
        .Q(dividend0[50]),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [19]),
        .Q(dividend0[51]),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [20]),
        .Q(dividend0[52]),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [21]),
        .Q(dividend0[53]),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [22]),
        .Q(dividend0[54]),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [23]),
        .Q(dividend0[55]),
        .R(1'b0));
  FDRE \dividend0_reg[56] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [24]),
        .Q(dividend0[56]),
        .R(1'b0));
  FDRE \dividend0_reg[57] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [25]),
        .Q(dividend0[57]),
        .R(1'b0));
  FDRE \dividend0_reg[58] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [26]),
        .Q(dividend0[58]),
        .R(1'b0));
  FDRE \dividend0_reg[59] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [27]),
        .Q(dividend0[59]),
        .R(1'b0));
  FDRE \dividend0_reg[60] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [28]),
        .Q(dividend0[60]),
        .R(1'b0));
  FDRE \dividend0_reg[61] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [29]),
        .Q(dividend0[61]),
        .R(1'b0));
  FDRE \dividend0_reg[62] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [30]),
        .Q(dividend0[62]),
        .R(1'b0));
  FDRE \dividend0_reg[63] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[63]_0 [31]),
        .Q(dividend0[63]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(Q[10]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(Q[11]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(Q[12]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1 
       (.I0(Q[14]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1 
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(Q[19]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(Q[20]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(Q[21]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(Q[22]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(Q[23]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[25]_i_1 
       (.I0(Q[24]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[26]_i_1 
       (.I0(Q[25]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[27]_i_1 
       (.I0(Q[26]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[28]_i_1 
       (.I0(Q[27]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[29]_i_1 
       (.I0(Q[28]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[30]_i_1 
       (.I0(Q[29]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[31]_i_1 
       (.I0(Q[30]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[32]_i_1 
       (.I0(Q[31]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(dividend0[32]),
        .I1(Q[32]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[34]_i_1 
       (.I0(dividend0[33]),
        .I1(Q[33]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[35]_i_1 
       (.I0(dividend0[34]),
        .I1(Q[34]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[36]_i_1 
       (.I0(dividend0[35]),
        .I1(Q[35]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[37]_i_1 
       (.I0(dividend0[36]),
        .I1(Q[36]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[38]_i_1 
       (.I0(dividend0[37]),
        .I1(Q[37]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[39]_i_1 
       (.I0(dividend0[38]),
        .I1(Q[38]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[40]_i_1 
       (.I0(dividend0[39]),
        .I1(Q[39]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[41]_i_1 
       (.I0(dividend0[40]),
        .I1(Q[40]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[42]_i_1 
       (.I0(dividend0[41]),
        .I1(Q[41]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[43]_i_1 
       (.I0(dividend0[42]),
        .I1(Q[42]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[44]_i_1 
       (.I0(dividend0[43]),
        .I1(Q[43]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[44]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[45]_i_1 
       (.I0(dividend0[44]),
        .I1(Q[44]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[46]_i_1 
       (.I0(dividend0[45]),
        .I1(Q[45]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[47]_i_1 
       (.I0(dividend0[46]),
        .I1(Q[46]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[48]_i_1 
       (.I0(dividend0[47]),
        .I1(Q[47]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[48]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[49]_i_1 
       (.I0(dividend0[48]),
        .I1(dividend_tmp[48]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[49]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[50]_i_1 
       (.I0(dividend0[49]),
        .I1(dividend_tmp[49]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[50]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[51]_i_1 
       (.I0(dividend0[50]),
        .I1(dividend_tmp[50]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[51]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[52]_i_1 
       (.I0(dividend0[51]),
        .I1(dividend_tmp[51]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[52]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[53]_i_1 
       (.I0(dividend0[52]),
        .I1(dividend_tmp[52]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[53]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[54]_i_1 
       (.I0(dividend0[53]),
        .I1(dividend_tmp[53]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[54]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[55]_i_1 
       (.I0(dividend0[54]),
        .I1(dividend_tmp[54]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[55]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[56]_i_1 
       (.I0(dividend0[55]),
        .I1(dividend_tmp[55]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[56]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[57]_i_1 
       (.I0(dividend0[56]),
        .I1(dividend_tmp[56]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[57]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[58]_i_1 
       (.I0(dividend0[57]),
        .I1(dividend_tmp[57]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[58]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[59]_i_1 
       (.I0(dividend0[58]),
        .I1(dividend_tmp[58]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[59]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[60]_i_1 
       (.I0(dividend0[59]),
        .I1(dividend_tmp[59]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[60]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[61]_i_1 
       (.I0(dividend0[60]),
        .I1(dividend_tmp[60]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[61]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[62]_i_1 
       (.I0(dividend0[61]),
        .I1(dividend_tmp[61]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[62]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[63]_i_1 
       (.I0(dividend0[62]),
        .I1(dividend_tmp[62]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[9]_i_1_n_3 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_3 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_3 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_3 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_3 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_3 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_3 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_3 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_3 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_3 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_3 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_3 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[34]_i_1_n_3 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[35]_i_1_n_3 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[36]_i_1_n_3 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[37]_i_1_n_3 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[38]_i_1_n_3 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[39]_i_1_n_3 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[40]_i_1_n_3 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[41]_i_1_n_3 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[42]_i_1_n_3 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[43]_i_1_n_3 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[44]_i_1_n_3 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[45]_i_1_n_3 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[46]_i_1_n_3 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[47]_i_1_n_3 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[48]_i_1_n_3 ),
        .Q(dividend_tmp[48]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[49]_i_1_n_3 ),
        .Q(dividend_tmp[49]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[50]_i_1_n_3 ),
        .Q(dividend_tmp[50]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[51]_i_1_n_3 ),
        .Q(dividend_tmp[51]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[52]_i_1_n_3 ),
        .Q(dividend_tmp[52]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[53]_i_1_n_3 ),
        .Q(dividend_tmp[53]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[54]_i_1_n_3 ),
        .Q(dividend_tmp[54]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[55]_i_1_n_3 ),
        .Q(dividend_tmp[55]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[56]_i_1_n_3 ),
        .Q(dividend_tmp[56]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[57]_i_1_n_3 ),
        .Q(dividend_tmp[57]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[58]_i_1_n_3 ),
        .Q(dividend_tmp[58]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[59]_i_1_n_3 ),
        .Q(dividend_tmp[59]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[60]_i_1_n_3 ),
        .Q(dividend_tmp[60]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[61]_i_1_n_3 ),
        .Q(dividend_tmp[61]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[62]_i_1_n_3 ),
        .Q(dividend_tmp[62]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[63]_i_1_n_3 ),
        .Q(dividend_tmp[63]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [10]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [11]),
        .Q(divisor0[11]),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [12]),
        .Q(divisor0[12]),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [13]),
        .Q(divisor0[13]),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [14]),
        .Q(divisor0[14]),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [15]),
        .Q(divisor0[15]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [8]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[15]_0 [9]),
        .Q(divisor0[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[0]_rep_n_3 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/grp_xfUDivResize_fu_563/udiv_64ns_16ns_64_68_seq_1_U72/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/grp_xfUDivResize_fu_563/udiv_64ns_16ns_64_68_seq_1_U72/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30 " *) 
  SRLC32E \r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_3_[0] ),
        .Q(\NLW_r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_Q_UNCONNECTED ),
        .Q31(\r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_4 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/grp_xfUDivResize_fu_563/udiv_64ns_16ns_64_68_seq_1_U72/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/grp_xfUDivResize_fu_563/udiv_64ns_16ns_64_68_seq_1_U72/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U/resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60 " *) 
  SRLC32E \r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[32]_srl32___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_4 ),
        .Q(\r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60_n_3 ),
        .Q31(\NLW_r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[63]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_61 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[62]_srl30___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_60_n_3 ),
        .Q(\r_stage_reg[63]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_61_n_3 ),
        .R(1'b0));
  FDRE \r_stage_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_3),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[63]_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_grp_xfUDivResize_fu_563_udiv_64ns_16ns_64_68_seq_1_U72_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0_r_stage_reg_r_61_n_3 ),
        .I1(r_stage_reg_r_61_n_3),
        .O(r_stage_reg_gate_n_3));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_3),
        .Q(r_stage_reg_r_0_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_3),
        .Q(r_stage_reg_r_1_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_3),
        .Q(r_stage_reg_r_10_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_3),
        .Q(r_stage_reg_r_11_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_3),
        .Q(r_stage_reg_r_12_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_3),
        .Q(r_stage_reg_r_13_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_3),
        .Q(r_stage_reg_r_14_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_3),
        .Q(r_stage_reg_r_15_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_3),
        .Q(r_stage_reg_r_16_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_3),
        .Q(r_stage_reg_r_17_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_3),
        .Q(r_stage_reg_r_18_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_3),
        .Q(r_stage_reg_r_19_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_0),
        .Q(r_stage_reg_r_2_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_3),
        .Q(r_stage_reg_r_20_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_3),
        .Q(r_stage_reg_r_21_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_3),
        .Q(r_stage_reg_r_22_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_3),
        .Q(r_stage_reg_r_23_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_3),
        .Q(r_stage_reg_r_24_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_3),
        .Q(r_stage_reg_r_25_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_3),
        .Q(r_stage_reg_r_26_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_3),
        .Q(r_stage_reg_r_27_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_3),
        .Q(r_stage_reg_r_28_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_3),
        .Q(r_stage_reg_r_29_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_3),
        .Q(r_stage_reg_r_3_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_30
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_29_n_3),
        .Q(r_stage_reg_r_30_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_31
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_30_n_3),
        .Q(r_stage_reg_r_31_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_32
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_31_n_3),
        .Q(r_stage_reg_r_32_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_33
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_32_n_3),
        .Q(r_stage_reg_r_33_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_34
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_33_n_3),
        .Q(r_stage_reg_r_34_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_35
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_34_n_3),
        .Q(r_stage_reg_r_35_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_36
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_35_n_3),
        .Q(r_stage_reg_r_36_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_37
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_36_n_3),
        .Q(r_stage_reg_r_37_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_38
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_37_n_3),
        .Q(r_stage_reg_r_38_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_39
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_38_n_3),
        .Q(r_stage_reg_r_39_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_3),
        .Q(r_stage_reg_r_4_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_40
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_39_n_3),
        .Q(r_stage_reg_r_40_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_41
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_40_n_3),
        .Q(r_stage_reg_r_41_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_42
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_41_n_3),
        .Q(r_stage_reg_r_42_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_43
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_42_n_3),
        .Q(r_stage_reg_r_43_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_44
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_43_n_3),
        .Q(r_stage_reg_r_44_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_45
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_44_n_3),
        .Q(r_stage_reg_r_45_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_46
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_45_n_3),
        .Q(r_stage_reg_r_46_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_47
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_46_n_3),
        .Q(r_stage_reg_r_47_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_48
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_47_n_3),
        .Q(r_stage_reg_r_48_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_49
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_48_n_3),
        .Q(r_stage_reg_r_49_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_3),
        .Q(r_stage_reg_r_5_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_50
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_49_n_3),
        .Q(r_stage_reg_r_50_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_51
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_50_n_3),
        .Q(r_stage_reg_r_51_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_52
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_51_n_3),
        .Q(r_stage_reg_r_52_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_53
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_52_n_3),
        .Q(r_stage_reg_r_53_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_54
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_53_n_3),
        .Q(r_stage_reg_r_54_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_55
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_54_n_3),
        .Q(r_stage_reg_r_55_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_56
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_55_n_3),
        .Q(r_stage_reg_r_56_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_57
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_56_n_3),
        .Q(r_stage_reg_r_57_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_58
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_57_n_3),
        .Q(r_stage_reg_r_58_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_59
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_58_n_3),
        .Q(r_stage_reg_r_59_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_3),
        .Q(r_stage_reg_r_6_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_60
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_59_n_3),
        .Q(r_stage_reg_r_60_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_61
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_60_n_3),
        .Q(r_stage_reg_r_61_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_3),
        .Q(r_stage_reg_r_7_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_3),
        .Q(r_stage_reg_r_8_n_3),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_3),
        .Q(r_stage_reg_r_9_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[63]),
        .I1(dividend_tmp[63]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_10),
        .O(\remd_tmp[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_10),
        .O(\remd_tmp[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_10),
        .O(\remd_tmp[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_9),
        .O(\remd_tmp[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_10),
        .O(\remd_tmp[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_10),
        .O(\remd_tmp[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_10),
        .O(\remd_tmp[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_10),
        .O(\remd_tmp[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[33]_i_1 
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_9),
        .O(\remd_tmp[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[34]_i_1 
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_8),
        .O(\remd_tmp[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[35]_i_1 
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_7),
        .O(\remd_tmp[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[36]_i_1 
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_10),
        .O(\remd_tmp[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[37]_i_1 
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_9),
        .O(\remd_tmp[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[38]_i_1 
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_8),
        .O(\remd_tmp[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[39]_i_1 
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_7),
        .O(\remd_tmp[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[40]_i_1 
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_10),
        .O(\remd_tmp[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[41]_i_1 
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_9),
        .O(\remd_tmp[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[42]_i_1 
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_8),
        .O(\remd_tmp[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[43]_i_1 
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_7),
        .O(\remd_tmp[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[44]_i_1 
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_10),
        .O(\remd_tmp[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[45]_i_1 
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_9),
        .O(\remd_tmp[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[46]_i_1 
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_8),
        .O(\remd_tmp[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[47]_i_1 
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_7),
        .O(\remd_tmp[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[48]_i_1 
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_10),
        .O(\remd_tmp[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[49]_i_1 
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_9),
        .O(\remd_tmp[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[50]_i_1 
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_8),
        .O(\remd_tmp[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[51]_i_1 
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_7),
        .O(\remd_tmp[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[52]_i_1 
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_10),
        .O(\remd_tmp[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[53]_i_1 
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_9),
        .O(\remd_tmp[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[54]_i_1 
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_8),
        .O(\remd_tmp[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[55]_i_1 
       (.I0(remd_tmp[54]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_7),
        .O(\remd_tmp[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[56]_i_1 
       (.I0(remd_tmp[55]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_10),
        .O(\remd_tmp[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[57]_i_1 
       (.I0(remd_tmp[56]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_9),
        .O(\remd_tmp[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[58]_i_1 
       (.I0(remd_tmp[57]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_8),
        .O(\remd_tmp[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[59]_i_1 
       (.I0(remd_tmp[58]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_7),
        .O(\remd_tmp[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[60]_i_1 
       (.I0(remd_tmp[59]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_10),
        .O(\remd_tmp[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[61]_i_1 
       (.I0(remd_tmp[60]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_9),
        .O(\remd_tmp[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[62]_i_1 
       (.I0(remd_tmp[61]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_8),
        .O(\remd_tmp[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[9]_i_1_n_3 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_3 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_3 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_3 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_3 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_3 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_3 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_3 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_3 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_3 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_3 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_3 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_3 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_3 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_3 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_3 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_3 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_3 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_3 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_3 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_3 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_3 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_3 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_3 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_3 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_3 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_3 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[33]_i_1_n_3 ),
        .Q(remd_tmp[33]),
        .R(1'b0));
  FDRE \remd_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[34]_i_1_n_3 ),
        .Q(remd_tmp[34]),
        .R(1'b0));
  FDRE \remd_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[35]_i_1_n_3 ),
        .Q(remd_tmp[35]),
        .R(1'b0));
  FDRE \remd_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[36]_i_1_n_3 ),
        .Q(remd_tmp[36]),
        .R(1'b0));
  FDRE \remd_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[37]_i_1_n_3 ),
        .Q(remd_tmp[37]),
        .R(1'b0));
  FDRE \remd_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[38]_i_1_n_3 ),
        .Q(remd_tmp[38]),
        .R(1'b0));
  FDRE \remd_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[39]_i_1_n_3 ),
        .Q(remd_tmp[39]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_3 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[40]_i_1_n_3 ),
        .Q(remd_tmp[40]),
        .R(1'b0));
  FDRE \remd_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[41]_i_1_n_3 ),
        .Q(remd_tmp[41]),
        .R(1'b0));
  FDRE \remd_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[42]_i_1_n_3 ),
        .Q(remd_tmp[42]),
        .R(1'b0));
  FDRE \remd_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[43]_i_1_n_3 ),
        .Q(remd_tmp[43]),
        .R(1'b0));
  FDRE \remd_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[44]_i_1_n_3 ),
        .Q(remd_tmp[44]),
        .R(1'b0));
  FDRE \remd_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[45]_i_1_n_3 ),
        .Q(remd_tmp[45]),
        .R(1'b0));
  FDRE \remd_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[46]_i_1_n_3 ),
        .Q(remd_tmp[46]),
        .R(1'b0));
  FDRE \remd_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[47]_i_1_n_3 ),
        .Q(remd_tmp[47]),
        .R(1'b0));
  FDRE \remd_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[48]_i_1_n_3 ),
        .Q(remd_tmp[48]),
        .R(1'b0));
  FDRE \remd_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[49]_i_1_n_3 ),
        .Q(remd_tmp[49]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_3 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[50]_i_1_n_3 ),
        .Q(remd_tmp[50]),
        .R(1'b0));
  FDRE \remd_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[51]_i_1_n_3 ),
        .Q(remd_tmp[51]),
        .R(1'b0));
  FDRE \remd_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[52]_i_1_n_3 ),
        .Q(remd_tmp[52]),
        .R(1'b0));
  FDRE \remd_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[53]_i_1_n_3 ),
        .Q(remd_tmp[53]),
        .R(1'b0));
  FDRE \remd_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[54]_i_1_n_3 ),
        .Q(remd_tmp[54]),
        .R(1'b0));
  FDRE \remd_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[55]_i_1_n_3 ),
        .Q(remd_tmp[55]),
        .R(1'b0));
  FDRE \remd_tmp_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[56]_i_1_n_3 ),
        .Q(remd_tmp[56]),
        .R(1'b0));
  FDRE \remd_tmp_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[57]_i_1_n_3 ),
        .Q(remd_tmp[57]),
        .R(1'b0));
  FDRE \remd_tmp_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[58]_i_1_n_3 ),
        .Q(remd_tmp[58]),
        .R(1'b0));
  FDRE \remd_tmp_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[59]_i_1_n_3 ),
        .Q(remd_tmp[59]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_3 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[60]_i_1_n_3 ),
        .Q(remd_tmp[60]),
        .R(1'b0));
  FDRE \remd_tmp_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[61]_i_1_n_3 ),
        .Q(remd_tmp[61]),
        .R(1'b0));
  FDRE \remd_tmp_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[62]_i_1_n_3 ),
        .Q(remd_tmp[62]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_3 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_3 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_3 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_3 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2Array_32_0_32_32_1_1_s
   (E,
    Q,
    push,
    data_vld_reg,
    data_vld_reg_0,
    pop0,
    \SRL_SIG_reg[0][8] ,
    data_vld_reg_1,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    zext_ln1347_fu_262_p1,
    \filled_V_reg_137_reg[1] ,
    \SRL_SIG_reg[0][8]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_1_reg_442_reg[1] ,
    \tmp_reg_182_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[6] ,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    out_mat_cols_c12_empty_n,
    out_mat_data_empty_n,
    \localbuffer_V_3_reg_437_reg[18] ,
    \localbuffer_V_3_reg_437_reg[3] ,
    \localbuffer_V_3_reg_437_reg[1] ,
    D,
    \localbuffer_V_3_reg_437_reg[0] ,
    \localbuffer_V_3_reg_437_reg[0]_0 ,
    \localbuffer_V_3_reg_437_reg[1]_0 ,
    \localbuffer_V_3_reg_437_reg[4] ,
    \localbuffer_V_3_reg_437_reg[4]_0 ,
    \localbuffer_V_3_reg_437_reg[5] ,
    \localbuffer_V_3_reg_437_reg[21] ,
    \localbuffer_V_3_reg_437_reg[20] ,
    \localbuffer_V_3_reg_437_reg[25] ,
    \localbuffer_V_3_reg_437_reg[17] ,
    \localbuffer_V_3_reg_437[27]_i_2 ,
    \localbuffer_V_3_reg_437[25]_i_2 ,
    shiftReg_addr,
    \localbuffer_V_3_reg_437_reg[6] ,
    \localbuffer_V_3_reg_437_reg[6]_0 ,
    \localbuffer_V_3_reg_437[6]_i_2 ,
    \localbuffer_V_3_reg_437[6]_i_2_0 ,
    \localbuffer_V_3_reg_437[20]_i_2 ,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \srcMat_cols_read_reg_84_reg[31]_0 ,
    \srcMat_rows_read_reg_79_reg[31]_0 ,
    \dstPtr_read_reg_74_reg[63]_0 );
  output [0:0]E;
  output [0:0]Q;
  output push;
  output data_vld_reg;
  output data_vld_reg_0;
  output pop0;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output data_vld_reg_1;
  output xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  output [2:0]zext_ln1347_fu_262_p1;
  output \filled_V_reg_137_reg[1] ;
  output [70:0]\SRL_SIG_reg[0][8]_0 ;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_1_reg_442_reg[1] ;
  output [31:0]\tmp_reg_182_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_CS_fsm_reg[6] ;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input out_mat_cols_c12_empty_n;
  input out_mat_data_empty_n;
  input \localbuffer_V_3_reg_437_reg[18] ;
  input \localbuffer_V_3_reg_437_reg[3] ;
  input \localbuffer_V_3_reg_437_reg[1] ;
  input [7:0]D;
  input \localbuffer_V_3_reg_437_reg[0] ;
  input \localbuffer_V_3_reg_437_reg[0]_0 ;
  input \localbuffer_V_3_reg_437_reg[1]_0 ;
  input \localbuffer_V_3_reg_437_reg[4] ;
  input \localbuffer_V_3_reg_437_reg[4]_0 ;
  input \localbuffer_V_3_reg_437_reg[5] ;
  input \localbuffer_V_3_reg_437_reg[21] ;
  input \localbuffer_V_3_reg_437_reg[20] ;
  input \localbuffer_V_3_reg_437_reg[25] ;
  input \localbuffer_V_3_reg_437_reg[17] ;
  input \localbuffer_V_3_reg_437[27]_i_2 ;
  input \localbuffer_V_3_reg_437[25]_i_2 ;
  input shiftReg_addr;
  input [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  input [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  input \localbuffer_V_3_reg_437[6]_i_2 ;
  input \localbuffer_V_3_reg_437[6]_i_2_0 ;
  input \localbuffer_V_3_reg_437[20]_i_2 ;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  input [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  input [61:0]\dstPtr_read_reg_74_reg[63]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [70:0]\SRL_SIG_reg[0][8]_0 ;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_3;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire [63:2]dstPtr_read_reg_74;
  wire [61:0]\dstPtr_read_reg_74_reg[63]_0 ;
  wire empty_n_reg;
  wire \filled_V_1_reg_442_reg[1] ;
  wire \filled_V_reg_137_reg[1] ;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_n_103;
  wire grp_Mat2Axi_fu_60_n_104;
  wire grp_Mat2Axi_fu_60_n_98;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire \localbuffer_V_3_reg_437[20]_i_2 ;
  wire \localbuffer_V_3_reg_437[25]_i_2 ;
  wire \localbuffer_V_3_reg_437[27]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2 ;
  wire \localbuffer_V_3_reg_437[6]_i_2_0 ;
  wire \localbuffer_V_3_reg_437_reg[0] ;
  wire \localbuffer_V_3_reg_437_reg[0]_0 ;
  wire \localbuffer_V_3_reg_437_reg[17] ;
  wire \localbuffer_V_3_reg_437_reg[18] ;
  wire \localbuffer_V_3_reg_437_reg[1] ;
  wire \localbuffer_V_3_reg_437_reg[1]_0 ;
  wire \localbuffer_V_3_reg_437_reg[20] ;
  wire \localbuffer_V_3_reg_437_reg[21] ;
  wire \localbuffer_V_3_reg_437_reg[25] ;
  wire \localbuffer_V_3_reg_437_reg[3] ;
  wire \localbuffer_V_3_reg_437_reg[4] ;
  wire \localbuffer_V_3_reg_437_reg[4]_0 ;
  wire \localbuffer_V_3_reg_437_reg[5] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6] ;
  wire [0:0]\localbuffer_V_3_reg_437_reg[6]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire pop0;
  wire push;
  wire shiftReg_addr;
  wire [31:0]srcMat_cols_read_reg_84;
  wire [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  wire [31:0]srcMat_rows_read_reg_79;
  wire [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  wire [31:0]\tmp_reg_182_reg[31] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [2:0]zext_ln1347_fu_262_p1;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_103),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_104),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [8]),
        .Q(dstPtr_read_reg_74[10]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [9]),
        .Q(dstPtr_read_reg_74[11]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [10]),
        .Q(dstPtr_read_reg_74[12]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [11]),
        .Q(dstPtr_read_reg_74[13]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [12]),
        .Q(dstPtr_read_reg_74[14]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [13]),
        .Q(dstPtr_read_reg_74[15]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [14]),
        .Q(dstPtr_read_reg_74[16]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [15]),
        .Q(dstPtr_read_reg_74[17]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [16]),
        .Q(dstPtr_read_reg_74[18]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [17]),
        .Q(dstPtr_read_reg_74[19]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [18]),
        .Q(dstPtr_read_reg_74[20]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [19]),
        .Q(dstPtr_read_reg_74[21]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [20]),
        .Q(dstPtr_read_reg_74[22]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [21]),
        .Q(dstPtr_read_reg_74[23]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [22]),
        .Q(dstPtr_read_reg_74[24]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [23]),
        .Q(dstPtr_read_reg_74[25]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [24]),
        .Q(dstPtr_read_reg_74[26]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [25]),
        .Q(dstPtr_read_reg_74[27]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [26]),
        .Q(dstPtr_read_reg_74[28]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [27]),
        .Q(dstPtr_read_reg_74[29]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [0]),
        .Q(dstPtr_read_reg_74[2]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [28]),
        .Q(dstPtr_read_reg_74[30]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [29]),
        .Q(dstPtr_read_reg_74[31]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [30]),
        .Q(dstPtr_read_reg_74[32]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [31]),
        .Q(dstPtr_read_reg_74[33]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [32]),
        .Q(dstPtr_read_reg_74[34]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [33]),
        .Q(dstPtr_read_reg_74[35]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [34]),
        .Q(dstPtr_read_reg_74[36]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [35]),
        .Q(dstPtr_read_reg_74[37]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [36]),
        .Q(dstPtr_read_reg_74[38]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [37]),
        .Q(dstPtr_read_reg_74[39]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [1]),
        .Q(dstPtr_read_reg_74[3]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [38]),
        .Q(dstPtr_read_reg_74[40]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [39]),
        .Q(dstPtr_read_reg_74[41]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [40]),
        .Q(dstPtr_read_reg_74[42]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [41]),
        .Q(dstPtr_read_reg_74[43]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [42]),
        .Q(dstPtr_read_reg_74[44]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [43]),
        .Q(dstPtr_read_reg_74[45]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [44]),
        .Q(dstPtr_read_reg_74[46]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [45]),
        .Q(dstPtr_read_reg_74[47]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [46]),
        .Q(dstPtr_read_reg_74[48]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [47]),
        .Q(dstPtr_read_reg_74[49]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [2]),
        .Q(dstPtr_read_reg_74[4]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [48]),
        .Q(dstPtr_read_reg_74[50]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [49]),
        .Q(dstPtr_read_reg_74[51]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [50]),
        .Q(dstPtr_read_reg_74[52]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [51]),
        .Q(dstPtr_read_reg_74[53]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [52]),
        .Q(dstPtr_read_reg_74[54]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [53]),
        .Q(dstPtr_read_reg_74[55]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [54]),
        .Q(dstPtr_read_reg_74[56]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [55]),
        .Q(dstPtr_read_reg_74[57]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [56]),
        .Q(dstPtr_read_reg_74[58]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [57]),
        .Q(dstPtr_read_reg_74[59]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [3]),
        .Q(dstPtr_read_reg_74[5]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [58]),
        .Q(dstPtr_read_reg_74[60]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [59]),
        .Q(dstPtr_read_reg_74[61]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [60]),
        .Q(dstPtr_read_reg_74[62]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [61]),
        .Q(dstPtr_read_reg_74[63]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [4]),
        .Q(dstPtr_read_reg_74[6]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [5]),
        .Q(dstPtr_read_reg_74[7]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [6]),
        .Q(dstPtr_read_reg_74[8]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstPtr_read_reg_74_reg[63]_0 [7]),
        .Q(dstPtr_read_reg_74[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Mat2Axi grp_Mat2Axi_fu_60
       (.D(ap_NS_fsm),
        .E(E),
        .Q(srcMat_cols_read_reg_84),
        .\SRL_SIG_reg[0][31] (srcMat_rows_read_reg_79),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8]_0 ),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1] (grp_Mat2Axi_fu_60_n_98),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_Mat2Axi_fu_60_n_103),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(grp_Mat2Axi_fu_60_n_104),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .data_vld_reg_1(data_vld_reg_1),
        .empty_n_reg(empty_n_reg),
        .\filled_V_1_reg_442_reg[1] (\filled_V_1_reg_442_reg[1] ),
        .\filled_V_reg_137_reg[1] (\filled_V_reg_137_reg[1] ),
        .\filled_V_reg_137_reg[2] (zext_ln1347_fu_262_p1),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_167_reg[61] (dstPtr_read_reg_74),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg({ap_CS_fsm_state2,Q}),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg_0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_3),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .\localbuffer_V_3_reg_437[20]_i_2 (\localbuffer_V_3_reg_437[20]_i_2 ),
        .\localbuffer_V_3_reg_437[25]_i_2 (\localbuffer_V_3_reg_437[25]_i_2 ),
        .\localbuffer_V_3_reg_437[27]_i_2 (\localbuffer_V_3_reg_437[27]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2 (\localbuffer_V_3_reg_437[6]_i_2 ),
        .\localbuffer_V_3_reg_437[6]_i_2_0 (\localbuffer_V_3_reg_437[6]_i_2_0 ),
        .\localbuffer_V_3_reg_437_reg[0] (\localbuffer_V_3_reg_437_reg[0] ),
        .\localbuffer_V_3_reg_437_reg[0]_0 (\localbuffer_V_3_reg_437_reg[0]_0 ),
        .\localbuffer_V_3_reg_437_reg[17] (\localbuffer_V_3_reg_437_reg[17] ),
        .\localbuffer_V_3_reg_437_reg[18] (\localbuffer_V_3_reg_437_reg[18] ),
        .\localbuffer_V_3_reg_437_reg[1] (\localbuffer_V_3_reg_437_reg[1] ),
        .\localbuffer_V_3_reg_437_reg[1]_0 (\localbuffer_V_3_reg_437_reg[1]_0 ),
        .\localbuffer_V_3_reg_437_reg[20] (\localbuffer_V_3_reg_437_reg[20] ),
        .\localbuffer_V_3_reg_437_reg[21] (\localbuffer_V_3_reg_437_reg[21] ),
        .\localbuffer_V_3_reg_437_reg[25] (\localbuffer_V_3_reg_437_reg[25] ),
        .\localbuffer_V_3_reg_437_reg[3] (\localbuffer_V_3_reg_437_reg[3] ),
        .\localbuffer_V_3_reg_437_reg[4] (\localbuffer_V_3_reg_437_reg[4] ),
        .\localbuffer_V_3_reg_437_reg[4]_0 (\localbuffer_V_3_reg_437_reg[4]_0 ),
        .\localbuffer_V_3_reg_437_reg[5] (\localbuffer_V_3_reg_437_reg[5] ),
        .\localbuffer_V_3_reg_437_reg[6] (\localbuffer_V_3_reg_437_reg[6] ),
        .\localbuffer_V_3_reg_437_reg[6]_0 (\localbuffer_V_3_reg_437_reg[6]_0 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .pop0(pop0),
        .push(push),
        .shiftReg_addr(shiftReg_addr),
        .\tmp_reg_182_reg[31] (\tmp_reg_182_reg[31] ),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .\zext_ln208_reg_428_reg[7] (D));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2Axi_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_98),
        .Q(grp_Mat2Axi_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcMat_cols_read_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [0]),
        .Q(srcMat_cols_read_reg_84[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [10]),
        .Q(srcMat_cols_read_reg_84[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [11]),
        .Q(srcMat_cols_read_reg_84[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [12]),
        .Q(srcMat_cols_read_reg_84[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [13]),
        .Q(srcMat_cols_read_reg_84[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [14]),
        .Q(srcMat_cols_read_reg_84[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [15]),
        .Q(srcMat_cols_read_reg_84[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [16]),
        .Q(srcMat_cols_read_reg_84[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [17]),
        .Q(srcMat_cols_read_reg_84[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [18]),
        .Q(srcMat_cols_read_reg_84[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [19]),
        .Q(srcMat_cols_read_reg_84[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [1]),
        .Q(srcMat_cols_read_reg_84[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [20]),
        .Q(srcMat_cols_read_reg_84[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [21]),
        .Q(srcMat_cols_read_reg_84[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [22]),
        .Q(srcMat_cols_read_reg_84[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [23]),
        .Q(srcMat_cols_read_reg_84[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [24]),
        .Q(srcMat_cols_read_reg_84[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [25]),
        .Q(srcMat_cols_read_reg_84[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [26]),
        .Q(srcMat_cols_read_reg_84[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [27]),
        .Q(srcMat_cols_read_reg_84[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [28]),
        .Q(srcMat_cols_read_reg_84[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [29]),
        .Q(srcMat_cols_read_reg_84[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [2]),
        .Q(srcMat_cols_read_reg_84[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [30]),
        .Q(srcMat_cols_read_reg_84[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [31]),
        .Q(srcMat_cols_read_reg_84[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [3]),
        .Q(srcMat_cols_read_reg_84[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [4]),
        .Q(srcMat_cols_read_reg_84[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [5]),
        .Q(srcMat_cols_read_reg_84[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [6]),
        .Q(srcMat_cols_read_reg_84[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [7]),
        .Q(srcMat_cols_read_reg_84[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [8]),
        .Q(srcMat_cols_read_reg_84[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [9]),
        .Q(srcMat_cols_read_reg_84[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [0]),
        .Q(srcMat_rows_read_reg_79[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [10]),
        .Q(srcMat_rows_read_reg_79[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [11]),
        .Q(srcMat_rows_read_reg_79[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [12]),
        .Q(srcMat_rows_read_reg_79[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [13]),
        .Q(srcMat_rows_read_reg_79[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [14]),
        .Q(srcMat_rows_read_reg_79[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [15]),
        .Q(srcMat_rows_read_reg_79[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [16]),
        .Q(srcMat_rows_read_reg_79[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [17]),
        .Q(srcMat_rows_read_reg_79[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [18]),
        .Q(srcMat_rows_read_reg_79[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [19]),
        .Q(srcMat_rows_read_reg_79[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [1]),
        .Q(srcMat_rows_read_reg_79[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [20]),
        .Q(srcMat_rows_read_reg_79[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [21]),
        .Q(srcMat_rows_read_reg_79[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [22]),
        .Q(srcMat_rows_read_reg_79[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [23]),
        .Q(srcMat_rows_read_reg_79[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [24]),
        .Q(srcMat_rows_read_reg_79[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [25]),
        .Q(srcMat_rows_read_reg_79[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [26]),
        .Q(srcMat_rows_read_reg_79[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [27]),
        .Q(srcMat_rows_read_reg_79[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [28]),
        .Q(srcMat_rows_read_reg_79[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [29]),
        .Q(srcMat_rows_read_reg_79[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [2]),
        .Q(srcMat_rows_read_reg_79[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [30]),
        .Q(srcMat_rows_read_reg_79[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [31]),
        .Q(srcMat_rows_read_reg_79[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [3]),
        .Q(srcMat_rows_read_reg_79[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [4]),
        .Q(srcMat_rows_read_reg_79[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [5]),
        .Q(srcMat_rows_read_reg_79[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [6]),
        .Q(srcMat_rows_read_reg_79[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [7]),
        .Q(srcMat_rows_read_reg_79[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [8]),
        .Q(srcMat_rows_read_reg_79[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [9]),
        .Q(srcMat_rows_read_reg_79[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfUDivResize
   (r_stage_reg_r_1,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \quot_reg[47] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \dividend0_reg[63] ,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15] ,
    \divisor0_reg[15]_0 );
  output r_stage_reg_r_1;
  output [2:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  output [47:0]\quot_reg[47] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [31:0]\dividend0_reg[63] ;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15] ;
  input [15:0]\divisor0_reg[15]_0 ;

  wire [2:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_10_n_3 ;
  wire \ap_CS_fsm[1]_i_11_n_3 ;
  wire \ap_CS_fsm[1]_i_12_n_3 ;
  wire \ap_CS_fsm[1]_i_13_n_3 ;
  wire \ap_CS_fsm[1]_i_14_n_3 ;
  wire \ap_CS_fsm[1]_i_2__1_n_3 ;
  wire \ap_CS_fsm[1]_i_3__1_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[1]_i_6_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm[1]_i_8_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire \ap_CS_fsm_reg_n_3_[13] ;
  wire \ap_CS_fsm_reg_n_3_[14] ;
  wire \ap_CS_fsm_reg_n_3_[15] ;
  wire \ap_CS_fsm_reg_n_3_[16] ;
  wire \ap_CS_fsm_reg_n_3_[17] ;
  wire \ap_CS_fsm_reg_n_3_[18] ;
  wire \ap_CS_fsm_reg_n_3_[19] ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[20] ;
  wire \ap_CS_fsm_reg_n_3_[21] ;
  wire \ap_CS_fsm_reg_n_3_[22] ;
  wire \ap_CS_fsm_reg_n_3_[23] ;
  wire \ap_CS_fsm_reg_n_3_[24] ;
  wire \ap_CS_fsm_reg_n_3_[25] ;
  wire \ap_CS_fsm_reg_n_3_[26] ;
  wire \ap_CS_fsm_reg_n_3_[27] ;
  wire \ap_CS_fsm_reg_n_3_[28] ;
  wire \ap_CS_fsm_reg_n_3_[29] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire \ap_CS_fsm_reg_n_3_[30] ;
  wire \ap_CS_fsm_reg_n_3_[31] ;
  wire \ap_CS_fsm_reg_n_3_[32] ;
  wire \ap_CS_fsm_reg_n_3_[33] ;
  wire \ap_CS_fsm_reg_n_3_[34] ;
  wire \ap_CS_fsm_reg_n_3_[35] ;
  wire \ap_CS_fsm_reg_n_3_[36] ;
  wire \ap_CS_fsm_reg_n_3_[37] ;
  wire \ap_CS_fsm_reg_n_3_[38] ;
  wire \ap_CS_fsm_reg_n_3_[39] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire \ap_CS_fsm_reg_n_3_[40] ;
  wire \ap_CS_fsm_reg_n_3_[41] ;
  wire \ap_CS_fsm_reg_n_3_[42] ;
  wire \ap_CS_fsm_reg_n_3_[43] ;
  wire \ap_CS_fsm_reg_n_3_[44] ;
  wire \ap_CS_fsm_reg_n_3_[45] ;
  wire \ap_CS_fsm_reg_n_3_[46] ;
  wire \ap_CS_fsm_reg_n_3_[47] ;
  wire \ap_CS_fsm_reg_n_3_[48] ;
  wire \ap_CS_fsm_reg_n_3_[49] ;
  wire \ap_CS_fsm_reg_n_3_[4] ;
  wire \ap_CS_fsm_reg_n_3_[50] ;
  wire \ap_CS_fsm_reg_n_3_[51] ;
  wire \ap_CS_fsm_reg_n_3_[52] ;
  wire \ap_CS_fsm_reg_n_3_[53] ;
  wire \ap_CS_fsm_reg_n_3_[54] ;
  wire \ap_CS_fsm_reg_n_3_[55] ;
  wire \ap_CS_fsm_reg_n_3_[56] ;
  wire \ap_CS_fsm_reg_n_3_[57] ;
  wire \ap_CS_fsm_reg_n_3_[58] ;
  wire \ap_CS_fsm_reg_n_3_[59] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire \ap_CS_fsm_reg_n_3_[60] ;
  wire \ap_CS_fsm_reg_n_3_[61] ;
  wire \ap_CS_fsm_reg_n_3_[62] ;
  wire \ap_CS_fsm_reg_n_3_[63] ;
  wire \ap_CS_fsm_reg_n_3_[64] ;
  wire \ap_CS_fsm_reg_n_3_[65] ;
  wire \ap_CS_fsm_reg_n_3_[66] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[63] ;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [15:0]\divisor0_reg[15] ;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire grp_xfUDivResize_fu_563_ap_done;
  wire grp_xfUDivResize_fu_563_ap_ready;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [47:0]quot;
  wire [47:0]\quot_reg[47] ;
  wire r_stage_reg_r_1;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_xfUDivResize_fu_563_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_ready),
        .O(grp_xfUDivResize_fu_563_ap_done));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_3_[34] ),
        .I1(\ap_CS_fsm_reg_n_3_[35] ),
        .I2(\ap_CS_fsm_reg_n_3_[32] ),
        .I3(\ap_CS_fsm_reg_n_3_[33] ),
        .I4(\ap_CS_fsm_reg_n_3_[37] ),
        .I5(\ap_CS_fsm_reg_n_3_[36] ),
        .O(\ap_CS_fsm[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_3_[52] ),
        .I1(\ap_CS_fsm_reg_n_3_[53] ),
        .I2(\ap_CS_fsm_reg_n_3_[50] ),
        .I3(\ap_CS_fsm_reg_n_3_[51] ),
        .I4(\ap_CS_fsm_reg_n_3_[55] ),
        .I5(\ap_CS_fsm_reg_n_3_[54] ),
        .O(\ap_CS_fsm[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_3_[46] ),
        .I1(\ap_CS_fsm_reg_n_3_[47] ),
        .I2(\ap_CS_fsm_reg_n_3_[44] ),
        .I3(\ap_CS_fsm_reg_n_3_[45] ),
        .I4(\ap_CS_fsm_reg_n_3_[49] ),
        .I5(\ap_CS_fsm_reg_n_3_[48] ),
        .O(\ap_CS_fsm[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_3_[22] ),
        .I1(\ap_CS_fsm_reg_n_3_[23] ),
        .I2(\ap_CS_fsm_reg_n_3_[20] ),
        .I3(\ap_CS_fsm_reg_n_3_[21] ),
        .I4(\ap_CS_fsm_reg_n_3_[25] ),
        .I5(\ap_CS_fsm_reg_n_3_[24] ),
        .O(\ap_CS_fsm[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_3_[28] ),
        .I1(\ap_CS_fsm_reg_n_3_[29] ),
        .I2(\ap_CS_fsm_reg_n_3_[26] ),
        .I3(\ap_CS_fsm_reg_n_3_[27] ),
        .I4(\ap_CS_fsm_reg_n_3_[31] ),
        .I5(\ap_CS_fsm_reg_n_3_[30] ),
        .O(\ap_CS_fsm[1]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_3 ),
        .I1(\ap_CS_fsm[1]_i_3__1_n_3 ),
        .I2(\ap_CS_fsm[1]_i_4_n_3 ),
        .I3(\ap_CS_fsm[1]_i_5_n_3 ),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_6_n_3 ),
        .I1(\ap_CS_fsm[1]_i_7_n_3 ),
        .I2(\ap_CS_fsm[1]_i_8_n_3 ),
        .I3(\ap_CS_fsm_reg_n_3_[1] ),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(grp_xfUDivResize_fu_563_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_3_[64] ),
        .I1(\ap_CS_fsm_reg_n_3_[65] ),
        .I2(\ap_CS_fsm_reg_n_3_[62] ),
        .I3(\ap_CS_fsm_reg_n_3_[63] ),
        .I4(grp_xfUDivResize_fu_563_ap_ready),
        .I5(\ap_CS_fsm_reg_n_3_[66] ),
        .O(\ap_CS_fsm[1]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_3_[58] ),
        .I1(\ap_CS_fsm_reg_n_3_[59] ),
        .I2(\ap_CS_fsm_reg_n_3_[56] ),
        .I3(\ap_CS_fsm_reg_n_3_[57] ),
        .I4(\ap_CS_fsm_reg_n_3_[61] ),
        .I5(\ap_CS_fsm_reg_n_3_[60] ),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_9_n_3 ),
        .I1(\ap_CS_fsm[1]_i_10_n_3 ),
        .I2(\ap_CS_fsm[1]_i_11_n_3 ),
        .I3(\ap_CS_fsm[1]_i_12_n_3 ),
        .I4(\ap_CS_fsm[1]_i_13_n_3 ),
        .I5(\ap_CS_fsm[1]_i_14_n_3 ),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_3_[10] ),
        .I1(\ap_CS_fsm_reg_n_3_[11] ),
        .I2(\ap_CS_fsm_reg_n_3_[8] ),
        .I3(\ap_CS_fsm_reg_n_3_[9] ),
        .I4(\ap_CS_fsm_reg_n_3_[13] ),
        .I5(\ap_CS_fsm_reg_n_3_[12] ),
        .O(\ap_CS_fsm[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_3_[16] ),
        .I1(\ap_CS_fsm_reg_n_3_[17] ),
        .I2(\ap_CS_fsm_reg_n_3_[14] ),
        .I3(\ap_CS_fsm_reg_n_3_[15] ),
        .I4(\ap_CS_fsm_reg_n_3_[19] ),
        .I5(\ap_CS_fsm_reg_n_3_[18] ),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_3_[4] ),
        .I1(\ap_CS_fsm_reg_n_3_[5] ),
        .I2(\ap_CS_fsm_reg_n_3_[2] ),
        .I3(\ap_CS_fsm_reg_n_3_[3] ),
        .I4(\ap_CS_fsm_reg_n_3_[7] ),
        .I5(\ap_CS_fsm_reg_n_3_[6] ),
        .O(\ap_CS_fsm[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_3_[40] ),
        .I1(\ap_CS_fsm_reg_n_3_[41] ),
        .I2(\ap_CS_fsm_reg_n_3_[38] ),
        .I3(\ap_CS_fsm_reg_n_3_[39] ),
        .I4(\ap_CS_fsm_reg_n_3_[43] ),
        .I5(\ap_CS_fsm_reg_n_3_[42] ),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hFFFF2202)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_xfUDivResize_fu_563_ap_ready),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xfUDivResize_fu_563_ap_start_reg),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hA4A4AAA4)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_xfUDivResize_fu_563_ap_ready),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(grp_xfUDivResize_fu_563_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_xfUDivResize_fu_563_ap_ready),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_start_reg),
        .I3(Q[2]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_ap_done),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[11] ),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[12] ),
        .Q(\ap_CS_fsm_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[13] ),
        .Q(\ap_CS_fsm_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[14] ),
        .Q(\ap_CS_fsm_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[15] ),
        .Q(\ap_CS_fsm_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[16] ),
        .Q(\ap_CS_fsm_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[17] ),
        .Q(\ap_CS_fsm_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[18] ),
        .Q(\ap_CS_fsm_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[19] ),
        .Q(\ap_CS_fsm_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[20] ),
        .Q(\ap_CS_fsm_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[21] ),
        .Q(\ap_CS_fsm_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[22] ),
        .Q(\ap_CS_fsm_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[23] ),
        .Q(\ap_CS_fsm_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[24] ),
        .Q(\ap_CS_fsm_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[25] ),
        .Q(\ap_CS_fsm_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[26] ),
        .Q(\ap_CS_fsm_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[27] ),
        .Q(\ap_CS_fsm_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[28] ),
        .Q(\ap_CS_fsm_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[29] ),
        .Q(\ap_CS_fsm_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[30] ),
        .Q(\ap_CS_fsm_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[31] ),
        .Q(\ap_CS_fsm_reg_n_3_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[32] ),
        .Q(\ap_CS_fsm_reg_n_3_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[33] ),
        .Q(\ap_CS_fsm_reg_n_3_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[34] ),
        .Q(\ap_CS_fsm_reg_n_3_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[35] ),
        .Q(\ap_CS_fsm_reg_n_3_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[36] ),
        .Q(\ap_CS_fsm_reg_n_3_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[37] ),
        .Q(\ap_CS_fsm_reg_n_3_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[38] ),
        .Q(\ap_CS_fsm_reg_n_3_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[39] ),
        .Q(\ap_CS_fsm_reg_n_3_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[40] ),
        .Q(\ap_CS_fsm_reg_n_3_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[41] ),
        .Q(\ap_CS_fsm_reg_n_3_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[42] ),
        .Q(\ap_CS_fsm_reg_n_3_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[43] ),
        .Q(\ap_CS_fsm_reg_n_3_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[44] ),
        .Q(\ap_CS_fsm_reg_n_3_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[45] ),
        .Q(\ap_CS_fsm_reg_n_3_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[46] ),
        .Q(\ap_CS_fsm_reg_n_3_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[47] ),
        .Q(\ap_CS_fsm_reg_n_3_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[48] ),
        .Q(\ap_CS_fsm_reg_n_3_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[3] ),
        .Q(\ap_CS_fsm_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[49] ),
        .Q(\ap_CS_fsm_reg_n_3_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[50] ),
        .Q(\ap_CS_fsm_reg_n_3_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[51] ),
        .Q(\ap_CS_fsm_reg_n_3_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[52] ),
        .Q(\ap_CS_fsm_reg_n_3_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[53] ),
        .Q(\ap_CS_fsm_reg_n_3_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[54] ),
        .Q(\ap_CS_fsm_reg_n_3_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[55] ),
        .Q(\ap_CS_fsm_reg_n_3_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[56] ),
        .Q(\ap_CS_fsm_reg_n_3_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[57] ),
        .Q(\ap_CS_fsm_reg_n_3_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[58] ),
        .Q(\ap_CS_fsm_reg_n_3_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[4] ),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[59] ),
        .Q(\ap_CS_fsm_reg_n_3_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[60] ),
        .Q(\ap_CS_fsm_reg_n_3_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[61] ),
        .Q(\ap_CS_fsm_reg_n_3_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[62] ),
        .Q(\ap_CS_fsm_reg_n_3_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[63] ),
        .Q(\ap_CS_fsm_reg_n_3_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[64] ),
        .Q(\ap_CS_fsm_reg_n_3_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[65] ),
        .Q(\ap_CS_fsm_reg_n_3_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[66] ),
        .Q(grp_xfUDivResize_fu_563_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[5] ),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[20]),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[21]),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[22]),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[23]),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[24]),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[25]),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[26]),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[27]),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[28]),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[29]),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[30]),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[31]),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[32] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[32]),
        .Q(ap_return_preg[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[33] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[33]),
        .Q(ap_return_preg[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[34] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[34]),
        .Q(ap_return_preg[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[35] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[35]),
        .Q(ap_return_preg[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[36] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[36]),
        .Q(ap_return_preg[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[37] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[37]),
        .Q(ap_return_preg[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[38] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[38]),
        .Q(ap_return_preg[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[39] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[39]),
        .Q(ap_return_preg[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[40] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[40]),
        .Q(ap_return_preg[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[41] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[41]),
        .Q(ap_return_preg[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[42] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[42]),
        .Q(ap_return_preg[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[43] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[43]),
        .Q(ap_return_preg[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[44] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[44]),
        .Q(ap_return_preg[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[45] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[45]),
        .Q(ap_return_preg[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[46] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[46]),
        .Q(ap_return_preg[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[47] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[47]),
        .Q(ap_return_preg[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hFFAAFFF8)) 
    grp_xfUDivResize_fu_563_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_start_reg),
        .I3(Q[0]),
        .I4(grp_xfUDivResize_fu_563_ap_ready),
        .O(\ap_CS_fsm_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1 udiv_64ns_16ns_64_68_seq_1_U72
       (.Q(Q[2]),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[63] (\dividend0_reg[63] ),
        .\dividend0_reg[63]_0 (\dividend0_reg[63]_0 ),
        .\divisor0_reg[15] (\divisor0_reg[15] ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15]_0 ),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47] (\quot_reg[47] ),
        .\quot_reg[47]_0 (quot),
        .r_stage_reg_r_1(r_stage_reg_r_1),
        .\scalex_V_reg_1771_reg[0] ({grp_xfUDivResize_fu_563_ap_ready,\ap_CS_fsm_reg_n_3_[0] }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
