

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row1_Col2'
================================================================
* Date:           Thu Sep  2 13:46:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrixmul_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-sfva784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  5.865 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.147 us|  0.147 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row1_Col2  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      67|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      15|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_1_1_U6  |mac_muladd_16s_16s_16ns_16_1_1  |  i0 + i1 * i1|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln69_1_fu_112_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln69_fu_124_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln71_fu_186_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln72_1_fu_174_p2     |         +|   0|  0|   7|           4|           4|
    |sub_ln72_fu_164_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln69_fu_106_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln71_fu_130_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln69_1_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln69_fu_136_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  67|          25|          22|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten23_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_50                                 |   9|          2|    2|          4|
    |indvar_flatten23_fu_54                  |   9|          2|    4|          8|
    |j_fu_46                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   18|         36|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_50                  |  2|   0|    2|          0|
    |indvar_flatten23_fu_54   |  4|   0|    4|          0|
    |j_fu_46                  |  2|   0|    2|          0|
    |res1_addr_reg_245        |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------+-----+-----+------------+------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row1_Col2|  return value|
|res_address0   |  out|    4|   ap_memory|                           res|         array|
|res_ce0        |  out|    1|   ap_memory|                           res|         array|
|res_q0         |   in|   16|   ap_memory|                           res|         array|
|res1_address0  |  out|    4|   ap_memory|                          res1|         array|
|res1_ce0       |  out|    1|   ap_memory|                          res1|         array|
|res1_we0       |  out|    1|   ap_memory|                          res1|         array|
|res1_d0        |  out|   16|   ap_memory|                          res1|         array|
|res1_address1  |  out|    4|   ap_memory|                          res1|         array|
|res1_ce1       |  out|    1|   ap_memory|                          res1|         array|
|res1_q1        |   in|   16|   ap_memory|                          res1|         array|
+---------------+-----+-----+------------+------------------------------+--------------+

