digraph "CFG for '_Z6_l1regifPfS_' function" {
	label="CFG for '_Z6_l1regifPfS_' function";

	Node0x465d730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !7\l  %15 = mul i32 %6, %11\l  %16 = add i32 %15, %5\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %44\l|{<s0>T|<s1>F}}"];
	Node0x465d730:s0 -> Node0x465d7c0;
	Node0x465d730:s1 -> Node0x465fa40;
	Node0x465d7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%18:\l18:                                               \l  %19 = udiv i32 %14, %11\l  %20 = mul i32 %19, %11\l  %21 = icmp ugt i32 %14, %20\l  %22 = zext i1 %21 to i32\l  %23 = add i32 %19, %22\l  %24 = mul i32 %23, %11\l  br label %25\l}"];
	Node0x465d7c0 -> Node0x465fec0;
	Node0x465fec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi i32 [ %16, %18 ], [ %42, %41 ]\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %2, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !16\l  %30 = fcmp contract ogt float %29, 0.000000e+00\l  br i1 %30, label %31, label %35\l|{<s0>T|<s1>F}}"];
	Node0x465fec0:s0 -> Node0x4660e90;
	Node0x465fec0:s1 -> Node0x4660f20;
	Node0x4660e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%31:\l31:                                               \l  %32 = getelementptr inbounds float, float addrspace(1)* %3, i64 %27\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !16\l  %34 = fadd contract float %33, %1\l  store float %34, float addrspace(1)* %32, align 4, !tbaa !16\l  br label %41\l}"];
	Node0x4660e90 -> Node0x465ff80;
	Node0x4660f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%35:\l35:                                               \l  %36 = fcmp contract olt float %29, 0.000000e+00\l  br i1 %36, label %37, label %41\l|{<s0>T|<s1>F}}"];
	Node0x4660f20:s0 -> Node0x4661ab0;
	Node0x4660f20:s1 -> Node0x465ff80;
	Node0x4661ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%37:\l37:                                               \l  %38 = getelementptr inbounds float, float addrspace(1)* %3, i64 %27\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !16\l  %40 = fsub contract float %39, %1\l  store float %40, float addrspace(1)* %38, align 4, !tbaa !16\l  br label %41\l}"];
	Node0x4661ab0 -> Node0x465ff80;
	Node0x465ff80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = add i32 %24, %26\l  %43 = icmp slt i32 %42, %0\l  br i1 %43, label %25, label %44, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x465ff80:s0 -> Node0x465fec0;
	Node0x465ff80:s1 -> Node0x465fa40;
	Node0x465fa40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%44:\l44:                                               \l  ret void\l}"];
}
