strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_9:AL"	[def_var="['out']",
		label="Leaf_9:AL"];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e63ed0>",
		fillcolor=cadetblue,
		label="12:BS
out = a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e63ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f06e5e71390>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e7d610>",
		fillcolor=cadetblue,
		label="14:BS
out = (sel)? a : b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e7d610>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"11:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f06e5e7dc50>",
		fillcolor=linen,
		label="11:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"11:CS" -> "14:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f06e5e66750>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "15:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f06e5e63e10>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "12:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f06e5bce550>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "13:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e66150>",
		fillcolor=cadetblue,
		label="15:BS
out = a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e66150>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"9:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f06e5e63d10>",
		clk_sens=False,
		fillcolor=gold,
		label="9:AL",
		sens="['a', 'b', 'sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'sel', 'b']"];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f06e5e63110>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"9:AL" -> "10:BL"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e71150>",
		fillcolor=cadetblue,
		label="13:BS
out = b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f06e5e71150>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"10:BL" -> "11:CS"	[cond="[]",
		lineno=None];
}
