
smoke_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fd8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  080090e8  080090e8  0000a0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009414  08009414  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000000  08009414  08009414  0000b06c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009414  08009414  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009414  08009414  0000a414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009418  08009418  0000a418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800941c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cc4  2000006c  08009488  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d30  08009488  0000bd30  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019601  00000000  00000000  0000b095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040b2  00000000  00000000  00024696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00028748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001137  00000000  00000000  00029db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006c47  00000000  00000000  0002aeef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c27  00000000  00000000  00031b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098165  00000000  00000000  0004a75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e28c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006618  00000000  00000000  000e2908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e8f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	080090d0 	.word	0x080090d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	080090d0 	.word	0x080090d0

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2iz>:
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000700:	d30f      	bcc.n	8000722 <__aeabi_f2iz+0x2a>
 8000702:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d90d      	bls.n	8000728 <__aeabi_f2iz+0x30>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000714:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000718:	fa23 f002 	lsr.w	r0, r3, r2
 800071c:	bf18      	it	ne
 800071e:	4240      	negne	r0, r0
 8000720:	4770      	bx	lr
 8000722:	f04f 0000 	mov.w	r0, #0
 8000726:	4770      	bx	lr
 8000728:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800072c:	d101      	bne.n	8000732 <__aeabi_f2iz+0x3a>
 800072e:	0242      	lsls	r2, r0, #9
 8000730:	d105      	bne.n	800073e <__aeabi_f2iz+0x46>
 8000732:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000736:	bf08      	it	eq
 8000738:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800073c:	4770      	bx	lr
 800073e:	f04f 0000 	mov.w	r0, #0
 8000742:	4770      	bx	lr

08000744 <__aeabi_f2uiz>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	d20e      	bcs.n	8000766 <__aeabi_f2uiz+0x22>
 8000748:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800074c:	d30b      	bcc.n	8000766 <__aeabi_f2uiz+0x22>
 800074e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000752:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000756:	d409      	bmi.n	800076c <__aeabi_f2uiz+0x28>
 8000758:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800075c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000760:	fa23 f002 	lsr.w	r0, r3, r2
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr
 800076c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000770:	d101      	bne.n	8000776 <__aeabi_f2uiz+0x32>
 8000772:	0242      	lsls	r2, r0, #9
 8000774:	d102      	bne.n	800077c <__aeabi_f2uiz+0x38>
 8000776:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800077a:	4770      	bx	lr
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop

08000784 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 f8fa 	bl	8000986 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2201      	movs	r2, #1
 8000798:	20d0      	movs	r0, #208	@ 0xd0
 800079a:	f000 f8b0 	bl	80008fe <bme68x_get_regs>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d114      	bne.n	80007d4 <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b61      	cmp	r3, #97	@ 0x61
 80007b0:	d10e      	bne.n	80007d0 <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f002 f8a0 	bl	80028f8 <read_variant_id>
 80007b8:	4603      	mov	r3, r0
 80007ba:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80007bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d107      	bne.n	80007d4 <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f001 ff88 	bl	80026da <get_calib_data>
 80007ca:	4603      	mov	r3, r0
 80007cc:	73fb      	strb	r3, [r7, #15]
 80007ce:	e001      	b.n	80007d4 <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 80007d0:	23fd      	movs	r3, #253	@ 0xfd
 80007d2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80007d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80007e0:	b5b0      	push	{r4, r5, r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
 80007ec:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 80007ee:	f107 0310 	add.w	r3, r7, #16
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f001 fd4b 	bl	800229a <null_ptr_check>
 8000804:	4603      	mov	r3, r0
 8000806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 800080a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800080e:	2b00      	cmp	r3, #0
 8000810:	d16c      	bne.n	80008ec <bme68x_set_regs+0x10c>
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d069      	beq.n	80008ec <bme68x_set_regs+0x10c>
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d066      	beq.n	80008ec <bme68x_set_regs+0x10c>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d05d      	beq.n	80008e0 <bme68x_set_regs+0x100>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b0a      	cmp	r3, #10
 8000828:	d85a      	bhi.n	80008e0 <bme68x_set_regs+0x100>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 800082a:	2300      	movs	r3, #0
 800082c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800082e:	e034      	b.n	800089a <bme68x_set_regs+0xba>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	7b1b      	ldrb	r3, [r3, #12]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d118      	bne.n	800086a <bme68x_set_regs+0x8a>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000838:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	4413      	add	r3, r2
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	6839      	ldr	r1, [r7, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fc68 	bl	8002118 <set_mem_page>
 8000848:	4603      	mov	r3, r0
 800084a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 800084e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	4413      	add	r3, r2
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	3328      	adds	r3, #40	@ 0x28
 8000862:	443b      	add	r3, r7
 8000864:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000868:	e009      	b.n	800087e <bme68x_set_regs+0x9e>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 800086a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800086c:	68fa      	ldr	r2, [r7, #12]
 800086e:	441a      	add	r2, r3
 8000870:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	3328      	adds	r3, #40	@ 0x28
 8000878:	443b      	add	r3, r7
 800087a:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 800087e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000880:	68ba      	ldr	r2, [r7, #8]
 8000882:	441a      	add	r2, r3
 8000884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	3301      	adds	r3, #1
 800088a:	7812      	ldrb	r2, [r2, #0]
 800088c:	3328      	adds	r3, #40	@ 0x28
 800088e:	443b      	add	r3, r7
 8000890:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000896:	3301      	adds	r3, #1
 8000898:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800089a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d8c6      	bhi.n	8000830 <bme68x_set_regs+0x50>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 80008a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d11e      	bne.n	80008e8 <bme68x_set_regs+0x108>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80008ae:	7c38      	ldrb	r0, [r7, #16]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	1e5a      	subs	r2, r3, #1
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685d      	ldr	r5, [r3, #4]
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	1c59      	adds	r1, r3, #1
 80008c0:	462b      	mov	r3, r5
 80008c2:	47a0      	blx	r4
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d007      	beq.n	80008e8 <bme68x_set_regs+0x108>
                {
                    rslt = BME68X_E_COM_FAIL;
 80008d8:	23fe      	movs	r3, #254	@ 0xfe
 80008da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 80008de:	e003      	b.n	80008e8 <bme68x_set_regs+0x108>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 80008e0:	23fc      	movs	r3, #252	@ 0xfc
 80008e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008e6:	e004      	b.n	80008f2 <bme68x_set_regs+0x112>
            if (rslt == BME68X_OK)
 80008e8:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008ea:	e002      	b.n	80008f2 <bme68x_set_regs+0x112>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80008ec:	23ff      	movs	r3, #255	@ 0xff
 80008ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80008f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3728      	adds	r7, #40	@ 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bdb0      	pop	{r4, r5, r7, pc}

080008fe <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80008fe:	b590      	push	{r4, r7, lr}
 8000900:	b087      	sub	sp, #28
 8000902:	af00      	add	r7, sp, #0
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
 8000908:	603b      	str	r3, [r7, #0]
 800090a:	4603      	mov	r3, r0
 800090c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800090e:	6838      	ldr	r0, [r7, #0]
 8000910:	f001 fcc3 	bl	800229a <null_ptr_check>
 8000914:	4603      	mov	r3, r0
 8000916:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8000918:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d12a      	bne.n	8000976 <bme68x_get_regs+0x78>
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d027      	beq.n	8000976 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	7b1b      	ldrb	r3, [r3, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10e      	bne.n	800094c <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	6839      	ldr	r1, [r7, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fbf0 	bl	8002118 <set_mem_page>
 8000938:	4603      	mov	r3, r0
 800093a:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 800093c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d103      	bne.n	800094c <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8000944:	7bfb      	ldrb	r3, [r7, #15]
 8000946:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800094a:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	7bf8      	ldrb	r0, [r7, #15]
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	47a0      	blx	r4
 800095c:	4603      	mov	r3, r0
 800095e:	461a      	mov	r2, r3
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800096c:	2b00      	cmp	r3, #0
 800096e:	d004      	beq.n	800097a <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 8000970:	23fe      	movs	r3, #254	@ 0xfe
 8000972:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 8000974:	e001      	b.n	800097a <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000976:	23ff      	movs	r3, #255	@ 0xff
 8000978:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800097a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800097e:	4618      	mov	r0, r3
 8000980:	371c      	adds	r7, #28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}

08000986 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b084      	sub	sp, #16
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 800098e:	23e0      	movs	r3, #224	@ 0xe0
 8000990:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8000992:	23b6      	movs	r3, #182	@ 0xb6
 8000994:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f001 fc7f 	bl	800229a <null_ptr_check>
 800099c:	4603      	mov	r3, r0
 800099e:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80009a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d12b      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7b1b      	ldrb	r3, [r3, #12]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d104      	bne.n	80009ba <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f001 fc16 	bl	80021e2 <get_mem_page>
 80009b6:	4603      	mov	r3, r0
 80009b8:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 80009ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d11e      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80009c2:	f107 010d 	add.w	r1, r7, #13
 80009c6:	f107 000e 	add.w	r0, r7, #14
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2201      	movs	r2, #1
 80009ce:	f7ff ff07 	bl	80007e0 <bme68x_set_regs>
 80009d2:	4603      	mov	r3, r0
 80009d4:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d110      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	6852      	ldr	r2, [r2, #4]
 80009e6:	4611      	mov	r1, r2
 80009e8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80009ec:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7b1b      	ldrb	r3, [r3, #12]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f001 fbf3 	bl	80021e2 <get_mem_page>
 80009fc:	4603      	mov	r3, r0
 80009fe:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	77bb      	strb	r3, [r7, #30]
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8000a1e:	4a7f      	ldr	r2, [pc, #508]	@ (8000c1c <bme68x_set_conf+0x210>)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a28:	6018      	str	r0, [r3, #0]
 8000a2a:	3304      	adds	r3, #4
 8000a2c:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	711a      	strb	r2, [r3, #4]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	6839      	ldr	r1, [r7, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 f94f 	bl	8000ce2 <bme68x_get_op_mode>
 8000a44:	4603      	mov	r3, r0
 8000a46:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 8000a48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d105      	bne.n	8000a5c <bme68x_set_conf+0x50>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8000a50:	6839      	ldr	r1, [r7, #0]
 8000a52:	2000      	movs	r0, #0
 8000a54:	f000 f8e4 	bl	8000c20 <bme68x_set_op_mode>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d102      	bne.n	8000a68 <bme68x_set_conf+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 8000a62:	23ff      	movs	r3, #255	@ 0xff
 8000a64:	77fb      	strb	r3, [r7, #31]
 8000a66:	e0b7      	b.n	8000bd8 <bme68x_set_conf+0x1cc>
    }
    else if (rslt == BME68X_OK)
 8000a68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	f040 80b3 	bne.w	8000bd8 <bme68x_set_conf+0x1cc>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 8000a72:	7d38      	ldrb	r0, [r7, #20]
 8000a74:	f107 010c 	add.w	r1, r7, #12
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	2205      	movs	r2, #5
 8000a7c:	f7ff ff3f 	bl	80008fe <bme68x_get_regs>
 8000a80:	4603      	mov	r3, r0
 8000a82:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (rslt == BME68X_OK)
 8000a8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d108      	bne.n	8000aa6 <bme68x_set_conf+0x9a>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3303      	adds	r3, #3
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	2107      	movs	r1, #7
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 fbcf 	bl	8002240 <boundary_check>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000aa6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d108      	bne.n	8000ac0 <bme68x_set_conf+0xb4>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	683a      	ldr	r2, [r7, #0]
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fbc2 	bl	8002240 <boundary_check>
 8000abc:	4603      	mov	r3, r0
 8000abe:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d108      	bne.n	8000ada <bme68x_set_conf+0xce>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3302      	adds	r3, #2
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	2105      	movs	r1, #5
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 fbb5 	bl	8002240 <boundary_check>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ada:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d107      	bne.n	8000af2 <bme68x_set_conf+0xe6>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	2105      	movs	r1, #5
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 fba9 	bl	8002240 <boundary_check>
 8000aee:	4603      	mov	r3, r0
 8000af0:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000af2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d108      	bne.n	8000b0c <bme68x_set_conf+0x100>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3304      	adds	r3, #4
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	2108      	movs	r1, #8
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 fb9c 	bl	8002240 <boundary_check>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000b0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d161      	bne.n	8000bd8 <bme68x_set_conf+0x1cc>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 8000b14:	7c3b      	ldrb	r3, [r7, #16]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	f023 031c 	bic.w	r3, r3, #28
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	78db      	ldrb	r3, [r3, #3]
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	f003 031c 	and.w	r3, r3, #28
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b25b      	sxtb	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	b25a      	sxtb	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	785b      	ldrb	r3, [r3, #1]
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	015b      	lsls	r3, r3, #5
 8000b48:	b25b      	sxtb	r3, r3
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	b25b      	sxtb	r3, r3
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	f023 031c 	bic.w	r3, r3, #28
 8000b5a:	b25a      	sxtb	r2, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	789b      	ldrb	r3, [r3, #2]
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	f003 031c 	and.w	r3, r3, #28
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8000b74:	7b7b      	ldrb	r3, [r7, #13]
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	f023 0307 	bic.w	r3, r3, #7
 8000b7c:	b25a      	sxtb	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f003 0307 	and.w	r3, r3, #7
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	791b      	ldrb	r3, [r3, #4]
 8000b96:	2b08      	cmp	r3, #8
 8000b98:	d004      	beq.n	8000ba4 <bme68x_set_conf+0x198>
            {
                odr20 = conf->odr;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	791b      	ldrb	r3, [r3, #4]
 8000b9e:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8000ba4:	7c3b      	ldrb	r3, [r7, #16]
 8000ba6:	b25b      	sxtb	r3, r3
 8000ba8:	f003 031f 	and.w	r3, r3, #31
 8000bac:	b25a      	sxtb	r2, r3
 8000bae:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8000bb2:	015b      	lsls	r3, r3, #5
 8000bb4:	b25b      	sxtb	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b25b      	sxtb	r3, r3
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8000bbe:	7b3b      	ldrb	r3, [r7, #12]
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bc6:	b25a      	sxtb	r2, r3
 8000bc8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b25b      	sxtb	r3, r3
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 8000bd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d109      	bne.n	8000bf4 <bme68x_set_conf+0x1e8>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8000be0:	f107 010c 	add.w	r1, r7, #12
 8000be4:	f107 0014 	add.w	r0, r7, #20
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2205      	movs	r2, #5
 8000bec:	f7ff fdf8 	bl	80007e0 <bme68x_set_regs>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000bf4:	7f3b      	ldrb	r3, [r7, #28]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00a      	beq.n	8000c10 <bme68x_set_conf+0x204>
 8000bfa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d106      	bne.n	8000c10 <bme68x_set_conf+0x204>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8000c02:	7f3b      	ldrb	r3, [r7, #28]
 8000c04:	6839      	ldr	r1, [r7, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f80a 	bl	8000c20 <bme68x_set_op_mode>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8000c10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	080090e8 	.word	0x080090e8

08000c20 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8000c30:	2374      	movs	r3, #116	@ 0x74
 8000c32:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8000c34:	f107 010d 	add.w	r1, r7, #13
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2074      	movs	r0, #116	@ 0x74
 8000c3e:	f7ff fe5e 	bl	80008fe <bme68x_get_regs>
 8000c42:	4603      	mov	r3, r0
 8000c44:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d11d      	bne.n	8000c8a <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8000c4e:	7b7b      	ldrb	r3, [r7, #13]
 8000c50:	f003 0303 	and.w	r3, r3, #3
 8000c54:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8000c56:	7bbb      	ldrb	r3, [r7, #14]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d016      	beq.n	8000c8a <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8000c5c:	7b7b      	ldrb	r3, [r7, #13]
 8000c5e:	f023 0303 	bic.w	r3, r3, #3
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000c66:	f107 010d 	add.w	r1, r7, #13
 8000c6a:	f107 000c 	add.w	r0, r7, #12
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2201      	movs	r2, #1
 8000c72:	f7ff fdb5 	bl	80007e0 <bme68x_set_regs>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	6852      	ldr	r2, [r2, #4]
 8000c82:	4611      	mov	r1, r2
 8000c84:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000c88:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8000c8a:	7bbb      	ldrb	r3, [r7, #14]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d003      	beq.n	8000c98 <bme68x_set_op_mode+0x78>
 8000c90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0cd      	beq.n	8000c34 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d01b      	beq.n	8000cd6 <bme68x_set_op_mode+0xb6>
 8000c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d117      	bne.n	8000cd6 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8000ca6:	7b7b      	ldrb	r3, [r7, #13]
 8000ca8:	b25b      	sxtb	r3, r3
 8000caa:	f023 0303 	bic.w	r3, r3, #3
 8000cae:	b25a      	sxtb	r2, r3
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000cc2:	f107 010d 	add.w	r1, r7, #13
 8000cc6:	f107 000c 	add.w	r0, r7, #12
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f7ff fd87 	bl	80007e0 <bme68x_set_regs>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b084      	sub	sp, #16
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00f      	beq.n	8000d12 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8000cf2:	f107 010e 	add.w	r1, r7, #14
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2074      	movs	r0, #116	@ 0x74
 8000cfc:	f7ff fdff 	bl	80008fe <bme68x_get_regs>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8000d04:	7bbb      	ldrb	r3, [r7, #14]
 8000d06:	f003 0303 	and.w	r3, r3, #3
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	701a      	strb	r2, [r3, #0]
 8000d10:	e001      	b.n	8000d16 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000d12:	23ff      	movs	r3, #255	@ 0xff
 8000d14:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
 8000d30:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8000d32:	2300      	movs	r3, #0
 8000d34:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8000d36:	4a34      	ldr	r2, [pc, #208]	@ (8000e08 <bme68x_get_meas_dur+0xe4>)
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d40:	6018      	str	r0, [r3, #0]
 8000d42:	3304      	adds	r3, #4
 8000d44:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d058      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	2105      	movs	r1, #5
 8000d54:	4618      	mov	r0, r3
 8000d56:	f001 fa73 	bl	8002240 <boundary_check>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME68X_OK)
 8000d60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d109      	bne.n	8000d7c <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	2105      	movs	r1, #5
 8000d70:	4618      	mov	r0, r3
 8000d72:	f001 fa65 	bl	8002240 <boundary_check>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	2105      	movs	r1, #5
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 fa58 	bl	8002240 <boundary_check>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d12f      	bne.n	8000dfe <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	785b      	ldrb	r3, [r3, #1]
 8000da2:	3328      	adds	r3, #40	@ 0x28
 8000da4:	443b      	add	r3, r7
 8000da6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000daa:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	789b      	ldrb	r3, [r3, #2]
 8000db0:	3328      	adds	r3, #40	@ 0x28
 8000db2:	443b      	add	r3, r7
 8000db4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000db8:	461a      	mov	r2, r3
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	3328      	adds	r3, #40	@ 0x28
 8000dc6:	443b      	add	r3, r7
 8000dc8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 8000de6:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000de8:	6a3b      	ldr	r3, [r7, #32]
 8000dea:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 8000dee:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d003      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8000df6:	6a3b      	ldr	r3, [r7, #32]
 8000df8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dfc:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3728      	adds	r7, #40	@ 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	080090f0 	.word	0x080090f0

08000e0c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8000e0c:	b5b0      	push	{r4, r5, r7, lr}
 8000e0e:	b09a      	sub	sp, #104	@ 0x68
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	4603      	mov	r3, r0
 8000e1a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    struct bme68x_data *field_ptr[3] = { 0 };
 8000e2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	2248      	movs	r2, #72	@ 0x48
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f007 fab7 	bl	80083b6 <memset>

    field_ptr[0] = &field_data[0];
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	65bb      	str	r3, [r7, #88]	@ 0x58
    field_ptr[1] = &field_data[1];
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	3318      	adds	r3, #24
 8000e54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    field_ptr[2] = &field_data[2];
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	3330      	adds	r3, #48	@ 0x30
 8000e5c:	663b      	str	r3, [r7, #96]	@ 0x60

    rslt = null_ptr_check(dev);
 8000e5e:	6838      	ldr	r0, [r7, #0]
 8000e60:	f001 fa1b 	bl	800229a <null_ptr_check>
 8000e64:	4603      	mov	r3, r0
 8000e66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if ((rslt == BME68X_OK) && (data != NULL))
 8000e6a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 80c1 	bne.w	8000ff6 <bme68x_get_data+0x1ea>
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 80bd 	beq.w	8000ff6 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d11c      	bne.n	8000ebc <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	2000      	movs	r0, #0
 8000e88:	f000 fdf2 	bl	8001a70 <read_field_data>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (rslt == BME68X_OK)
 8000e92:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f040 80a1 	bne.w	8000fde <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da03      	bge.n	8000eae <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8000eac:	e097      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    rslt = BME68X_W_NO_NEW_DATA;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8000eba:	e090      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d003      	beq.n	8000eca <bme68x_get_data+0xbe>
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	f040 8087 	bne.w	8000fd8 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 8000eca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ece:	6839      	ldr	r1, [r7, #0]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 ff06 	bl	8001ce2 <read_all_field_data>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            new_fields = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000ee8:	e014      	b.n	8000f14 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8000eea:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	3368      	adds	r3, #104	@ 0x68
 8000ef2:	443b      	add	r3, r7
 8000ef4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da04      	bge.n	8000f0a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8000f00:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000f04:	3301      	adds	r3, #1
 8000f06:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000f0a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f14:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d803      	bhi.n	8000f24 <bme68x_get_data+0x118>
 8000f1c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0e2      	beq.n	8000eea <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f2a:	e01c      	b.n	8000f66 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 8000f2c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f30:	3301      	adds	r3, #1
 8000f32:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f36:	e00d      	b.n	8000f54 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 8000f38:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8000f3c:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000f40:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 fb4f 	bl	80025e8 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 8000f4a:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f4e:	3301      	adds	r3, #1
 8000f50:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f54:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d9ed      	bls.n	8000f38 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f5c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f60:	3301      	adds	r3, #1
 8000f62:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f66:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d803      	bhi.n	8000f76 <bme68x_get_data+0x16a>
 8000f6e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0da      	beq.n	8000f2c <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f7c:	e01c      	b.n	8000fb8 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 8000f7e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	3368      	adds	r3, #104	@ 0x68
 8000f86:	443b      	add	r3, r7
 8000f88:	f853 1c10 	ldr.w	r1, [r3, #-16]
 8000f8c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8000f90:	4613      	mov	r3, r2
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	461c      	mov	r4, r3
 8000fa0:	460d      	mov	r5, r1
 8000fa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000faa:	e884 0003 	stmia.w	r4, {r0, r1}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000fae:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000fb8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d803      	bhi.n	8000fc8 <bme68x_get_data+0x1bc>
 8000fc0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0da      	beq.n	8000f7e <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 8000fc8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d106      	bne.n	8000fde <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (new_fields == 0)
 8000fd6:	e002      	b.n	8000fde <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }

        if (n_data == NULL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d103      	bne.n	8000fec <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8000fe4:	23ff      	movs	r3, #255	@ 0xff
 8000fe6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        if (n_data == NULL)
 8000fea:	e007      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8000ff2:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8000ff4:	e002      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000ff6:	23ff      	movs	r3, #255	@ 0xff
 8000ff8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }

    return rslt;
 8000ffc:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8001000:	4618      	mov	r0, r3
 8001002:	3768      	adds	r7, #104	@ 0x68
 8001004:	46bd      	mov	sp, r7
 8001006:	bdb0      	pop	{r4, r5, r7, pc}

08001008 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 800101e:	f247 1370 	movw	r3, #29040	@ 0x7170
 8001022:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d070      	beq.n	800110c <bme68x_set_heatr_conf+0x104>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fdf7 	bl	8000c20 <bme68x_set_op_mode>
 8001032:	4603      	mov	r3, r0
 8001034:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 8001036:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d108      	bne.n	8001050 <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 800103e:	f107 021c 	add.w	r2, r7, #28
 8001042:	7bf9      	ldrb	r1, [r7, #15]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f001 f945 	bl	80022d6 <set_conf>
 800104c:	4603      	mov	r3, r0
 800104e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001050:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d15b      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 8001058:	f107 0118 	add.w	r1, r7, #24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2202      	movs	r2, #2
 8001060:	2070      	movs	r0, #112	@ 0x70
 8001062:	f7ff fc4c 	bl	80008fe <bme68x_get_regs>
 8001066:	4603      	mov	r3, r0
 8001068:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 800106a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d14e      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
            {
                if (conf->enable == BME68X_ENABLE)
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d10b      	bne.n	8001092 <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 800107a:	2300      	movs	r3, #0
 800107c:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d102      	bne.n	800108c <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8001086:	2302      	movs	r3, #2
 8001088:	777b      	strb	r3, [r7, #29]
 800108a:	e006      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 800108c:	2301      	movs	r3, #1
 800108e:	777b      	strb	r3, [r7, #29]
 8001090:	e003      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 8001092:	2301      	movs	r3, #1
 8001094:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8001096:	2300      	movs	r3, #0
 8001098:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 800109a:	7e3b      	ldrb	r3, [r7, #24]
 800109c:	b25b      	sxtb	r3, r3
 800109e:	f023 0308 	bic.w	r3, r3, #8
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 80010ba:	7e7b      	ldrb	r3, [r7, #25]
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	f023 030f 	bic.w	r3, r3, #15
 80010c2:	b25a      	sxtb	r2, r3
 80010c4:	7f3b      	ldrb	r3, [r7, #28]
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	f003 030f 	and.w	r3, r3, #15
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 80010d6:	7e7b      	ldrb	r3, [r7, #25]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80010f6:	f107 0118 	add.w	r1, r7, #24
 80010fa:	f107 0014 	add.w	r0, r7, #20
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2202      	movs	r2, #2
 8001102:	f7ff fb6d 	bl	80007e0 <bme68x_set_regs>
 8001106:	4603      	mov	r3, r0
 8001108:	77fb      	strb	r3, [r7, #31]
 800110a:	e001      	b.n	8001110 <bme68x_set_heatr_conf+0x108>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800110c:	23ff      	movs	r3, #255	@ 0xff
 800110e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001110:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff f8c8 	bl	80002bc <__aeabi_ui2f>
 800112c:	4603      	mov	r3, r0
 800112e:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff f9ce 	bl	80004d4 <__aeabi_fdiv>
 8001138:	4603      	mov	r3, r0
 800113a:	461c      	mov	r4, r3
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	8bdb      	ldrh	r3, [r3, #30]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f8bb 	bl	80002bc <__aeabi_ui2f>
 8001146:	4603      	mov	r3, r0
 8001148:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f9c1 	bl	80004d4 <__aeabi_fdiv>
 8001152:	4603      	mov	r3, r0
 8001154:	4619      	mov	r1, r3
 8001156:	4620      	mov	r0, r4
 8001158:	f7fe fffe 	bl	8000158 <__aeabi_fsub>
 800115c:	4603      	mov	r3, r0
 800115e:	461c      	mov	r4, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f8ac 	bl	80002c4 <__aeabi_i2f>
 800116c:	4603      	mov	r3, r0
 800116e:	4619      	mov	r1, r3
 8001170:	4620      	mov	r0, r4
 8001172:	f7ff f8fb 	bl	800036c <__aeabi_fmul>
 8001176:	4603      	mov	r3, r0
 8001178:	617b      	str	r3, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f89e 	bl	80002bc <__aeabi_ui2f>
 8001180:	4603      	mov	r3, r0
 8001182:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9a4 	bl	80004d4 <__aeabi_fdiv>
 800118c:	4603      	mov	r3, r0
 800118e:	461c      	mov	r4, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	8bdb      	ldrh	r3, [r3, #30]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f891 	bl	80002bc <__aeabi_ui2f>
 800119a:	4603      	mov	r3, r0
 800119c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f997 	bl	80004d4 <__aeabi_fdiv>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4620      	mov	r0, r4
 80011ac:	f7fe ffd4 	bl	8000158 <__aeabi_fsub>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff f881 	bl	80002bc <__aeabi_ui2f>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f987 	bl	80004d4 <__aeabi_fdiv>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461d      	mov	r5, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	8bdb      	ldrh	r3, [r3, #30]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f874 	bl	80002bc <__aeabi_ui2f>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f97a 	bl	80004d4 <__aeabi_fdiv>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4619      	mov	r1, r3
 80011e4:	4628      	mov	r0, r5
 80011e6:	f7fe ffb7 	bl	8000158 <__aeabi_fsub>
 80011ea:	4603      	mov	r3, r0
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80011ec:	4619      	mov	r1, r3
 80011ee:	4620      	mov	r0, r4
 80011f0:	f7ff f8bc 	bl	800036c <__aeabi_fmul>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f860 	bl	80002c4 <__aeabi_i2f>
 8001204:	4603      	mov	r3, r0
 8001206:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f8ae 	bl	800036c <__aeabi_fmul>
 8001210:	4603      	mov	r3, r0
    var2 =
 8001212:	4619      	mov	r1, r3
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff f8a9 	bl	800036c <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	613b      	str	r3, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 800121e:	6939      	ldr	r1, [r7, #16]
 8001220:	6978      	ldr	r0, [r7, #20]
 8001222:	f7fe ff9b 	bl	800015c <__addsf3>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001232:	4905      	ldr	r1, [pc, #20]	@ (8001248 <calc_temperature+0x12c>)
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f94d 	bl	80004d4 <__aeabi_fdiv>
 800123a:	4603      	mov	r3, r0
 800123c:	60fb      	str	r3, [r7, #12]

    return calc_temp;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bdb0      	pop	{r4, r5, r7, pc}
 8001248:	45a00000 	.word	0x45a00000

0800124c <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800125a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f938 	bl	80004d4 <__aeabi_fdiv>
 8001264:	4603      	mov	r3, r0
 8001266:	49a8      	ldr	r1, [pc, #672]	@ (8001508 <calc_pressure+0x2bc>)
 8001268:	4618      	mov	r0, r3
 800126a:	f7fe ff75 	bl	8000158 <__aeabi_fsub>
 800126e:	4603      	mov	r3, r0
 8001270:	613b      	str	r3, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 8001272:	6939      	ldr	r1, [r7, #16]
 8001274:	6938      	ldr	r0, [r7, #16]
 8001276:	f7ff f879 	bl	800036c <__aeabi_fmul>
 800127a:	4603      	mov	r3, r0
 800127c:	461c      	mov	r4, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f81d 	bl	80002c4 <__aeabi_i2f>
 800128a:	4603      	mov	r3, r0
 800128c:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f91f 	bl	80004d4 <__aeabi_fdiv>
 8001296:	4603      	mov	r3, r0
 8001298:	4619      	mov	r1, r3
 800129a:	4620      	mov	r0, r4
 800129c:	f7ff f866 	bl	800036c <__aeabi_fmul>
 80012a0:	4603      	mov	r3, r0
 80012a2:	60fb      	str	r3, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f80a 	bl	80002c4 <__aeabi_i2f>
 80012b0:	4603      	mov	r3, r0
 80012b2:	6939      	ldr	r1, [r7, #16]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f859 	bl	800036c <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4619      	mov	r1, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7fe ff4c 	bl	800015c <__addsf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4619      	mov	r1, r3
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7fe ff47 	bl	800015c <__addsf3>
 80012ce:	4603      	mov	r3, r0
 80012d0:	60fb      	str	r3, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 80012d2:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff f8fc 	bl	80004d4 <__aeabi_fdiv>
 80012dc:	4603      	mov	r3, r0
 80012de:	461c      	mov	r4, r3
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ffec 	bl	80002c4 <__aeabi_i2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f83a 	bl	800036c <__aeabi_fmul>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4619      	mov	r1, r3
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7fe ff2d 	bl	800015c <__addsf3>
 8001302:	4603      	mov	r3, r0
 8001304:	60fb      	str	r3, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ffd9 	bl	80002c4 <__aeabi_i2f>
 8001312:	4603      	mov	r3, r0
 8001314:	6939      	ldr	r1, [r7, #16]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f828 	bl	800036c <__aeabi_fmul>
 800131c:	4603      	mov	r3, r0
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f823 	bl	800036c <__aeabi_fmul>
 8001326:	4603      	mov	r3, r0
 8001328:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8d1 	bl	80004d4 <__aeabi_fdiv>
 8001332:	4603      	mov	r3, r0
 8001334:	461c      	mov	r4, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ffc1 	bl	80002c4 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	6939      	ldr	r1, [r7, #16]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f810 	bl	800036c <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	4619      	mov	r1, r3
 8001350:	4620      	mov	r0, r4
 8001352:	f7fe ff03 	bl	800015c <__addsf3>
 8001356:	4603      	mov	r3, r0
 8001358:	f04f 4192 	mov.w	r1, #1224736768	@ 0x49000000
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f8b9 	bl	80004d4 <__aeabi_fdiv>
 8001362:	4603      	mov	r3, r0
 8001364:	613b      	str	r3, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8001366:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800136a:	6938      	ldr	r0, [r7, #16]
 800136c:	f7ff f8b2 	bl	80004d4 <__aeabi_fdiv>
 8001370:	4603      	mov	r3, r0
 8001372:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001376:	4618      	mov	r0, r3
 8001378:	f7fe fef0 	bl	800015c <__addsf3>
 800137c:	4603      	mov	r3, r0
 800137e:	461c      	mov	r4, r3
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001384:	4618      	mov	r0, r3
 8001386:	f7fe ff99 	bl	80002bc <__aeabi_ui2f>
 800138a:	4603      	mov	r3, r0
 800138c:	4619      	mov	r1, r3
 800138e:	4620      	mov	r0, r4
 8001390:	f7fe ffec 	bl	800036c <__aeabi_fmul>
 8001394:	4603      	mov	r3, r0
 8001396:	613b      	str	r3, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff8f 	bl	80002bc <__aeabi_ui2f>
 800139e:	4603      	mov	r3, r0
 80013a0:	4619      	mov	r1, r3
 80013a2:	f04f 4093 	mov.w	r0, #1233125376	@ 0x49800000
 80013a6:	f7fe fed7 	bl	8000158 <__aeabi_fsub>
 80013aa:	4603      	mov	r3, r0
 80013ac:	617b      	str	r3, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 80013ae:	6938      	ldr	r0, [r7, #16]
 80013b0:	f7ff f9a2 	bl	80006f8 <__aeabi_f2iz>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 809d 	beq.w	80014f6 <calc_pressure+0x2aa>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 80013bc:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f7ff f887 	bl	80004d4 <__aeabi_fdiv>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4619      	mov	r1, r3
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7fe fec4 	bl	8000158 <__aeabi_fsub>
 80013d0:	4603      	mov	r3, r0
 80013d2:	494e      	ldr	r1, [pc, #312]	@ (800150c <calc_pressure+0x2c0>)
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe ffc9 	bl	800036c <__aeabi_fmul>
 80013da:	4603      	mov	r3, r0
 80013dc:	6939      	ldr	r1, [r7, #16]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f878 	bl	80004d4 <__aeabi_fdiv>
 80013e4:	4603      	mov	r3, r0
 80013e6:	617b      	str	r3, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7fe ff68 	bl	80002c4 <__aeabi_i2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	6979      	ldr	r1, [r7, #20]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7fe ffb7 	bl	800036c <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	6979      	ldr	r1, [r7, #20]
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe ffb2 	bl	800036c <__aeabi_fmul>
 8001408:	4603      	mov	r3, r0
 800140a:	f04f 419e 	mov.w	r1, #1325400064	@ 0x4f000000
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f860 	bl	80004d4 <__aeabi_fdiv>
 8001414:	4603      	mov	r3, r0
 8001416:	613b      	str	r3, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800141e:	4618      	mov	r0, r3
 8001420:	f7fe ff50 	bl	80002c4 <__aeabi_i2f>
 8001424:	4603      	mov	r3, r0
 8001426:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f852 	bl	80004d4 <__aeabi_fdiv>
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	6978      	ldr	r0, [r7, #20]
 8001436:	f7fe ff99 	bl	800036c <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	60fb      	str	r3, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 800143e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001442:	6978      	ldr	r0, [r7, #20]
 8001444:	f7ff f846 	bl	80004d4 <__aeabi_fdiv>
 8001448:	4603      	mov	r3, r0
 800144a:	461c      	mov	r4, r3
 800144c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001450:	6978      	ldr	r0, [r7, #20]
 8001452:	f7ff f83f 	bl	80004d4 <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
 8001458:	4619      	mov	r1, r3
 800145a:	4620      	mov	r0, r4
 800145c:	f7fe ff86 	bl	800036c <__aeabi_fmul>
 8001460:	4603      	mov	r3, r0
 8001462:	461c      	mov	r4, r3
 8001464:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001468:	6978      	ldr	r0, [r7, #20]
 800146a:	f7ff f833 	bl	80004d4 <__aeabi_fdiv>
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	4620      	mov	r0, r4
 8001474:	f7fe ff7a 	bl	800036c <__aeabi_fmul>
 8001478:	4603      	mov	r3, r0
 800147a:	461c      	mov	r4, r3
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ff1e 	bl	80002c4 <__aeabi_i2f>
 8001488:	4603      	mov	r3, r0
 800148a:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f820 	bl	80004d4 <__aeabi_fdiv>
 8001494:	4603      	mov	r3, r0
 8001496:	4619      	mov	r1, r3
 8001498:	4620      	mov	r0, r4
 800149a:	f7fe ff67 	bl	800036c <__aeabi_fmul>
 800149e:	4603      	mov	r3, r0
 80014a0:	60bb      	str	r3, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 80014a2:	68f9      	ldr	r1, [r7, #12]
 80014a4:	6938      	ldr	r0, [r7, #16]
 80014a6:	f7fe fe59 	bl	800015c <__addsf3>
 80014aa:	4603      	mov	r3, r0
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe fe54 	bl	800015c <__addsf3>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461c      	mov	r4, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 80014be:	4618      	mov	r0, r3
 80014c0:	f7fe ff00 	bl	80002c4 <__aeabi_i2f>
 80014c4:	4603      	mov	r3, r0
 80014c6:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ff4e 	bl	800036c <__aeabi_fmul>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4619      	mov	r1, r3
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7fe fe41 	bl	800015c <__addsf3>
 80014da:	4603      	mov	r3, r0
 80014dc:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fff7 	bl	80004d4 <__aeabi_fdiv>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4619      	mov	r1, r3
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7fe fe36 	bl	800015c <__addsf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	e002      	b.n	80014fc <calc_pressure+0x2b0>
    }
    else
    {
        calc_pres = 0;
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80014fc:	697b      	ldr	r3, [r7, #20]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	bf00      	nop
 8001508:	477a0000 	.word	0x477a0000
 800150c:	45c35000 	.word	0x45c35000

08001510 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8001510:	b5b0      	push	{r4, r5, r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001520:	4968      	ldr	r1, [pc, #416]	@ (80016c4 <calc_humidity+0x1b4>)
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffd6 	bl	80004d4 <__aeabi_fdiv>
 8001528:	4603      	mov	r3, r0
 800152a:	61bb      	str	r3, [r7, #24]
    var1 = (float)((float)hum_adc) -
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe fec4 	bl	80002bc <__aeabi_ui2f>
 8001534:	4604      	mov	r4, r0
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	8a1b      	ldrh	r3, [r3, #16]
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe febe 	bl	80002bc <__aeabi_ui2f>
 8001540:	4603      	mov	r3, r0
 8001542:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8001546:	4618      	mov	r0, r3
 8001548:	f7fe ff10 	bl	800036c <__aeabi_fmul>
 800154c:	4603      	mov	r3, r0
 800154e:	461d      	mov	r5, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001556:	4618      	mov	r0, r3
 8001558:	f7fe feb4 	bl	80002c4 <__aeabi_i2f>
 800155c:	4603      	mov	r3, r0
 800155e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe ffb6 	bl	80004d4 <__aeabi_fdiv>
 8001568:	4603      	mov	r3, r0
 800156a:	69b9      	ldr	r1, [r7, #24]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe fefd 	bl	800036c <__aeabi_fmul>
 8001572:	4603      	mov	r3, r0
 8001574:	4619      	mov	r1, r3
 8001576:	4628      	mov	r0, r5
 8001578:	f7fe fdf0 	bl	800015c <__addsf3>
 800157c:	4603      	mov	r3, r0
    var1 = (float)((float)hum_adc) -
 800157e:	4619      	mov	r1, r3
 8001580:	4620      	mov	r0, r4
 8001582:	f7fe fde9 	bl	8000158 <__aeabi_fsub>
 8001586:	4603      	mov	r3, r0
 8001588:	617b      	str	r3, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	8a5b      	ldrh	r3, [r3, #18]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fe94 	bl	80002bc <__aeabi_ui2f>
 8001594:	4603      	mov	r3, r0
 8001596:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ff9a 	bl	80004d4 <__aeabi_fdiv>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461c      	mov	r4, r3
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe fe8a 	bl	80002c4 <__aeabi_i2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ff8c 	bl	80004d4 <__aeabi_fdiv>
 80015bc:	4603      	mov	r3, r0
 80015be:	69b9      	ldr	r1, [r7, #24]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe fed3 	bl	800036c <__aeabi_fmul>
 80015c6:	4603      	mov	r3, r0
 80015c8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe fdc5 	bl	800015c <__addsf3>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461d      	mov	r5, r3
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fe71 	bl	80002c4 <__aeabi_i2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ff73 	bl	80004d4 <__aeabi_fdiv>
 80015ee:	4603      	mov	r3, r0
 80015f0:	69b9      	ldr	r1, [r7, #24]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe feba 	bl	800036c <__aeabi_fmul>
 80015f8:	4603      	mov	r3, r0
 80015fa:	69b9      	ldr	r1, [r7, #24]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe feb5 	bl	800036c <__aeabi_fmul>
 8001602:	4603      	mov	r3, r0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001604:	4619      	mov	r1, r3
 8001606:	4628      	mov	r0, r5
 8001608:	f7fe fda8 	bl	800015c <__addsf3>
 800160c:	4603      	mov	r3, r0
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800160e:	4619      	mov	r1, r3
 8001610:	4620      	mov	r0, r4
 8001612:	f7fe feab 	bl	800036c <__aeabi_fmul>
 8001616:	4603      	mov	r3, r0
    var2 = var1 *
 8001618:	4619      	mov	r1, r3
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7fe fea6 	bl	800036c <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	7ddb      	ldrb	r3, [r3, #23]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe47 	bl	80002bc <__aeabi_ui2f>
 800162e:	4603      	mov	r3, r0
 8001630:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff4d 	bl	80004d4 <__aeabi_fdiv>
 800163a:	4603      	mov	r3, r0
 800163c:	60fb      	str	r3, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe fe3d 	bl	80002c4 <__aeabi_i2f>
 800164a:	4603      	mov	r3, r0
 800164c:	f04f 4194 	mov.w	r1, #1241513984	@ 0x4a000000
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff3f 	bl	80004d4 <__aeabi_fdiv>
 8001656:	4603      	mov	r3, r0
 8001658:	60bb      	str	r3, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 800165a:	69b9      	ldr	r1, [r7, #24]
 800165c:	68b8      	ldr	r0, [r7, #8]
 800165e:	f7fe fe85 	bl	800036c <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	68f9      	ldr	r1, [r7, #12]
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe fd78 	bl	800015c <__addsf3>
 800166c:	4603      	mov	r3, r0
 800166e:	6939      	ldr	r1, [r7, #16]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe fe7b 	bl	800036c <__aeabi_fmul>
 8001676:	4603      	mov	r3, r0
 8001678:	6939      	ldr	r1, [r7, #16]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe fe76 	bl	800036c <__aeabi_fmul>
 8001680:	4603      	mov	r3, r0
 8001682:	4619      	mov	r1, r3
 8001684:	6938      	ldr	r0, [r7, #16]
 8001686:	f7fe fd69 	bl	800015c <__addsf3>
 800168a:	4603      	mov	r3, r0
 800168c:	61fb      	str	r3, [r7, #28]
    if (calc_hum > 100.0f)
 800168e:	490e      	ldr	r1, [pc, #56]	@ (80016c8 <calc_humidity+0x1b8>)
 8001690:	69f8      	ldr	r0, [r7, #28]
 8001692:	f7ff f827 	bl	80006e4 <__aeabi_fcmpgt>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <calc_humidity+0x192>
    {
        calc_hum = 100.0f;
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <calc_humidity+0x1b8>)
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	e00a      	b.n	80016b8 <calc_humidity+0x1a8>
    }
    else if (calc_hum < 0.0f)
 80016a2:	f04f 0100 	mov.w	r1, #0
 80016a6:	69f8      	ldr	r0, [r7, #28]
 80016a8:	f7fe fffe 	bl	80006a8 <__aeabi_fcmplt>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <calc_humidity+0x1a8>
    {
        calc_hum = 0.0f;
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 80016b8:	69fb      	ldr	r3, [r7, #28]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	45a00000 	.word	0x45a00000
 80016c8:	42c80000 	.word	0x42c80000

080016cc <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b0a8      	sub	sp, #160	@ 0xa0
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	603a      	str	r2, [r7, #0]
 80016d6:	80fb      	strh	r3, [r7, #6]
 80016d8:	460b      	mov	r3, r1
 80016da:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 80016dc:	88fb      	ldrh	r3, [r7, #6]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fdec 	bl	80002bc <__aeabi_ui2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80016ea:	797b      	ldrb	r3, [r7, #5]
 80016ec:	2201      	movs	r2, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fde2 	bl	80002bc <__aeabi_ui2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    const float lookup_k1_range[16] = {
 80016fe:	4b47      	ldr	r3, [pc, #284]	@ (800181c <calc_gas_resistance_low+0x150>)
 8001700:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8001704:	461d      	mov	r5, r3
 8001706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800170c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001716:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 800171a:	4b41      	ldr	r3, [pc, #260]	@ (8001820 <calc_gas_resistance_low+0x154>)
 800171c:	f107 0408 	add.w	r4, r7, #8
 8001720:	461d      	mov	r5, r3
 8001722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800172c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001732:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fdc1 	bl	80002c4 <__aeabi_i2f>
 8001742:	4603      	mov	r3, r0
 8001744:	4937      	ldr	r1, [pc, #220]	@ (8001824 <calc_gas_resistance_low+0x158>)
 8001746:	4618      	mov	r0, r3
 8001748:	f7fe fe10 	bl	800036c <__aeabi_fmul>
 800174c:	4603      	mov	r3, r0
 800174e:	4936      	ldr	r1, [pc, #216]	@ (8001828 <calc_gas_resistance_low+0x15c>)
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fd03 	bl	800015c <__addsf3>
 8001756:	4603      	mov	r3, r0
 8001758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	33a0      	adds	r3, #160	@ 0xa0
 8001762:	443b      	add	r3, r7
 8001764:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001768:	4930      	ldr	r1, [pc, #192]	@ (800182c <calc_gas_resistance_low+0x160>)
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe feb2 	bl	80004d4 <__aeabi_fdiv>
 8001770:	4603      	mov	r3, r0
 8001772:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fcf0 	bl	800015c <__addsf3>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001784:	f7fe fdf2 	bl	800036c <__aeabi_fmul>
 8001788:	4603      	mov	r3, r0
 800178a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	33a0      	adds	r3, #160	@ 0xa0
 8001794:	443b      	add	r3, r7
 8001796:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800179a:	4924      	ldr	r1, [pc, #144]	@ (800182c <calc_gas_resistance_low+0x160>)
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe99 	bl	80004d4 <__aeabi_fdiv>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fcd7 	bl	800015c <__addsf3>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 80017b4:	491e      	ldr	r1, [pc, #120]	@ (8001830 <calc_gas_resistance_low+0x164>)
 80017b6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80017ba:	f7fe fdd7 	bl	800036c <__aeabi_fmul>
 80017be:	4603      	mov	r3, r0
 80017c0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fdd1 	bl	800036c <__aeabi_fmul>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461c      	mov	r4, r3
 80017ce:	f04f 4188 	mov.w	r1, #1140850688	@ 0x44000000
 80017d2:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80017d6:	f7fe fcbf 	bl	8000158 <__aeabi_fsub>
 80017da:	4603      	mov	r3, r0
 80017dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe77 	bl	80004d4 <__aeabi_fdiv>
 80017e6:	4603      	mov	r3, r0
 80017e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fcb5 	bl	800015c <__addsf3>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4619      	mov	r1, r3
 80017f6:	4620      	mov	r0, r4
 80017f8:	f7fe fdb8 	bl	800036c <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001804:	f7fe fe66 	bl	80004d4 <__aeabi_fdiv>
 8001808:	4603      	mov	r3, r0
 800180a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    return calc_gas_res;
 800180e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001812:	4618      	mov	r0, r3
 8001814:	37a0      	adds	r7, #160	@ 0xa0
 8001816:	46bd      	mov	sp, r7
 8001818:	bdb0      	pop	{r4, r5, r7, pc}
 800181a:	bf00      	nop
 800181c:	080090f8 	.word	0x080090f8
 8001820:	08009138 	.word	0x08009138
 8001824:	40a00000 	.word	0x40a00000
 8001828:	44a78000 	.word	0x44a78000
 800182c:	42c80000 	.word	0x42c80000
 8001830:	340637bd 	.word	0x340637bd

08001834 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	460a      	mov	r2, r1
 800183e:	80fb      	strh	r3, [r7, #6]
 8001840:	4613      	mov	r3, r2
 8001842:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8001844:	797b      	ldrb	r3, [r7, #5]
 8001846:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800184a:	fa22 f303 	lsr.w	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001856:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001868:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7fe fd26 	bl	80002bc <__aeabi_ui2f>
 8001870:	4603      	mov	r3, r0
 8001872:	490a      	ldr	r1, [pc, #40]	@ (800189c <calc_gas_resistance_high+0x68>)
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fd79 	bl	800036c <__aeabi_fmul>
 800187a:	4603      	mov	r3, r0
 800187c:	461c      	mov	r4, r3
 800187e:	6938      	ldr	r0, [r7, #16]
 8001880:	f7fe fd20 	bl	80002c4 <__aeabi_i2f>
 8001884:	4603      	mov	r3, r0
 8001886:	4619      	mov	r1, r3
 8001888:	4620      	mov	r0, r4
 800188a:	f7fe fe23 	bl	80004d4 <__aeabi_fdiv>
 800188e:	4603      	mov	r3, r0
 8001890:	60fb      	str	r3, [r7, #12]

    return calc_gas_res;
 8001892:	68fb      	ldr	r3, [r7, #12]
}
 8001894:	4618      	mov	r0, r3
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	49742400 	.word	0x49742400

080018a0 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b089      	sub	sp, #36	@ 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80018b2:	d902      	bls.n	80018ba <calc_res_heat+0x1a>
    {
        temp = 400;
 80018b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80018b8:	80fb      	strh	r3, [r7, #6]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f993 3019 	ldrsb.w	r3, [r3, #25]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fcff 	bl	80002c4 <__aeabi_i2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe01 	bl	80004d4 <__aeabi_fdiv>
 80018d2:	4603      	mov	r3, r0
 80018d4:	494e      	ldr	r1, [pc, #312]	@ (8001a10 <calc_res_heat+0x170>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fc40 	bl	800015c <__addsf3>
 80018dc:	4603      	mov	r3, r0
 80018de:	61fb      	str	r3, [r7, #28]
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fcec 	bl	80002c4 <__aeabi_i2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fdee 	bl	80004d4 <__aeabi_fdiv>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4946      	ldr	r1, [pc, #280]	@ (8001a14 <calc_res_heat+0x174>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fd35 	bl	800036c <__aeabi_fmul>
 8001902:	4603      	mov	r3, r0
 8001904:	4944      	ldr	r1, [pc, #272]	@ (8001a18 <calc_res_heat+0x178>)
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fc28 	bl	800015c <__addsf3>
 800190c:	4603      	mov	r3, r0
 800190e:	61bb      	str	r3, [r7, #24]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fcd4 	bl	80002c4 <__aeabi_i2f>
 800191c:	4603      	mov	r3, r0
 800191e:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdd6 	bl	80004d4 <__aeabi_fdiv>
 8001928:	4603      	mov	r3, r0
 800192a:	617b      	str	r3, [r7, #20]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fcc4 	bl	80002bc <__aeabi_ui2f>
 8001934:	4603      	mov	r3, r0
 8001936:	69b9      	ldr	r1, [r7, #24]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fd17 	bl	800036c <__aeabi_fmul>
 800193e:	4603      	mov	r3, r0
 8001940:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fc09 	bl	800015c <__addsf3>
 800194a:	4603      	mov	r3, r0
 800194c:	4619      	mov	r1, r3
 800194e:	69f8      	ldr	r0, [r7, #28]
 8001950:	f7fe fd0c 	bl	800036c <__aeabi_fmul>
 8001954:	4603      	mov	r3, r0
 8001956:	613b      	str	r3, [r7, #16]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f993 300e 	ldrsb.w	r3, [r3, #14]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fcb0 	bl	80002c4 <__aeabi_i2f>
 8001964:	4603      	mov	r3, r0
 8001966:	6979      	ldr	r1, [r7, #20]
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fcff 	bl	800036c <__aeabi_fmul>
 800196e:	4603      	mov	r3, r0
 8001970:	4619      	mov	r1, r3
 8001972:	6938      	ldr	r0, [r7, #16]
 8001974:	f7fe fbf2 	bl	800015c <__addsf3>
 8001978:	4603      	mov	r3, r0
 800197a:	60fb      	str	r3, [r7, #12]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fc9a 	bl	80002bc <__aeabi_ui2f>
 8001988:	4603      	mov	r3, r0
 800198a:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fbe4 	bl	800015c <__addsf3>
 8001994:	4603      	mov	r3, r0
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 4081 	mov.w	r0, #1082130432	@ 0x40800000
 800199c:	f7fe fd9a 	bl	80004d4 <__aeabi_fdiv>
 80019a0:	4603      	mov	r3, r0
 80019a2:	68f9      	ldr	r1, [r7, #12]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fce1 	bl	800036c <__aeabi_fmul>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461c      	mov	r4, r3
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fc85 	bl	80002c4 <__aeabi_i2f>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4917      	ldr	r1, [pc, #92]	@ (8001a1c <calc_res_heat+0x17c>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fcd4 	bl	800036c <__aeabi_fmul>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fbc6 	bl	800015c <__addsf3>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4619      	mov	r1, r3
 80019d4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80019d8:	f7fe fd7c 	bl	80004d4 <__aeabi_fdiv>
 80019dc:	4603      	mov	r3, r0
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 80019de:	4619      	mov	r1, r3
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7fe fcc3 	bl	800036c <__aeabi_fmul>
 80019e6:	4603      	mov	r3, r0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019e8:	490d      	ldr	r1, [pc, #52]	@ (8001a20 <calc_res_heat+0x180>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fbb4 	bl	8000158 <__aeabi_fsub>
 80019f0:	4603      	mov	r3, r0
        (uint8_t)(3.4f *
 80019f2:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <calc_res_heat+0x184>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fcb9 	bl	800036c <__aeabi_fmul>
 80019fa:	4603      	mov	r3, r0
    res_heat =
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fea1 	bl	8000744 <__aeabi_f2uiz>
 8001a02:	4603      	mov	r3, r0
 8001a04:	72fb      	strb	r3, [r7, #11]
                   25));

    return res_heat;
 8001a06:	7afb      	ldrb	r3, [r7, #11]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3724      	adds	r7, #36	@ 0x24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd90      	pop	{r4, r7, pc}
 8001a10:	42440000 	.word	0x42440000
 8001a14:	3a03126f 	.word	0x3a03126f
 8001a18:	3b1a0275 	.word	0x3b1a0275
 8001a1c:	3b03126f 	.word	0x3b03126f
 8001a20:	41c80000 	.word	0x41c80000
 8001a24:	4059999a 	.word	0x4059999a

08001a28 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 8001a3c:	d308      	bcc.n	8001a50 <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 8001a3e:	23ff      	movs	r3, #255	@ 0xff
 8001a40:	73bb      	strb	r3, [r7, #14]
 8001a42:	e00f      	b.n	8001a64 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a54:	d8f6      	bhi.n	8001a44 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	019b      	lsls	r3, r3, #6
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	4413      	add	r3, r2
 8001a62:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 8001a64:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08e      	sub	sp, #56	@ 0x38
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
 8001a7c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	741a      	strb	r2, [r3, #16]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8001a94:	2305      	movs	r3, #5
 8001a96:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    while ((tries) && (rslt == BME68X_OK))
 8001a9a:	e113      	b.n	8001cc4 <read_field_data+0x254>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	331d      	adds	r3, #29
 8001aa8:	b2d8      	uxtb	r0, r3
 8001aaa:	f107 0110 	add.w	r1, r7, #16
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2211      	movs	r2, #17
 8001ab2:	f7fe ff24 	bl	80008fe <bme68x_get_regs>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d103      	bne.n	8001aca <read_field_data+0x5a>
        {
            rslt = BME68X_E_NULL_PTR;
 8001ac2:	23ff      	movs	r3, #255	@ 0xff
 8001ac4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8001ac8:	e105      	b.n	8001cd6 <read_field_data+0x266>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8001aca:	7c3b      	ldrb	r3, [r7, #16]
 8001acc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8001ad6:	7c3b      	ldrb	r3, [r7, #16]
 8001ad8:	f003 030f 	and.w	r3, r3, #15
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8001ae2:	7c7a      	ldrb	r2, [r7, #17]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8001ae8:	7cbb      	ldrb	r3, [r7, #18]
 8001aea:	031a      	lsls	r2, r3, #12
 8001aec:	7cfb      	ldrb	r3, [r7, #19]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	4313      	orrs	r3, r2
 8001af2:	7d3a      	ldrb	r2, [r7, #20]
 8001af4:	0912      	lsrs	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	4313      	orrs	r3, r2
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8001afc:	7d7b      	ldrb	r3, [r7, #21]
 8001afe:	031a      	lsls	r2, r3, #12
 8001b00:	7dbb      	ldrb	r3, [r7, #22]
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	4313      	orrs	r3, r2
 8001b06:	7dfa      	ldrb	r2, [r7, #23]
 8001b08:	0912      	lsrs	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8001b10:	7e3b      	ldrb	r3, [r7, #24]
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	7e7a      	ldrb	r2, [r7, #25]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	857b      	strh	r3, [r7, #42]	@ 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8001b1c:	7f7b      	ldrb	r3, [r7, #29]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	7fba      	ldrb	r2, [r7, #30]
 8001b24:	0992      	lsrs	r2, r2, #6
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	853b      	strh	r3, [r7, #40]	@ 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b36:	0992      	lsrs	r2, r2, #6
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8001b3e:	7fbb      	ldrb	r3, [r7, #30]
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8001b48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b4c:	f003 030f 	and.w	r3, r3, #15
 8001b50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d11c      	bne.n	8001b96 <read_field_data+0x126>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	b25a      	sxtb	r2, r3
 8001b62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b66:	b25b      	sxtb	r3, r3
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	b25b      	sxtb	r3, r3
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b25a      	sxtb	r2, r3
 8001b7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b82:	b25b      	sxtb	r3, r3
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b25b      	sxtb	r3, r3
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e019      	b.n	8001bca <read_field_data+0x15a>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	b25a      	sxtb	r2, r3
 8001b9c:	7fbb      	ldrb	r3, [r7, #30]
 8001b9e:	b25b      	sxtb	r3, r3
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	b25b      	sxtb	r3, r3
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	b25b      	sxtb	r3, r3
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	7fbb      	ldrb	r3, [r7, #30]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	f003 0310 	and.w	r3, r3, #16
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	b25b      	sxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	da66      	bge.n	8001ca2 <read_field_data+0x232>
 8001bd4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d162      	bne.n	8001ca2 <read_field_data+0x232>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	785b      	ldrb	r3, [r3, #1]
 8001be0:	335a      	adds	r3, #90	@ 0x5a
 8001be2:	b2d8      	uxtb	r0, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	1cd9      	adds	r1, r3, #3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f7fe fe87 	bl	80008fe <bme68x_get_regs>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BME68X_OK)
 8001bf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <read_field_data+0x1a8>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	785b      	ldrb	r3, [r3, #1]
 8001c02:	3350      	adds	r3, #80	@ 0x50
 8001c04:	b2d8      	uxtb	r0, r3
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1d19      	adds	r1, r3, #4
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f7fe fe76 	bl	80008fe <bme68x_get_regs>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c18:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <read_field_data+0x1ca>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	3364      	adds	r3, #100	@ 0x64
 8001c26:	b2d8      	uxtb	r0, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	1d59      	adds	r1, r3, #5
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f7fe fe65 	bl	80008fe <bme68x_get_regs>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c3a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d12f      	bne.n	8001ca2 <read_field_data+0x232>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c46:	f7ff fa69 	bl	800111c <calc_temperature>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	609a      	str	r2, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c54:	f7ff fafa 	bl	800124c <calc_pressure>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 8001c5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fc54 	bl	8001510 <calc_humidity>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	611a      	str	r2, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d10a      	bne.n	8001c8c <read_field_data+0x21c>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8001c76:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fdd8 	bl	8001834 <calc_gas_resistance_high>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	615a      	str	r2, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8001c8a:	e024      	b.n	8001cd6 <read_field_data+0x266>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8001c8c:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8001c90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fd19 	bl	80016cc <calc_gas_resistance_low>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	615a      	str	r2, [r3, #20]
                break;
 8001ca0:	e019      	b.n	8001cd6 <read_field_data+0x266>
            }
        }

        if (rslt == BME68X_OK)
 8001ca2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d107      	bne.n	8001cba <read_field_data+0x24a>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6852      	ldr	r2, [r2, #4]
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001cb8:	4798      	blx	r3
        }

        tries--;
 8001cba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    while ((tries) && (rslt == BME68X_OK))
 8001cc4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d004      	beq.n	8001cd6 <read_field_data+0x266>
 8001ccc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f43f aee3 	beq.w	8001a9c <read_field_data+0x2c>
    }

    return rslt;
 8001cd6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3738      	adds	r7, #56	@ 0x38
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8001ce2:	b590      	push	{r4, r7, lr}
 8001ce4:	b09d      	sub	sp, #116	@ 0x74
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8001cf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cf6:	2233      	movs	r2, #51	@ 0x33
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f006 fb5b 	bl	80083b6 <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8001d00:	f107 0308 	add.w	r3, r7, #8
 8001d04:	221e      	movs	r2, #30
 8001d06:	2100      	movs	r1, #0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f006 fb54 	bl	80083b6 <memset>
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10c      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d107      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3308      	adds	r3, #8
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <read_all_field_data+0x4e>
    {
        rslt = BME68X_E_NULL_PTR;
 8001d2a:	23ff      	movs	r3, #255	@ 0xff
 8001d2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d109      	bne.n	8001d4c <read_all_field_data+0x6a>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 8001d38:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2233      	movs	r2, #51	@ 0x33
 8001d40:	201d      	movs	r0, #29
 8001d42:	f7fe fddc 	bl	80008fe <bme68x_get_regs>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d109      	bne.n	8001d68 <read_all_field_data+0x86>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8001d54:	f107 0108 	add.w	r1, r7, #8
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	221e      	movs	r2, #30
 8001d5c:	2050      	movs	r0, #80	@ 0x50
 8001d5e:	f7fe fdce 	bl	80008fe <bme68x_get_regs>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001d6e:	e1c4      	b.n	80020fa <read_all_field_data+0x418>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8001d70:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d74:	461a      	mov	r2, r3
 8001d76:	0112      	lsls	r2, r2, #4
 8001d78:	4413      	add	r3, r2
 8001d7a:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8001d7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001d82:	3370      	adds	r3, #112	@ 0x70
 8001d84:	443b      	add	r3, r7
 8001d86:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001d8a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	440b      	add	r3, r1
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8001d9e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001da2:	3370      	adds	r3, #112	@ 0x70
 8001da4:	443b      	add	r3, r7
 8001da6:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001daa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	440b      	add	r3, r1
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f002 020f 	and.w	r2, r2, #15
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8001dbe:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	440b      	add	r3, r1
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3270      	adds	r2, #112	@ 0x70
 8001dd2:	443a      	add	r2, r7
 8001dd4:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001dd8:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8001dda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dde:	3302      	adds	r3, #2
 8001de0:	3370      	adds	r3, #112	@ 0x70
 8001de2:	443b      	add	r3, r7
 8001de4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001de8:	031a      	lsls	r2, r3, #12
 8001dea:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dee:	3303      	adds	r3, #3
 8001df0:	3370      	adds	r3, #112	@ 0x70
 8001df2:	443b      	add	r3, r7
 8001df4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8001dfc:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e00:	3204      	adds	r2, #4
 8001e02:	3270      	adds	r2, #112	@ 0x70
 8001e04:	443a      	add	r2, r7
 8001e06:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e0a:	0912      	lsrs	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
        adc_pres =
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8001e12:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e16:	3305      	adds	r3, #5
 8001e18:	3370      	adds	r3, #112	@ 0x70
 8001e1a:	443b      	add	r3, r7
 8001e1c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e20:	031a      	lsls	r2, r3, #12
 8001e22:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e26:	3306      	adds	r3, #6
 8001e28:	3370      	adds	r3, #112	@ 0x70
 8001e2a:	443b      	add	r3, r7
 8001e2c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 8001e34:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e38:	3207      	adds	r2, #7
 8001e3a:	3270      	adds	r2, #112	@ 0x70
 8001e3c:	443a      	add	r2, r7
 8001e3e:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e42:	0912      	lsrs	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
        adc_temp =
 8001e46:	4313      	orrs	r3, r2
 8001e48:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 8001e4a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e4e:	3308      	adds	r3, #8
 8001e50:	3370      	adds	r3, #112	@ 0x70
 8001e52:	443b      	add	r3, r7
 8001e54:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e60:	3209      	adds	r2, #9
 8001e62:	3270      	adds	r2, #112	@ 0x70
 8001e64:	443a      	add	r2, r7
 8001e66:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8001e70:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e74:	330d      	adds	r3, #13
 8001e76:	3370      	adds	r3, #112	@ 0x70
 8001e78:	443b      	add	r3, r7
 8001e7a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e86:	320e      	adds	r2, #14
 8001e88:	3270      	adds	r2, #112	@ 0x70
 8001e8a:	443a      	add	r2, r7
 8001e8c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e90:	0992      	lsrs	r2, r2, #6
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8001e9a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e9e:	330f      	adds	r3, #15
 8001ea0:	3370      	adds	r3, #112	@ 0x70
 8001ea2:	443b      	add	r3, r7
 8001ea4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001eb0:	3210      	adds	r2, #16
 8001eb2:	3270      	adds	r2, #112	@ 0x70
 8001eb4:	443a      	add	r2, r7
 8001eb6:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001eba:	0992      	lsrs	r2, r2, #6
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8001ec4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ec8:	330e      	adds	r3, #14
 8001eca:	3370      	adds	r3, #112	@ 0x70
 8001ecc:	443b      	add	r3, r7
 8001ece:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8001eda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ede:	3310      	adds	r3, #16
 8001ee0:	3370      	adds	r3, #112	@ 0x70
 8001ee2:	443b      	add	r3, r7
 8001ee4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ee8:	f003 030f 	and.w	r3, r3, #15
 8001eec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d13a      	bne.n	8001f6e <read_all_field_data+0x28c>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8001ef8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	3370      	adds	r3, #112	@ 0x70
 8001f10:	443b      	add	r3, r7
 8001f12:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	b259      	sxtb	r1, r3
 8001f22:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	b2ca      	uxtb	r2, r1
 8001f30:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 8001f32:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	b25a      	sxtb	r2, r3
 8001f42:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f46:	3310      	adds	r3, #16
 8001f48:	3370      	adds	r3, #112	@ 0x70
 8001f4a:	443b      	add	r3, r7
 8001f4c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	b259      	sxtb	r1, r3
 8001f5c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	b2ca      	uxtb	r2, r1
 8001f6a:	701a      	strb	r2, [r3, #0]
 8001f6c:	e039      	b.n	8001fe2 <read_all_field_data+0x300>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 8001f6e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4413      	add	r3, r2
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b25a      	sxtb	r2, r3
 8001f7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f82:	330e      	adds	r3, #14
 8001f84:	3370      	adds	r3, #112	@ 0x70
 8001f86:	443b      	add	r3, r7
 8001f88:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f8c:	b25b      	sxtb	r3, r3
 8001f8e:	f003 0320 	and.w	r3, r3, #32
 8001f92:	b25b      	sxtb	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b259      	sxtb	r1, r3
 8001f98:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	b2ca      	uxtb	r2, r1
 8001fa6:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8001fa8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b25a      	sxtb	r2, r3
 8001fb8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001fbc:	330e      	adds	r3, #14
 8001fbe:	3370      	adds	r3, #112	@ 0x70
 8001fc0:	443b      	add	r3, r7
 8001fc2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b259      	sxtb	r1, r3
 8001fd2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	4413      	add	r3, r2
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	b2ca      	uxtb	r2, r1
 8001fe0:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8001fe2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	4413      	add	r3, r2
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 8002002:	443a      	add	r2, r7
 8002004:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002008:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 800200a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	f103 020a 	add.w	r2, r3, #10
 800201c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	440b      	add	r3, r1
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	3270      	adds	r2, #112	@ 0x70
 800202a:	443a      	add	r2, r7
 800202c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002030:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 8002032:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	785b      	ldrb	r3, [r3, #1]
 8002040:	f103 0214 	add.w	r2, r3, #20
 8002044:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	440b      	add	r3, r1
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3270      	adds	r2, #112	@ 0x70
 8002052:	443a      	add	r2, r7
 8002054:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002058:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 800205a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	6839      	ldr	r1, [r7, #0]
 8002068:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800206a:	f7ff f857 	bl	800111c <calc_temperature>
 800206e:	4603      	mov	r3, r0
 8002070:	60a3      	str	r3, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8002072:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4413      	add	r3, r2
 800207c:	681c      	ldr	r4, [r3, #0]
 800207e:	6839      	ldr	r1, [r7, #0]
 8002080:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002082:	f7ff f8e3 	bl	800124c <calc_pressure>
 8002086:	4603      	mov	r3, r0
 8002088:	60e3      	str	r3, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 800208a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	4413      	add	r3, r2
 8002094:	681c      	ldr	r4, [r3, #0]
 8002096:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800209a:	6839      	ldr	r1, [r7, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fa37 	bl	8001510 <calc_humidity>
 80020a2:	4603      	mov	r3, r0
 80020a4:	6123      	str	r3, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d110      	bne.n	80020d0 <read_all_field_data+0x3ee>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80020ae:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	681c      	ldr	r4, [r3, #0]
 80020ba:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80020be:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fbb5 	bl	8001834 <calc_gas_resistance_high>
 80020ca:	4603      	mov	r3, r0
 80020cc:	6163      	str	r3, [r4, #20]
 80020ce:	e00f      	b.n	80020f0 <read_all_field_data+0x40e>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 80020d0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 80020e0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff faf0 	bl	80016cc <calc_gas_resistance_low>
 80020ec:	4603      	mov	r3, r0
 80020ee:	6163      	str	r3, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80020f0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020f4:	3301      	adds	r3, #1
 80020f6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 80020fa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d804      	bhi.n	800210c <read_all_field_data+0x42a>
 8002102:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002106:	2b00      	cmp	r3, #0
 8002108:	f43f ae32 	beq.w	8001d70 <read_all_field_data+0x8e>
        }
    }

    return rslt;
 800210c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8002110:	4618      	mov	r0, r3
 8002112:	3774      	adds	r7, #116	@ 0x74
 8002114:	46bd      	mov	sp, r7
 8002116:	bd90      	pop	{r4, r7, pc}

08002118 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 8002124:	6838      	ldr	r0, [r7, #0]
 8002126:	f000 f8b8 	bl	800229a <null_ptr_check>
 800212a:	4603      	mov	r3, r0
 800212c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800212e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d14f      	bne.n	80021d6 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	2b00      	cmp	r3, #0
 800213c:	da02      	bge.n	8002144 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 800213e:	2300      	movs	r3, #0
 8002140:	73bb      	strb	r3, [r7, #14]
 8002142:	e001      	b.n	8002148 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 8002144:	2310      	movs	r3, #16
 8002146:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	7b5b      	ldrb	r3, [r3, #13]
 800214c:	7bba      	ldrb	r2, [r7, #14]
 800214e:	429a      	cmp	r2, r3
 8002150:	d041      	beq.n	80021d6 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	7bba      	ldrb	r2, [r7, #14]
 8002156:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f107 010d 	add.w	r1, r7, #13
 8002164:	2201      	movs	r2, #1
 8002166:	20f3      	movs	r0, #243	@ 0xf3
 8002168:	47a0      	blx	r4
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 800217e:	23fe      	movs	r3, #254	@ 0xfe
 8002180:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d125      	bne.n	80021d6 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 800218a:	7b7b      	ldrb	r3, [r7, #13]
 800218c:	f023 0310 	bic.w	r3, r3, #16
 8002190:	b2db      	uxtb	r3, r3
 8002192:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	7b5b      	ldrb	r3, [r3, #13]
 8002198:	b25b      	sxtb	r3, r3
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	b25a      	sxtb	r2, r3
 80021a0:	7b7b      	ldrb	r3, [r7, #13]
 80021a2:	b25b      	sxtb	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f107 010d 	add.w	r1, r7, #13
 80021b8:	2201      	movs	r2, #1
 80021ba:	2073      	movs	r0, #115	@ 0x73
 80021bc:	47a0      	blx	r4
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 80021d2:	23fe      	movs	r3, #254	@ 0xfe
 80021d4:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd90      	pop	{r4, r7, pc}

080021e2 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 80021e2:	b590      	push	{r4, r7, lr}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f855 	bl	800229a <null_ptr_check>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80021f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d11b      	bne.n	8002234 <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f107 010e 	add.w	r1, r7, #14
 8002208:	2201      	movs	r2, #1
 800220a:	20f3      	movs	r0, #243	@ 0xf3
 800220c:	47a0      	blx	r4
 800220e:	4603      	mov	r3, r0
 8002210:	461a      	mov	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800221e:	2b00      	cmp	r3, #0
 8002220:	d002      	beq.n	8002228 <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 8002222:	23fe      	movs	r3, #254	@ 0xfe
 8002224:	73fb      	strb	r3, [r7, #15]
 8002226:	e005      	b.n	8002234 <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8002228:	7bbb      	ldrb	r3, [r7, #14]
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	b2da      	uxtb	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	bd90      	pop	{r4, r7, pc}

08002240 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	460b      	mov	r3, r1
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f823 	bl	800229a <null_ptr_check>
 8002254:	4603      	mov	r3, r0
 8002256:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d015      	beq.n	800228a <boundary_check+0x4a>
 800225e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d111      	bne.n	800228a <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	7afa      	ldrb	r2, [r7, #11]
 800226c:	429a      	cmp	r2, r3
 800226e:	d20e      	bcs.n	800228e <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	7afa      	ldrb	r2, [r7, #11]
 8002274:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	b2da      	uxtb	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 8002288:	e001      	b.n	800228e <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800228a:	23ff      	movs	r3, #255	@ 0xff
 800228c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800228e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00b      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 80022c4:	23ff      	movs	r3, #255	@ 0xff
 80022c6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 80022d6:	b590      	push	{r4, r7, lr}
 80022d8:	b093      	sub	sp, #76	@ 0x4c
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	460b      	mov	r3, r1
 80022e4:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 80022f2:	236e      	movs	r3, #110	@ 0x6e
 80022f4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80022f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	811a      	strh	r2, [r3, #8]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002304:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002310:	f107 0320 	add.w	r3, r7, #32
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	811a      	strh	r2, [r3, #8]

    switch (op_mode)
 8002328:	7afb      	ldrb	r3, [r7, #11]
 800232a:	2b03      	cmp	r3, #3
 800232c:	d024      	beq.n	8002378 <set_conf+0xa2>
 800232e:	2b03      	cmp	r3, #3
 8002330:	f300 80f9 	bgt.w	8002526 <set_conf+0x250>
 8002334:	2b01      	cmp	r3, #1
 8002336:	d002      	beq.n	800233e <set_conf+0x68>
 8002338:	2b02      	cmp	r3, #2
 800233a:	d07c      	beq.n	8002436 <set_conf+0x160>
 800233c:	e0f3      	b.n	8002526 <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 800233e:	235a      	movs	r3, #90	@ 0x5a
 8002340:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	885b      	ldrh	r3, [r3, #2]
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff faa8 	bl	80018a0 <calc_res_heat>
 8002350:	4603      	mov	r3, r0
 8002352:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8002356:	2364      	movs	r3, #100	@ 0x64
 8002358:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	889b      	ldrh	r3, [r3, #4]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fb61 	bl	8001a28 <calc_gas_wait>
 8002366:	4603      	mov	r3, r0
 8002368:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 8002370:	2301      	movs	r3, #1
 8002372:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002376:	e0db      	b.n	8002530 <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <set_conf+0xb2>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d103      	bne.n	8002390 <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 8002388:	23ff      	movs	r3, #255	@ 0xff
 800238a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800238e:	e0cf      	b.n	8002530 <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 8002390:	2300      	movs	r3, #0
 8002392:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002396:	e03f      	b.n	8002418 <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002398:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800239c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023a0:	325a      	adds	r2, #90	@ 0x5a
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	3348      	adds	r3, #72	@ 0x48
 80023a6:	443b      	add	r3, r7
 80023a8:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023be:	6839      	ldr	r1, [r7, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fa6d 	bl	80018a0 <calc_res_heat>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80023ce:	443b      	add	r3, r7
 80023d0:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80023d4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023d8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023dc:	3264      	adds	r2, #100	@ 0x64
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	3348      	adds	r3, #72	@ 0x48
 80023e2:	443b      	add	r3, r7
 80023e4:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fb14 	bl	8001a28 <calc_gas_wait>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8002408:	443b      	add	r3, r7
 800240a:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 800240e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002412:	3301      	adds	r3, #1
 8002414:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7c1b      	ldrb	r3, [r3, #16]
 800241c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8002420:	429a      	cmp	r2, r3
 8002422:	d3b9      	bcc.n	8002398 <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	7c1a      	ldrb	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	7c1b      	ldrb	r3, [r3, #16]
 8002430:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002434:	e07c      	b.n	8002530 <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <set_conf+0x170>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d103      	bne.n	800244e <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8002446:	23ff      	movs	r3, #255	@ 0xff
 8002448:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800244c:	e070      	b.n	8002530 <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8a5b      	ldrh	r3, [r3, #18]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8002456:	2303      	movs	r3, #3
 8002458:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 800245c:	2300      	movs	r3, #0
 800245e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002462:	e03a      	b.n	80024da <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002464:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002468:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800246c:	325a      	adds	r2, #90	@ 0x5a
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	3348      	adds	r3, #72	@ 0x48
 8002472:	443b      	add	r3, r7
 8002474:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 800248a:	6839      	ldr	r1, [r7, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fa07 	bl	80018a0 <calc_res_heat>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800249a:	443b      	add	r3, r7
 800249c:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80024a0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024a4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024a8:	3264      	adds	r2, #100	@ 0x64
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	3348      	adds	r3, #72	@ 0x48
 80024ae:	443b      	add	r3, r7
 80024b0:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	881a      	ldrh	r2, [r3, #0]
 80024c2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	3348      	adds	r3, #72	@ 0x48
 80024ca:	443b      	add	r3, r7
 80024cc:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 80024d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024d4:	3301      	adds	r3, #1
 80024d6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7c1b      	ldrb	r3, [r3, #16]
 80024de:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3be      	bcc.n	8002464 <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	7c1a      	ldrb	r2, [r3, #16]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	7c1b      	ldrb	r3, [r3, #16]
 80024f2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8a5b      	ldrh	r3, [r3, #18]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f83e 	bl	800257c <calc_heatr_dur_shared>
 8002500:	4603      	mov	r3, r0
 8002502:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            if (rslt == BME68X_OK)
 8002506:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 800250e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8002512:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	f7fe f961 	bl	80007e0 <bme68x_set_regs>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            break;
 8002524:	e003      	b.n	800252e <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8002526:	2301      	movs	r3, #1
 8002528:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800252c:	e000      	b.n	8002530 <set_conf+0x25a>
            break;
 800252e:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 8002530:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10b      	bne.n	8002550 <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8002538:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800253c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002540:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f7fe f94b 	bl	80007e0 <bme68x_set_regs>
 800254a:	4603      	mov	r3, r0
 800254c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    if (rslt == BME68X_OK)
 8002550:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10b      	bne.n	8002570 <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8002558:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800255c:	f107 0114 	add.w	r1, r7, #20
 8002560:	f107 0020 	add.w	r0, r7, #32
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f7fe f93b 	bl	80007e0 <bme68x_set_regs>
 800256a:	4603      	mov	r3, r0
 800256c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8002570:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002574:	4618      	mov	r0, r3
 8002576:	374c      	adds	r7, #76	@ 0x4c
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}

0800257c <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	f240 7282 	movw	r2, #1922	@ 0x782
 8002590:	4293      	cmp	r3, r2
 8002592:	d902      	bls.n	800259a <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 8002594:	23ff      	movs	r3, #255	@ 0xff
 8002596:	73bb      	strb	r3, [r7, #14]
 8002598:	e01d      	b.n	80025d6 <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025a0:	fb03 f202 	mul.w	r2, r3, r2
 80025a4:	4b0f      	ldr	r3, [pc, #60]	@ (80025e4 <calc_heatr_dur_shared+0x68>)
 80025a6:	fba3 1302 	umull	r1, r3, r3, r2
 80025aa:	1ad2      	subs	r2, r2, r3
 80025ac:	0852      	lsrs	r2, r2, #1
 80025ae:	4413      	add	r3, r2
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 80025b4:	e005      	b.n	80025c2 <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	3301      	adds	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80025c6:	d8f6      	bhi.n	80025b6 <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	019b      	lsls	r3, r3, #6
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 80025d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	12c8b89f 	.word	0x12c8b89f

080025e8 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	603a      	str	r2, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	460b      	mov	r3, r1
 80025f6:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	789b      	ldrb	r3, [r3, #2]
 8002604:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8002606:	79bb      	ldrb	r3, [r7, #6]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	4413      	add	r3, r2
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	789b      	ldrb	r3, [r3, #2]
 8002612:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	4413      	add	r3, r2
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	b25b      	sxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	da21      	bge.n	800266a <sort_sensor_data+0x82>
 8002626:	79bb      	ldrb	r3, [r7, #6]
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	4413      	add	r3, r2
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b25b      	sxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	da18      	bge.n	800266a <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 8002638:	89ba      	ldrh	r2, [r7, #12]
 800263a:	89fb      	ldrh	r3, [r7, #14]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	b29b      	uxth	r3, r3
 8002640:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8002642:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002646:	f113 0f02 	cmn.w	r3, #2
 800264a:	db03      	blt.n	8002654 <sort_sensor_data+0x6c>
 800264c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002650:	2b00      	cmp	r3, #0
 8002652:	db03      	blt.n	800265c <sort_sensor_data+0x74>
 8002654:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002658:	2b02      	cmp	r3, #2
 800265a:	dd16      	ble.n	800268a <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 800265c:	79b9      	ldrb	r1, [r7, #6]
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f816 	bl	8002694 <swap_fields>
    {
 8002668:	e00f      	b.n	800268a <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800266a:	79bb      	ldrb	r3, [r7, #6]
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	4413      	add	r3, r2
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	da07      	bge.n	800268c <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 800267c:	79b9      	ldrb	r1, [r7, #6]
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f000 f806 	bl	8002694 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 8002688:	e000      	b.n	800268c <sort_sensor_data+0xa4>
    {
 800268a:	bf00      	nop
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	603a      	str	r2, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
 80026a0:	460b      	mov	r3, r1
 80026a2:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 80026b0:	79bb      	ldrb	r3, [r7, #6]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	441a      	add	r2, r3
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	440b      	add	r3, r1
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b08e      	sub	sp, #56	@ 0x38
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 80026e2:	f107 010c 	add.w	r1, r7, #12
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2217      	movs	r2, #23
 80026ea:	208a      	movs	r0, #138	@ 0x8a
 80026ec:	f7fe f907 	bl	80008fe <bme68x_get_regs>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 80026f6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10b      	bne.n	8002716 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	f103 0117 	add.w	r1, r3, #23
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	220e      	movs	r2, #14
 800270a:	20e1      	movs	r0, #225	@ 0xe1
 800270c:	f7fe f8f7 	bl	80008fe <bme68x_get_regs>
 8002710:	4603      	mov	r3, r0
 8002712:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 8002716:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10b      	bne.n	8002736 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 800271e:	f107 030c 	add.w	r3, r7, #12
 8002722:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	2000      	movs	r0, #0
 800272c:	f7fe f8e7 	bl	80008fe <bme68x_get_regs>
 8002730:	4603      	mov	r3, r0
 8002732:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8002736:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 80d6 	bne.w	80028ec <get_calib_data+0x212>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8002740:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002744:	b21b      	sxth	r3, r3
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800274e:	b21b      	sxth	r3, r3
 8002750:	4313      	orrs	r3, r2
 8002752:	b21b      	sxth	r3, r3
 8002754:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 800275a:	7b7b      	ldrb	r3, [r7, #13]
 800275c:	b21b      	sxth	r3, r3
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21a      	sxth	r2, r3
 8002762:	7b3b      	ldrb	r3, [r7, #12]
 8002764:	b21b      	sxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 800276e:	7bbb      	ldrb	r3, [r7, #14]
 8002770:	b25a      	sxtb	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8002778:	7c7b      	ldrb	r3, [r7, #17]
 800277a:	b21b      	sxth	r3, r3
 800277c:	021b      	lsls	r3, r3, #8
 800277e:	b21a      	sxth	r2, r3
 8002780:	7c3b      	ldrb	r3, [r7, #16]
 8002782:	b21b      	sxth	r3, r3
 8002784:	4313      	orrs	r3, r2
 8002786:	b21b      	sxth	r3, r3
 8002788:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 800278e:	7cfb      	ldrb	r3, [r7, #19]
 8002790:	b21b      	sxth	r3, r3
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	b21a      	sxth	r2, r3
 8002796:	7cbb      	ldrb	r3, [r7, #18]
 8002798:	b21b      	sxth	r3, r3
 800279a:	4313      	orrs	r3, r2
 800279c:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 80027a2:	7d3b      	ldrb	r3, [r7, #20]
 80027a4:	b25a      	sxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 80027ac:	7dfb      	ldrb	r3, [r7, #23]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	b21a      	sxth	r2, r3
 80027b4:	7dbb      	ldrb	r3, [r7, #22]
 80027b6:	b21b      	sxth	r3, r3
 80027b8:	4313      	orrs	r3, r2
 80027ba:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 80027c0:	7e7b      	ldrb	r3, [r7, #25]
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	7e3b      	ldrb	r3, [r7, #24]
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 80027d4:	7efb      	ldrb	r3, [r7, #27]
 80027d6:	b25a      	sxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 80027de:	7ebb      	ldrb	r3, [r7, #26]
 80027e0:	b25a      	sxtb	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 80027e8:	7ffb      	ldrb	r3, [r7, #31]
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	7fbb      	ldrb	r3, [r7, #30]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	4313      	orrs	r3, r2
 80027f6:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 80027fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002800:	b21b      	sxth	r3, r3
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	b21a      	sxth	r2, r3
 8002806:	f897 3020 	ldrb.w	r3, [r7, #32]
 800280a:	b21b      	sxth	r3, r3
 800280c:	4313      	orrs	r3, r2
 800280e:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8002814:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 800281e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002822:	b21b      	sxth	r3, r3
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8002828:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800282c:	b21b      	sxth	r3, r3
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8002834:	4313      	orrs	r3, r2
 8002836:	b21b      	sxth	r3, r3
 8002838:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 800283e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002842:	b21b      	sxth	r3, r3
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	b21a      	sxth	r2, r3
 8002848:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	b2db      	uxtb	r3, r3
 8002850:	b21b      	sxth	r3, r3
 8002852:	4313      	orrs	r3, r2
 8002854:	b21b      	sxth	r3, r3
 8002856:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 800285c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002860:	b25a      	sxtb	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8002866:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800286a:	b25a      	sxtb	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8002870:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002874:	b25a      	sxtb	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 800287a:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8002882:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002886:	b25a      	sxtb	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 800288c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002890:	b25a      	sxtb	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8002896:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800289a:	b21b      	sxth	r3, r3
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b21a      	sxth	r2, r3
 80028a0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80028a4:	b21b      	sxth	r3, r3
 80028a6:	4313      	orrs	r3, r2
 80028a8:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 80028ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80028b2:	b25a      	sxtb	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 80028b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	da00      	bge.n	80028c6 <get_calib_data+0x1ec>
 80028c4:	330f      	adds	r3, #15
 80028c6:	111b      	asrs	r3, r3, #4
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 80028d0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80028d4:	b25a      	sxtb	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 80028dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	111b      	asrs	r3, r3, #4
 80028e4:	b25a      	sxtb	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 80028ec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3738      	adds	r7, #56	@ 0x38
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8002904:	f107 010e 	add.w	r1, r7, #14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	20f0      	movs	r0, #240	@ 0xf0
 800290e:	f7fd fff6 	bl	80008fe <bme68x_get_regs>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8002916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 800291e:	7bbb      	ldrb	r3, [r7, #14]
 8002920:	461a      	mov	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8002926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800293a:	4b18      	ldr	r3, [pc, #96]	@ (800299c <HAL_MspInit+0x68>)
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	4a17      	ldr	r2, [pc, #92]	@ (800299c <HAL_MspInit+0x68>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6193      	str	r3, [r2, #24]
 8002946:	4b15      	ldr	r3, [pc, #84]	@ (800299c <HAL_MspInit+0x68>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_MspInit+0x68>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_MspInit+0x68>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	61d3      	str	r3, [r2, #28]
 800295e:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <HAL_MspInit+0x68>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	210f      	movs	r1, #15
 800296e:	f06f 0001 	mvn.w	r0, #1
 8002972:	f000 fb0a 	bl	8002f8a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002976:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_MspInit+0x6c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	4a04      	ldr	r2, [pc, #16]	@ (80029a0 <HAL_MspInit+0x6c>)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000

080029a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	@ 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0318 	add.w	r3, r7, #24
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a49      	ldr	r2, [pc, #292]	@ (8002ae4 <HAL_SPI_MspInit+0x140>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d13e      	bne.n	8002a42 <HAL_SPI_MspInit+0x9e>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029c4:	4b48      	ldr	r3, [pc, #288]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	4a47      	ldr	r2, [pc, #284]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029ce:	6193      	str	r3, [r2, #24]
 80029d0:	4b45      	ldr	r3, [pc, #276]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029dc:	4b42      	ldr	r3, [pc, #264]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a41      	ldr	r2, [pc, #260]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029e2:	f043 0304 	orr.w	r3, r3, #4
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0304 	and.w	r3, r3, #4
 80029f0:	613b      	str	r3, [r7, #16]
 80029f2:	693b      	ldr	r3, [r7, #16]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA4    ------> SPI1_NSS --> Done Manually
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80029f4:	23a0      	movs	r3, #160	@ 0xa0
 80029f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f8:	2302      	movs	r3, #2
 80029fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029fc:	2303      	movs	r3, #3
 80029fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a00:	f107 0318 	add.w	r3, r7, #24
 8002a04:	4619      	mov	r1, r3
 8002a06:	4839      	ldr	r0, [pc, #228]	@ (8002aec <HAL_SPI_MspInit+0x148>)
 8002a08:	f000 faea 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a0c:	2340      	movs	r3, #64	@ 0x40
 8002a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a18:	f107 0318 	add.w	r3, r7, #24
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4833      	ldr	r0, [pc, #204]	@ (8002aec <HAL_SPI_MspInit+0x148>)
 8002a20:	f000 fade 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_CS;
 8002a24:	2310      	movs	r3, #16
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a30:	2301      	movs	r3, #1
 8002a32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0318 	add.w	r3, r7, #24
 8002a38:	4619      	mov	r1, r3
 8002a3a:	482c      	ldr	r0, [pc, #176]	@ (8002aec <HAL_SPI_MspInit+0x148>)
 8002a3c:	f000 fad0 	bl	8002fe0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a40:	e04b      	b.n	8002ada <HAL_SPI_MspInit+0x136>
  else if(hspi->Instance==SPI2)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a2a      	ldr	r2, [pc, #168]	@ (8002af0 <HAL_SPI_MspInit+0x14c>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d146      	bne.n	8002ada <HAL_SPI_MspInit+0x136>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a4c:	4b26      	ldr	r3, [pc, #152]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	4a25      	ldr	r2, [pc, #148]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a56:	61d3      	str	r3, [r2, #28]
 8002a58:	4b23      	ldr	r3, [pc, #140]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a64:	4b20      	ldr	r3, [pc, #128]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a6a:	f043 0308 	orr.w	r3, r3, #8
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae8 <HAL_SPI_MspInit+0x144>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002a7c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a86:	2303      	movs	r3, #3
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8a:	f107 0318 	add.w	r3, r7, #24
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4818      	ldr	r0, [pc, #96]	@ (8002af4 <HAL_SPI_MspInit+0x150>)
 8002a92:	f000 faa5 	bl	8002fe0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002a96:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 0318 	add.w	r3, r7, #24
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4812      	ldr	r0, [pc, #72]	@ (8002af4 <HAL_SPI_MspInit+0x150>)
 8002aac:	f000 fa98 	bl	8002fe0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aba:	2303      	movs	r3, #3
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac2:	f107 0318 	add.w	r3, r7, #24
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	480a      	ldr	r0, [pc, #40]	@ (8002af4 <HAL_SPI_MspInit+0x150>)
 8002aca:	f000 fa89 	bl	8002fe0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ad4:	4807      	ldr	r0, [pc, #28]	@ (8002af4 <HAL_SPI_MspInit+0x150>)
 8002ad6:	f000 fcc3 	bl	8003460 <HAL_GPIO_WritePin>
}
 8002ada:	bf00      	nop
 8002adc:	3728      	adds	r7, #40	@ 0x28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40013000 	.word	0x40013000
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	40010800 	.word	0x40010800
 8002af0:	40003800 	.word	0x40003800
 8002af4:	40010c00 	.word	0x40010c00

08002af8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08c      	sub	sp, #48	@ 0x30
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8002bc8 <HAL_InitTick+0xd0>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc8 <HAL_InitTick+0xd0>)
 8002b14:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b18:	6193      	str	r3, [r2, #24]
 8002b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc8 <HAL_InitTick+0xd0>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b26:	f107 020c 	add.w	r2, r7, #12
 8002b2a:	f107 0310 	add.w	r3, r7, #16
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 f8a3 	bl	8003c7c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b36:	f001 f88d 	bl	8003c54 <HAL_RCC_GetPCLK2Freq>
 8002b3a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3e:	4a23      	ldr	r2, [pc, #140]	@ (8002bcc <HAL_InitTick+0xd4>)
 8002b40:	fba2 2303 	umull	r2, r3, r2, r3
 8002b44:	0c9b      	lsrs	r3, r3, #18
 8002b46:	3b01      	subs	r3, #1
 8002b48:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b4a:	4b21      	ldr	r3, [pc, #132]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b4c:	4a21      	ldr	r2, [pc, #132]	@ (8002bd4 <HAL_InitTick+0xdc>)
 8002b4e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b50:	4b1f      	ldr	r3, [pc, #124]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b56:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b58:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b64:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002b70:	4817      	ldr	r0, [pc, #92]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b72:	f001 fcfc 	bl	800456e <HAL_TIM_Base_Init>
 8002b76:	4603      	mov	r3, r0
 8002b78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d11b      	bne.n	8002bbc <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b84:	4812      	ldr	r0, [pc, #72]	@ (8002bd0 <HAL_InitTick+0xd8>)
 8002b86:	f001 fd4b 	bl	8004620 <HAL_TIM_Base_Start_IT>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002b90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d111      	bne.n	8002bbc <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002b98:	2019      	movs	r0, #25
 8002b9a:	f000 fa12 	bl	8002fc2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b0f      	cmp	r3, #15
 8002ba2:	d808      	bhi.n	8002bb6 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	2019      	movs	r0, #25
 8002baa:	f000 f9ee 	bl	8002f8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bae:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <HAL_InitTick+0xe0>)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	e002      	b.n	8002bbc <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002bbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3730      	adds	r7, #48	@ 0x30
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	431bde83 	.word	0x431bde83
 8002bd0:	20000088 	.word	0x20000088
 8002bd4:	40012c00 	.word	0x40012c00
 8002bd8:	20000004 	.word	0x20000004

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002be0:	bf00      	nop
 8002be2:	e7fd      	b.n	8002be0 <NMI_Handler+0x4>

08002be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be8:	bf00      	nop
 8002bea:	e7fd      	b.n	8002be8 <HardFault_Handler+0x4>

08002bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <MemManage_Handler+0x4>

08002bf4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <BusFault_Handler+0x4>

08002bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c00:	bf00      	nop
 8002c02:	e7fd      	b.n	8002c00 <UsageFault_Handler+0x4>

08002c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c14:	4802      	ldr	r0, [pc, #8]	@ (8002c20 <TIM1_UP_IRQHandler+0x10>)
 8002c16:	f001 fd55 	bl	80046c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000088 	.word	0x20000088

08002c24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	e00a      	b.n	8002c4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c36:	f3af 8000 	nop.w
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	1c5a      	adds	r2, r3, #1
 8002c40:	60ba      	str	r2, [r7, #8]
 8002c42:	b2ca      	uxtb	r2, r1
 8002c44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	dbf0      	blt.n	8002c36 <_read+0x12>
  }

  return len;
 8002c54:	687b      	ldr	r3, [r7, #4]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	e009      	b.n	8002c84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	60ba      	str	r2, [r7, #8]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	3301      	adds	r3, #1
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	dbf1      	blt.n	8002c70 <_write+0x12>
  }
  return len;
 8002c8c:	687b      	ldr	r3, [r7, #4]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <_close>:

int _close(int file)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr

08002cac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cbc:	605a      	str	r2, [r3, #4]
  return 0;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr

08002cca <_isatty>:

int _isatty(int file)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cd2:	2301      	movs	r3, #1
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr

08002cde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b085      	sub	sp, #20
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	60f8      	str	r0, [r7, #12]
 8002ce6:	60b9      	str	r1, [r7, #8]
 8002ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
	...

08002cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d00:	4a14      	ldr	r2, [pc, #80]	@ (8002d54 <_sbrk+0x5c>)
 8002d02:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <_sbrk+0x60>)
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d0c:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <_sbrk+0x64>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d102      	bne.n	8002d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d14:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <_sbrk+0x64>)
 8002d16:	4a12      	ldr	r2, [pc, #72]	@ (8002d60 <_sbrk+0x68>)
 8002d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d1a:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <_sbrk+0x64>)
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4413      	add	r3, r2
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d207      	bcs.n	8002d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d28:	f005 fbf2 	bl	8008510 <__errno>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	220c      	movs	r2, #12
 8002d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d36:	e009      	b.n	8002d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d38:	4b08      	ldr	r3, [pc, #32]	@ (8002d5c <_sbrk+0x64>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d3e:	4b07      	ldr	r3, [pc, #28]	@ (8002d5c <_sbrk+0x64>)
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4413      	add	r3, r2
 8002d46:	4a05      	ldr	r2, [pc, #20]	@ (8002d5c <_sbrk+0x64>)
 8002d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3718      	adds	r7, #24
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	20005000 	.word	0x20005000
 8002d58:	00000400 	.word	0x00000400
 8002d5c:	200000d0 	.word	0x200000d0
 8002d60:	20001d30 	.word	0x20001d30

08002d64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d70:	f7ff fff8 	bl	8002d64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d74:	480b      	ldr	r0, [pc, #44]	@ (8002da4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d76:	490c      	ldr	r1, [pc, #48]	@ (8002da8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d78:	4a0c      	ldr	r2, [pc, #48]	@ (8002dac <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d7c:	e002      	b.n	8002d84 <LoopCopyDataInit>

08002d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d82:	3304      	adds	r3, #4

08002d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d88:	d3f9      	bcc.n	8002d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d8a:	4a09      	ldr	r2, [pc, #36]	@ (8002db0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d8c:	4c09      	ldr	r4, [pc, #36]	@ (8002db4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d90:	e001      	b.n	8002d96 <LoopFillZerobss>

08002d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d94:	3204      	adds	r2, #4

08002d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d98:	d3fb      	bcc.n	8002d92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d9a:	f005 fbbf 	bl	800851c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d9e:	f005 f8dd 	bl	8007f5c <main>
  bx lr
 8002da2:	4770      	bx	lr
  ldr r0, =_sdata
 8002da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002da8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002dac:	0800941c 	.word	0x0800941c
  ldr r2, =_sbss
 8002db0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002db4:	20001d30 	.word	0x20001d30

08002db8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002db8:	e7fe      	b.n	8002db8 <ADC1_2_IRQHandler>
	...

08002dbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dc0:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <HAL_Init+0x28>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a07      	ldr	r2, [pc, #28]	@ (8002de4 <HAL_Init+0x28>)
 8002dc6:	f043 0310 	orr.w	r3, r3, #16
 8002dca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dcc:	2003      	movs	r0, #3
 8002dce:	f000 f8d1 	bl	8002f74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dd2:	200f      	movs	r0, #15
 8002dd4:	f7ff fe90 	bl	8002af8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd8:	f7ff fdac 	bl	8002934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40022000 	.word	0x40022000

08002de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dec:	4b05      	ldr	r3, [pc, #20]	@ (8002e04 <HAL_IncTick+0x1c>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <HAL_IncTick+0x20>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4413      	add	r3, r2
 8002df8:	4a03      	ldr	r2, [pc, #12]	@ (8002e08 <HAL_IncTick+0x20>)
 8002dfa:	6013      	str	r3, [r2, #0]
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr
 8002e04:	20000008 	.word	0x20000008
 8002e08:	200000d4 	.word	0x200000d4

08002e0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e10:	4b02      	ldr	r3, [pc, #8]	@ (8002e1c <HAL_GetTick+0x10>)
 8002e12:	681b      	ldr	r3, [r3, #0]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr
 8002e1c:	200000d4 	.word	0x200000d4

08002e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e30:	4b0c      	ldr	r3, [pc, #48]	@ (8002e64 <__NVIC_SetPriorityGrouping+0x44>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e52:	4a04      	ldr	r2, [pc, #16]	@ (8002e64 <__NVIC_SetPriorityGrouping+0x44>)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	60d3      	str	r3, [r2, #12]
}
 8002e58:	bf00      	nop
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	e000ed00 	.word	0xe000ed00

08002e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e6c:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <__NVIC_GetPriorityGrouping+0x18>)
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	0a1b      	lsrs	r3, r3, #8
 8002e72:	f003 0307 	and.w	r3, r3, #7
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	db0b      	blt.n	8002eae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e96:	79fb      	ldrb	r3, [r7, #7]
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	4906      	ldr	r1, [pc, #24]	@ (8002eb8 <__NVIC_EnableIRQ+0x34>)
 8002e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	e000e100 	.word	0xe000e100

08002ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	6039      	str	r1, [r7, #0]
 8002ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	db0a      	blt.n	8002ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	490c      	ldr	r1, [pc, #48]	@ (8002f08 <__NVIC_SetPriority+0x4c>)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	0112      	lsls	r2, r2, #4
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	440b      	add	r3, r1
 8002ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee4:	e00a      	b.n	8002efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	4908      	ldr	r1, [pc, #32]	@ (8002f0c <__NVIC_SetPriority+0x50>)
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	3b04      	subs	r3, #4
 8002ef4:	0112      	lsls	r2, r2, #4
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	440b      	add	r3, r1
 8002efa:	761a      	strb	r2, [r3, #24]
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000e100 	.word	0xe000e100
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b089      	sub	sp, #36	@ 0x24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f1c3 0307 	rsb	r3, r3, #7
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	bf28      	it	cs
 8002f2e:	2304      	movcs	r3, #4
 8002f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3304      	adds	r3, #4
 8002f36:	2b06      	cmp	r3, #6
 8002f38:	d902      	bls.n	8002f40 <NVIC_EncodePriority+0x30>
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3b03      	subs	r3, #3
 8002f3e:	e000      	b.n	8002f42 <NVIC_EncodePriority+0x32>
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43da      	mvns	r2, r3
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	401a      	ands	r2, r3
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f62:	43d9      	mvns	r1, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f68:	4313      	orrs	r3, r2
         );
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3724      	adds	r7, #36	@ 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr

08002f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f7ff ff4f 	bl	8002e20 <__NVIC_SetPriorityGrouping>
}
 8002f82:	bf00      	nop
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	4603      	mov	r3, r0
 8002f92:	60b9      	str	r1, [r7, #8]
 8002f94:	607a      	str	r2, [r7, #4]
 8002f96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f9c:	f7ff ff64 	bl	8002e68 <__NVIC_GetPriorityGrouping>
 8002fa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	68b9      	ldr	r1, [r7, #8]
 8002fa6:	6978      	ldr	r0, [r7, #20]
 8002fa8:	f7ff ffb2 	bl	8002f10 <NVIC_EncodePriority>
 8002fac:	4602      	mov	r2, r0
 8002fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff ff81 	bl	8002ebc <__NVIC_SetPriority>
}
 8002fba:	bf00      	nop
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	4603      	mov	r3, r0
 8002fca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff57 	bl	8002e84 <__NVIC_EnableIRQ>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b08b      	sub	sp, #44	@ 0x2c
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ff2:	e169      	b.n	80032c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69fa      	ldr	r2, [r7, #28]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8158 	bne.w	80032c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4a9a      	ldr	r2, [pc, #616]	@ (8003280 <HAL_GPIO_Init+0x2a0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d05e      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800301c:	4a98      	ldr	r2, [pc, #608]	@ (8003280 <HAL_GPIO_Init+0x2a0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d875      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003022:	4a98      	ldr	r2, [pc, #608]	@ (8003284 <HAL_GPIO_Init+0x2a4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d058      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003028:	4a96      	ldr	r2, [pc, #600]	@ (8003284 <HAL_GPIO_Init+0x2a4>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d86f      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800302e:	4a96      	ldr	r2, [pc, #600]	@ (8003288 <HAL_GPIO_Init+0x2a8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d052      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003034:	4a94      	ldr	r2, [pc, #592]	@ (8003288 <HAL_GPIO_Init+0x2a8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d869      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800303a:	4a94      	ldr	r2, [pc, #592]	@ (800328c <HAL_GPIO_Init+0x2ac>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d04c      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003040:	4a92      	ldr	r2, [pc, #584]	@ (800328c <HAL_GPIO_Init+0x2ac>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d863      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003046:	4a92      	ldr	r2, [pc, #584]	@ (8003290 <HAL_GPIO_Init+0x2b0>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d046      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800304c:	4a90      	ldr	r2, [pc, #576]	@ (8003290 <HAL_GPIO_Init+0x2b0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d85d      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003052:	2b12      	cmp	r3, #18
 8003054:	d82a      	bhi.n	80030ac <HAL_GPIO_Init+0xcc>
 8003056:	2b12      	cmp	r3, #18
 8003058:	d859      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800305a:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <HAL_GPIO_Init+0x80>)
 800305c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003060:	080030db 	.word	0x080030db
 8003064:	080030b5 	.word	0x080030b5
 8003068:	080030c7 	.word	0x080030c7
 800306c:	08003109 	.word	0x08003109
 8003070:	0800310f 	.word	0x0800310f
 8003074:	0800310f 	.word	0x0800310f
 8003078:	0800310f 	.word	0x0800310f
 800307c:	0800310f 	.word	0x0800310f
 8003080:	0800310f 	.word	0x0800310f
 8003084:	0800310f 	.word	0x0800310f
 8003088:	0800310f 	.word	0x0800310f
 800308c:	0800310f 	.word	0x0800310f
 8003090:	0800310f 	.word	0x0800310f
 8003094:	0800310f 	.word	0x0800310f
 8003098:	0800310f 	.word	0x0800310f
 800309c:	0800310f 	.word	0x0800310f
 80030a0:	0800310f 	.word	0x0800310f
 80030a4:	080030bd 	.word	0x080030bd
 80030a8:	080030d1 	.word	0x080030d1
 80030ac:	4a79      	ldr	r2, [pc, #484]	@ (8003294 <HAL_GPIO_Init+0x2b4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d013      	beq.n	80030da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030b2:	e02c      	b.n	800310e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	623b      	str	r3, [r7, #32]
          break;
 80030ba:	e029      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	3304      	adds	r3, #4
 80030c2:	623b      	str	r3, [r7, #32]
          break;
 80030c4:	e024      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	3308      	adds	r3, #8
 80030cc:	623b      	str	r3, [r7, #32]
          break;
 80030ce:	e01f      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	330c      	adds	r3, #12
 80030d6:	623b      	str	r3, [r7, #32]
          break;
 80030d8:	e01a      	b.n	8003110 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d102      	bne.n	80030e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030e2:	2304      	movs	r3, #4
 80030e4:	623b      	str	r3, [r7, #32]
          break;
 80030e6:	e013      	b.n	8003110 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030f0:	2308      	movs	r3, #8
 80030f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	611a      	str	r2, [r3, #16]
          break;
 80030fa:	e009      	b.n	8003110 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030fc:	2308      	movs	r3, #8
 80030fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69fa      	ldr	r2, [r7, #28]
 8003104:	615a      	str	r2, [r3, #20]
          break;
 8003106:	e003      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003108:	2300      	movs	r3, #0
 800310a:	623b      	str	r3, [r7, #32]
          break;
 800310c:	e000      	b.n	8003110 <HAL_GPIO_Init+0x130>
          break;
 800310e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2bff      	cmp	r3, #255	@ 0xff
 8003114:	d801      	bhi.n	800311a <HAL_GPIO_Init+0x13a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	e001      	b.n	800311e <HAL_GPIO_Init+0x13e>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2bff      	cmp	r3, #255	@ 0xff
 8003124:	d802      	bhi.n	800312c <HAL_GPIO_Init+0x14c>
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	e002      	b.n	8003132 <HAL_GPIO_Init+0x152>
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	3b08      	subs	r3, #8
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	210f      	movs	r1, #15
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	401a      	ands	r2, r3
 8003144:	6a39      	ldr	r1, [r7, #32]
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	fa01 f303 	lsl.w	r3, r1, r3
 800314c:	431a      	orrs	r2, r3
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 80b1 	beq.w	80032c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003160:	4b4d      	ldr	r3, [pc, #308]	@ (8003298 <HAL_GPIO_Init+0x2b8>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4a4c      	ldr	r2, [pc, #304]	@ (8003298 <HAL_GPIO_Init+0x2b8>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	6193      	str	r3, [r2, #24]
 800316c:	4b4a      	ldr	r3, [pc, #296]	@ (8003298 <HAL_GPIO_Init+0x2b8>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003178:	4a48      	ldr	r2, [pc, #288]	@ (800329c <HAL_GPIO_Init+0x2bc>)
 800317a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003184:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	f003 0303 	and.w	r3, r3, #3
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	220f      	movs	r2, #15
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4013      	ands	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a40      	ldr	r2, [pc, #256]	@ (80032a0 <HAL_GPIO_Init+0x2c0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d013      	beq.n	80031cc <HAL_GPIO_Init+0x1ec>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a3f      	ldr	r2, [pc, #252]	@ (80032a4 <HAL_GPIO_Init+0x2c4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00d      	beq.n	80031c8 <HAL_GPIO_Init+0x1e8>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3e      	ldr	r2, [pc, #248]	@ (80032a8 <HAL_GPIO_Init+0x2c8>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d007      	beq.n	80031c4 <HAL_GPIO_Init+0x1e4>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3d      	ldr	r2, [pc, #244]	@ (80032ac <HAL_GPIO_Init+0x2cc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_GPIO_Init+0x1e0>
 80031bc:	2303      	movs	r3, #3
 80031be:	e006      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c0:	2304      	movs	r3, #4
 80031c2:	e004      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e002      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031cc:	2300      	movs	r3, #0
 80031ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031d0:	f002 0203 	and.w	r2, r2, #3
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	4093      	lsls	r3, r2
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031de:	492f      	ldr	r1, [pc, #188]	@ (800329c <HAL_GPIO_Init+0x2bc>)
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	3302      	adds	r3, #2
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d006      	beq.n	8003206 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031f8:	4b2d      	ldr	r3, [pc, #180]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	492c      	ldr	r1, [pc, #176]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	608b      	str	r3, [r1, #8]
 8003204:	e006      	b.n	8003214 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003206:	4b2a      	ldr	r3, [pc, #168]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	43db      	mvns	r3, r3
 800320e:	4928      	ldr	r1, [pc, #160]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003210:	4013      	ands	r3, r2
 8003212:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003220:	4b23      	ldr	r3, [pc, #140]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	4922      	ldr	r1, [pc, #136]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	60cb      	str	r3, [r1, #12]
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800322e:	4b20      	ldr	r3, [pc, #128]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003230:	68da      	ldr	r2, [r3, #12]
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	43db      	mvns	r3, r3
 8003236:	491e      	ldr	r1, [pc, #120]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003238:	4013      	ands	r3, r2
 800323a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003248:	4b19      	ldr	r3, [pc, #100]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	4918      	ldr	r1, [pc, #96]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003256:	4b16      	ldr	r3, [pc, #88]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	43db      	mvns	r3, r3
 800325e:	4914      	ldr	r1, [pc, #80]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003260:	4013      	ands	r3, r2
 8003262:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d021      	beq.n	80032b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003270:	4b0f      	ldr	r3, [pc, #60]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	490e      	ldr	r1, [pc, #56]	@ (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	600b      	str	r3, [r1, #0]
 800327c:	e021      	b.n	80032c2 <HAL_GPIO_Init+0x2e2>
 800327e:	bf00      	nop
 8003280:	10320000 	.word	0x10320000
 8003284:	10310000 	.word	0x10310000
 8003288:	10220000 	.word	0x10220000
 800328c:	10210000 	.word	0x10210000
 8003290:	10120000 	.word	0x10120000
 8003294:	10110000 	.word	0x10110000
 8003298:	40021000 	.word	0x40021000
 800329c:	40010000 	.word	0x40010000
 80032a0:	40010800 	.word	0x40010800
 80032a4:	40010c00 	.word	0x40010c00
 80032a8:	40011000 	.word	0x40011000
 80032ac:	40011400 	.word	0x40011400
 80032b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032b4:	4b0b      	ldr	r3, [pc, #44]	@ (80032e4 <HAL_GPIO_Init+0x304>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	43db      	mvns	r3, r3
 80032bc:	4909      	ldr	r1, [pc, #36]	@ (80032e4 <HAL_GPIO_Init+0x304>)
 80032be:	4013      	ands	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	3301      	adds	r3, #1
 80032c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f47f ae8e 	bne.w	8002ff4 <HAL_GPIO_Init+0x14>
  }
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	372c      	adds	r7, #44	@ 0x2c
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	40010400 	.word	0x40010400

080032e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	@ 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80032f6:	e09a      	b.n	800342e <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	4013      	ands	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 808d 	beq.w	8003428 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800330e:	4a4e      	ldr	r2, [pc, #312]	@ (8003448 <HAL_GPIO_DeInit+0x160>)
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800331a:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	220f      	movs	r2, #15
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4013      	ands	r3, r2
 800332e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a46      	ldr	r2, [pc, #280]	@ (800344c <HAL_GPIO_DeInit+0x164>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d013      	beq.n	8003360 <HAL_GPIO_DeInit+0x78>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a45      	ldr	r2, [pc, #276]	@ (8003450 <HAL_GPIO_DeInit+0x168>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d00d      	beq.n	800335c <HAL_GPIO_DeInit+0x74>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a44      	ldr	r2, [pc, #272]	@ (8003454 <HAL_GPIO_DeInit+0x16c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d007      	beq.n	8003358 <HAL_GPIO_DeInit+0x70>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a43      	ldr	r2, [pc, #268]	@ (8003458 <HAL_GPIO_DeInit+0x170>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d101      	bne.n	8003354 <HAL_GPIO_DeInit+0x6c>
 8003350:	2303      	movs	r3, #3
 8003352:	e006      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003354:	2304      	movs	r3, #4
 8003356:	e004      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003358:	2302      	movs	r3, #2
 800335a:	e002      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003360:	2300      	movs	r3, #0
 8003362:	69fa      	ldr	r2, [r7, #28]
 8003364:	f002 0203 	and.w	r2, r2, #3
 8003368:	0092      	lsls	r2, r2, #2
 800336a:	4093      	lsls	r3, r2
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	429a      	cmp	r2, r3
 8003370:	d132      	bne.n	80033d8 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8003372:	4b3a      	ldr	r3, [pc, #232]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	43db      	mvns	r3, r3
 800337a:	4938      	ldr	r1, [pc, #224]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 800337c:	4013      	ands	r3, r2
 800337e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003380:	4b36      	ldr	r3, [pc, #216]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	43db      	mvns	r3, r3
 8003388:	4934      	ldr	r1, [pc, #208]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 800338a:	4013      	ands	r3, r2
 800338c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800338e:	4b33      	ldr	r3, [pc, #204]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	43db      	mvns	r3, r3
 8003396:	4931      	ldr	r1, [pc, #196]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 8003398:	4013      	ands	r3, r2
 800339a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800339c:	4b2f      	ldr	r3, [pc, #188]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	492d      	ldr	r1, [pc, #180]	@ (800345c <HAL_GPIO_DeInit+0x174>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	220f      	movs	r2, #15
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80033ba:	4a23      	ldr	r2, [pc, #140]	@ (8003448 <HAL_GPIO_DeInit+0x160>)
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	3302      	adds	r3, #2
 80033c2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	43da      	mvns	r2, r3
 80033ca:	481f      	ldr	r0, [pc, #124]	@ (8003448 <HAL_GPIO_DeInit+0x160>)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	400a      	ands	r2, r1
 80033d2:	3302      	adds	r3, #2
 80033d4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	2bff      	cmp	r3, #255	@ 0xff
 80033dc:	d801      	bhi.n	80033e2 <HAL_GPIO_DeInit+0xfa>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	e001      	b.n	80033e6 <HAL_GPIO_DeInit+0xfe>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3304      	adds	r3, #4
 80033e6:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	2bff      	cmp	r3, #255	@ 0xff
 80033ec:	d802      	bhi.n	80033f4 <HAL_GPIO_DeInit+0x10c>
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	e002      	b.n	80033fa <HAL_GPIO_DeInit+0x112>
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	3b08      	subs	r3, #8
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	210f      	movs	r1, #15
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	fa01 f303 	lsl.w	r3, r1, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	401a      	ands	r2, r3
 800340c:	2104      	movs	r1, #4
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	fa01 f303 	lsl.w	r3, r1, r3
 8003414:	431a      	orrs	r2, r3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	43db      	mvns	r3, r3
 8003422:	401a      	ands	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	3301      	adds	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	fa22 f303 	lsr.w	r3, r2, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	f47f af5e 	bne.w	80032f8 <HAL_GPIO_DeInit+0x10>
  }
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	3724      	adds	r7, #36	@ 0x24
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	40010000 	.word	0x40010000
 800344c:	40010800 	.word	0x40010800
 8003450:	40010c00 	.word	0x40010c00
 8003454:	40011000 	.word	0x40011000
 8003458:	40011400 	.word	0x40011400
 800345c:	40010400 	.word	0x40010400

08003460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	807b      	strh	r3, [r7, #2]
 800346c:	4613      	mov	r3, r2
 800346e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003470:	787b      	ldrb	r3, [r7, #1]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800347c:	e003      	b.n	8003486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	041a      	lsls	r2, r3, #16
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	611a      	str	r2, [r3, #16]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800349a:	4b08      	ldr	r3, [pc, #32]	@ (80034bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800349c:	695a      	ldr	r2, [r3, #20]
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d006      	beq.n	80034b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034a6:	4a05      	ldr	r2, [pc, #20]	@ (80034bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034ac:	88fb      	ldrh	r3, [r7, #6]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f004 fc1a 	bl	8007ce8 <HAL_GPIO_EXTI_Callback>
  }
}
 80034b4:	bf00      	nop
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40010400 	.word	0x40010400

080034c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e272      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8087 	beq.w	80035ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034e0:	4b92      	ldr	r3, [pc, #584]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d00c      	beq.n	8003506 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034ec:	4b8f      	ldr	r3, [pc, #572]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 030c 	and.w	r3, r3, #12
 80034f4:	2b08      	cmp	r3, #8
 80034f6:	d112      	bne.n	800351e <HAL_RCC_OscConfig+0x5e>
 80034f8:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003504:	d10b      	bne.n	800351e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003506:	4b89      	ldr	r3, [pc, #548]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d06c      	beq.n	80035ec <HAL_RCC_OscConfig+0x12c>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d168      	bne.n	80035ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e24c      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003526:	d106      	bne.n	8003536 <HAL_RCC_OscConfig+0x76>
 8003528:	4b80      	ldr	r3, [pc, #512]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a7f      	ldr	r2, [pc, #508]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800352e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	e02e      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0x98>
 800353e:	4b7b      	ldr	r3, [pc, #492]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a7a      	ldr	r2, [pc, #488]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003544:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b78      	ldr	r3, [pc, #480]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a77      	ldr	r2, [pc, #476]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003550:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e01d      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003560:	d10c      	bne.n	800357c <HAL_RCC_OscConfig+0xbc>
 8003562:	4b72      	ldr	r3, [pc, #456]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a71      	ldr	r2, [pc, #452]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	4b6f      	ldr	r3, [pc, #444]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a6e      	ldr	r2, [pc, #440]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	e00b      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 800357c:	4b6b      	ldr	r3, [pc, #428]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a6a      	ldr	r2, [pc, #424]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	4b68      	ldr	r3, [pc, #416]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a67      	ldr	r2, [pc, #412]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800358e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003592:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d013      	beq.n	80035c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7ff fc36 	bl	8002e0c <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a4:	f7ff fc32 	bl	8002e0c <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	@ 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e200      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b6:	4b5d      	ldr	r3, [pc, #372]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0xe4>
 80035c2:	e014      	b.n	80035ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c4:	f7ff fc22 	bl	8002e0c <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035cc:	f7ff fc1e 	bl	8002e0c <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b64      	cmp	r3, #100	@ 0x64
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e1ec      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035de:	4b53      	ldr	r3, [pc, #332]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0x10c>
 80035ea:	e000      	b.n	80035ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d063      	beq.n	80036c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035fa:	4b4c      	ldr	r3, [pc, #304]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00b      	beq.n	800361e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003606:	4b49      	ldr	r3, [pc, #292]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b08      	cmp	r3, #8
 8003610:	d11c      	bne.n	800364c <HAL_RCC_OscConfig+0x18c>
 8003612:	4b46      	ldr	r3, [pc, #280]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d116      	bne.n	800364c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361e:	4b43      	ldr	r3, [pc, #268]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d005      	beq.n	8003636 <HAL_RCC_OscConfig+0x176>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d001      	beq.n	8003636 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e1c0      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003636:	4b3d      	ldr	r3, [pc, #244]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4939      	ldr	r1, [pc, #228]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003646:	4313      	orrs	r3, r2
 8003648:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	e03a      	b.n	80036c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d020      	beq.n	8003696 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003654:	4b36      	ldr	r3, [pc, #216]	@ (8003730 <HAL_RCC_OscConfig+0x270>)
 8003656:	2201      	movs	r2, #1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7ff fbd7 	bl	8002e0c <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003662:	f7ff fbd3 	bl	8002e0c <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1a1      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003674:	4b2d      	ldr	r3, [pc, #180]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0f0      	beq.n	8003662 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003680:	4b2a      	ldr	r3, [pc, #168]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4927      	ldr	r1, [pc, #156]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003690:	4313      	orrs	r3, r2
 8003692:	600b      	str	r3, [r1, #0]
 8003694:	e015      	b.n	80036c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003696:	4b26      	ldr	r3, [pc, #152]	@ (8003730 <HAL_RCC_OscConfig+0x270>)
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369c:	f7ff fbb6 	bl	8002e0c <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a4:	f7ff fbb2 	bl	8002e0c <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e180      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	4b1d      	ldr	r3, [pc, #116]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d03a      	beq.n	8003744 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d019      	beq.n	800370a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d6:	4b17      	ldr	r3, [pc, #92]	@ (8003734 <HAL_RCC_OscConfig+0x274>)
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036dc:	f7ff fb96 	bl	8002e0c <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e4:	f7ff fb92 	bl	8002e0c <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e160      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f6:	4b0d      	ldr	r3, [pc, #52]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003702:	2001      	movs	r0, #1
 8003704:	f000 faea 	bl	8003cdc <RCC_Delay>
 8003708:	e01c      	b.n	8003744 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800370a:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <HAL_RCC_OscConfig+0x274>)
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003710:	f7ff fb7c 	bl	8002e0c <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003716:	e00f      	b.n	8003738 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003718:	f7ff fb78 	bl	8002e0c <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d908      	bls.n	8003738 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e146      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
 800372a:	bf00      	nop
 800372c:	40021000 	.word	0x40021000
 8003730:	42420000 	.word	0x42420000
 8003734:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003738:	4b92      	ldr	r3, [pc, #584]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e9      	bne.n	8003718 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80a6 	beq.w	800389e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003756:	4b8b      	ldr	r3, [pc, #556]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10d      	bne.n	800377e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003762:	4b88      	ldr	r3, [pc, #544]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	4a87      	ldr	r2, [pc, #540]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800376c:	61d3      	str	r3, [r2, #28]
 800376e:	4b85      	ldr	r3, [pc, #532]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003776:	60bb      	str	r3, [r7, #8]
 8003778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800377a:	2301      	movs	r3, #1
 800377c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377e:	4b82      	ldr	r3, [pc, #520]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d118      	bne.n	80037bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800378a:	4b7f      	ldr	r3, [pc, #508]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a7e      	ldr	r2, [pc, #504]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 8003790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003796:	f7ff fb39 	bl	8002e0c <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379e:	f7ff fb35 	bl	8002e0c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b64      	cmp	r3, #100	@ 0x64
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e103      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	4b75      	ldr	r3, [pc, #468]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0f0      	beq.n	800379e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d106      	bne.n	80037d2 <HAL_RCC_OscConfig+0x312>
 80037c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6213      	str	r3, [r2, #32]
 80037d0:	e02d      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCC_OscConfig+0x334>
 80037da:	4b6a      	ldr	r3, [pc, #424]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4a69      	ldr	r2, [pc, #420]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037e0:	f023 0301 	bic.w	r3, r3, #1
 80037e4:	6213      	str	r3, [r2, #32]
 80037e6:	4b67      	ldr	r3, [pc, #412]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4a66      	ldr	r2, [pc, #408]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	f023 0304 	bic.w	r3, r3, #4
 80037f0:	6213      	str	r3, [r2, #32]
 80037f2:	e01c      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	2b05      	cmp	r3, #5
 80037fa:	d10c      	bne.n	8003816 <HAL_RCC_OscConfig+0x356>
 80037fc:	4b61      	ldr	r3, [pc, #388]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	4a60      	ldr	r2, [pc, #384]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003802:	f043 0304 	orr.w	r3, r3, #4
 8003806:	6213      	str	r3, [r2, #32]
 8003808:	4b5e      	ldr	r3, [pc, #376]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	4a5d      	ldr	r2, [pc, #372]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	f043 0301 	orr.w	r3, r3, #1
 8003812:	6213      	str	r3, [r2, #32]
 8003814:	e00b      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 8003816:	4b5b      	ldr	r3, [pc, #364]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	4a5a      	ldr	r2, [pc, #360]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	6213      	str	r3, [r2, #32]
 8003822:	4b58      	ldr	r3, [pc, #352]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	4a57      	ldr	r2, [pc, #348]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003828:	f023 0304 	bic.w	r3, r3, #4
 800382c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d015      	beq.n	8003862 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003836:	f7ff fae9 	bl	8002e0c <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800383c:	e00a      	b.n	8003854 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383e:	f7ff fae5 	bl	8002e0c <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384c:	4293      	cmp	r3, r2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e0b1      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003854:	4b4b      	ldr	r3, [pc, #300]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0ee      	beq.n	800383e <HAL_RCC_OscConfig+0x37e>
 8003860:	e014      	b.n	800388c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003862:	f7ff fad3 	bl	8002e0c <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003868:	e00a      	b.n	8003880 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386a:	f7ff facf 	bl	8002e0c <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003878:	4293      	cmp	r3, r2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e09b      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003880:	4b40      	ldr	r3, [pc, #256]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ee      	bne.n	800386a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800388c:	7dfb      	ldrb	r3, [r7, #23]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d105      	bne.n	800389e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003892:	4b3c      	ldr	r3, [pc, #240]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	4a3b      	ldr	r2, [pc, #236]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800389c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8087 	beq.w	80039b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038a8:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d061      	beq.n	8003978 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d146      	bne.n	800394a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038bc:	4b33      	ldr	r3, [pc, #204]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c2:	f7ff faa3 	bl	8002e0c <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ca:	f7ff fa9f 	bl	8002e0c <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e06d      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038dc:	4b29      	ldr	r3, [pc, #164]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f0      	bne.n	80038ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038f0:	d108      	bne.n	8003904 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038f2:	4b24      	ldr	r3, [pc, #144]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	4921      	ldr	r1, [pc, #132]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003900:	4313      	orrs	r3, r2
 8003902:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003904:	4b1f      	ldr	r3, [pc, #124]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a19      	ldr	r1, [r3, #32]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	430b      	orrs	r3, r1
 8003916:	491b      	ldr	r1, [pc, #108]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800391c:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003922:	f7ff fa73 	bl	8002e0c <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392a:	f7ff fa6f 	bl	8002e0c <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e03d      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800393c:	4b11      	ldr	r3, [pc, #68]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x46a>
 8003948:	e035      	b.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394a:	4b10      	ldr	r3, [pc, #64]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7ff fa5c 	bl	8002e0c <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7ff fa58 	bl	8002e0c <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e026      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396a:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x498>
 8003976:	e01e      	b.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	69db      	ldr	r3, [r3, #28]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d107      	bne.n	8003990 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e019      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
 8003984:	40021000 	.word	0x40021000
 8003988:	40007000 	.word	0x40007000
 800398c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <HAL_RCC_OscConfig+0x500>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d001      	beq.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e000      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40021000 	.word	0x40021000

080039c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0d0      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d910      	bls.n	8003a08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b67      	ldr	r3, [pc, #412]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 0207 	bic.w	r2, r3, #7
 80039ee:	4965      	ldr	r1, [pc, #404]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f6:	4b63      	ldr	r3, [pc, #396]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d001      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e0b8      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d020      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a20:	4b59      	ldr	r3, [pc, #356]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	4a58      	ldr	r2, [pc, #352]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a38:	4b53      	ldr	r3, [pc, #332]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	4a52      	ldr	r2, [pc, #328]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a44:	4b50      	ldr	r3, [pc, #320]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	494d      	ldr	r1, [pc, #308]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d040      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d107      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6a:	4b47      	ldr	r3, [pc, #284]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d115      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e07f      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d107      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a82:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d109      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e073      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a92:	4b3d      	ldr	r3, [pc, #244]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e06b      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa2:	4b39      	ldr	r3, [pc, #228]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f023 0203 	bic.w	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4936      	ldr	r1, [pc, #216]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab4:	f7ff f9aa 	bl	8002e0c <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003abc:	f7ff f9a6 	bl	8002e0c <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e053      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	4b2d      	ldr	r3, [pc, #180]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 020c 	and.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d1eb      	bne.n	8003abc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae4:	4b27      	ldr	r3, [pc, #156]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d210      	bcs.n	8003b14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af2:	4b24      	ldr	r3, [pc, #144]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 0207 	bic.w	r2, r3, #7
 8003afa:	4922      	ldr	r1, [pc, #136]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b02:	4b20      	ldr	r3, [pc, #128]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d001      	beq.n	8003b14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e032      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d008      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b20:	4b19      	ldr	r3, [pc, #100]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	4916      	ldr	r1, [pc, #88]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d009      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	490e      	ldr	r1, [pc, #56]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b52:	f000 f821 	bl	8003b98 <HAL_RCC_GetSysClockFreq>
 8003b56:	4602      	mov	r2, r0
 8003b58:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	091b      	lsrs	r3, r3, #4
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	490a      	ldr	r1, [pc, #40]	@ (8003b8c <HAL_RCC_ClockConfig+0x1c8>)
 8003b64:	5ccb      	ldrb	r3, [r1, r3]
 8003b66:	fa22 f303 	lsr.w	r3, r2, r3
 8003b6a:	4a09      	ldr	r2, [pc, #36]	@ (8003b90 <HAL_RCC_ClockConfig+0x1cc>)
 8003b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b6e:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <HAL_RCC_ClockConfig+0x1d0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fe ffc0 	bl	8002af8 <HAL_InitTick>

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40022000 	.word	0x40022000
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	0800936c 	.word	0x0800936c
 8003b90:	20000000 	.word	0x20000000
 8003b94:	20000004 	.word	0x20000004

08003b98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60bb      	str	r3, [r7, #8]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	2300      	movs	r3, #0
 8003bac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 030c 	and.w	r3, r3, #12
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d002      	beq.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x30>
 8003bc2:	2b08      	cmp	r3, #8
 8003bc4:	d003      	beq.n	8003bce <HAL_RCC_GetSysClockFreq+0x36>
 8003bc6:	e027      	b.n	8003c18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bc8:	4b19      	ldr	r3, [pc, #100]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bca:	613b      	str	r3, [r7, #16]
      break;
 8003bcc:	e027      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	0c9b      	lsrs	r3, r3, #18
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	4a17      	ldr	r2, [pc, #92]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bd8:	5cd3      	ldrb	r3, [r2, r3]
 8003bda:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d010      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003be6:	4b11      	ldr	r3, [pc, #68]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	0c5b      	lsrs	r3, r3, #17
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	4a11      	ldr	r2, [pc, #68]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bf2:	5cd3      	ldrb	r3, [r2, r3]
 8003bf4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bfa:	fb03 f202 	mul.w	r2, r3, r2
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	e004      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003c3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c0c:	fb02 f303 	mul.w	r3, r2, r3
 8003c10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	613b      	str	r3, [r7, #16]
      break;
 8003c16:	e002      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c18:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c1a:	613b      	str	r3, [r7, #16]
      break;
 8003c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c1e:	693b      	ldr	r3, [r7, #16]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	371c      	adds	r7, #28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	007a1200 	.word	0x007a1200
 8003c34:	08009384 	.word	0x08009384
 8003c38:	08009394 	.word	0x08009394
 8003c3c:	003d0900 	.word	0x003d0900

08003c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c44:	4b02      	ldr	r3, [pc, #8]	@ (8003c50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c46:	681b      	ldr	r3, [r3, #0]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr
 8003c50:	20000000 	.word	0x20000000

08003c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c58:	f7ff fff2 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	0adb      	lsrs	r3, r3, #11
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	4903      	ldr	r1, [pc, #12]	@ (8003c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	0800937c 	.word	0x0800937c

08003c7c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	220f      	movs	r2, #15
 8003c8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c8c:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <HAL_RCC_GetClockConfig+0x58>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0203 	and.w	r2, r3, #3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c98:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd4 <HAL_RCC_GetClockConfig+0x58>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd4 <HAL_RCC_GetClockConfig+0x58>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cb0:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <HAL_RCC_GetClockConfig+0x58>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	08db      	lsrs	r3, r3, #3
 8003cb6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cbe:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0207 	and.w	r2, r3, #7
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40022000 	.word	0x40022000

08003cdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <RCC_Delay+0x34>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8003d14 <RCC_Delay+0x38>)
 8003cea:	fba2 2303 	umull	r2, r3, r2, r3
 8003cee:	0a5b      	lsrs	r3, r3, #9
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	fb02 f303 	mul.w	r3, r2, r3
 8003cf6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cf8:	bf00      	nop
  }
  while (Delay --);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	1e5a      	subs	r2, r3, #1
 8003cfe:	60fa      	str	r2, [r7, #12]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f9      	bne.n	8003cf8 <RCC_Delay+0x1c>
}
 8003d04:	bf00      	nop
 8003d06:	bf00      	nop
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	20000000 	.word	0x20000000
 8003d14:	10624dd3 	.word	0x10624dd3

08003d18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e076      	b.n	8003e18 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d108      	bne.n	8003d44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d3a:	d009      	beq.n	8003d50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	61da      	str	r2, [r3, #28]
 8003d42:	e005      	b.n	8003d50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d106      	bne.n	8003d70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7fe fe1a 	bl	80029a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd4:	ea42 0103 	orr.w	r1, r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	0c1a      	lsrs	r2, r3, #16
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f002 0204 	and.w	r2, r2, #4
 8003df6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	69da      	ldr	r2, [r3, #28]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e30:	f7fe ffec 	bl	8002e0c <HAL_GetTick>
 8003e34:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e36:	88fb      	ldrh	r3, [r7, #6]
 8003e38:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e46:	2302      	movs	r3, #2
 8003e48:	e12a      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <HAL_SPI_Transmit+0x36>
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e122      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d101      	bne.n	8003e68 <HAL_SPI_Transmit+0x48>
 8003e64:	2302      	movs	r3, #2
 8003e66:	e11b      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2203      	movs	r2, #3
 8003e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	88fa      	ldrh	r2, [r7, #6]
 8003e88:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	88fa      	ldrh	r2, [r7, #6]
 8003e8e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eb6:	d10f      	bne.n	8003ed8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ec6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ed6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee2:	2b40      	cmp	r3, #64	@ 0x40
 8003ee4:	d007      	beq.n	8003ef6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ef4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003efe:	d152      	bne.n	8003fa6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_SPI_Transmit+0xee>
 8003f08:	8b7b      	ldrh	r3, [r7, #26]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d145      	bne.n	8003f9a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	881a      	ldrh	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1e:	1c9a      	adds	r2, r3, #2
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f32:	e032      	b.n	8003f9a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d112      	bne.n	8003f68 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	881a      	ldrh	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	1c9a      	adds	r2, r3, #2
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f66:	e018      	b.n	8003f9a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f68:	f7fe ff50 	bl	8002e0c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d803      	bhi.n	8003f80 <HAL_SPI_Transmit+0x160>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f7e:	d102      	bne.n	8003f86 <HAL_SPI_Transmit+0x166>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d109      	bne.n	8003f9a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e082      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1c7      	bne.n	8003f34 <HAL_SPI_Transmit+0x114>
 8003fa4:	e053      	b.n	800404e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_SPI_Transmit+0x194>
 8003fae:	8b7b      	ldrh	r3, [r7, #26]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d147      	bne.n	8004044 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	330c      	adds	r3, #12
 8003fbe:	7812      	ldrb	r2, [r2, #0]
 8003fc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fda:	e033      	b.n	8004044 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d113      	bne.n	8004012 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	330c      	adds	r3, #12
 8003ff4:	7812      	ldrb	r2, [r2, #0]
 8003ff6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004006:	b29b      	uxth	r3, r3
 8004008:	3b01      	subs	r3, #1
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004010:	e018      	b.n	8004044 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004012:	f7fe fefb 	bl	8002e0c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d803      	bhi.n	800402a <HAL_SPI_Transmit+0x20a>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004028:	d102      	bne.n	8004030 <HAL_SPI_Transmit+0x210>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d109      	bne.n	8004044 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e02d      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004048:	b29b      	uxth	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1c6      	bne.n	8003fdc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800404e:	69fa      	ldr	r2, [r7, #28]
 8004050:	6839      	ldr	r1, [r7, #0]
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 fa5a 	bl	800450c <SPI_EndRxTxTransaction>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2220      	movs	r2, #32
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10a      	bne.n	8004082 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e000      	b.n	80040a0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800409e:	2300      	movs	r3, #0
  }
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3720      	adds	r7, #32
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08a      	sub	sp, #40	@ 0x28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
 80040b4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80040b6:	2301      	movs	r3, #1
 80040b8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040ba:	f7fe fea7 	bl	8002e0c <HAL_GetTick>
 80040be:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040c6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80040ce:	887b      	ldrh	r3, [r7, #2]
 80040d0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040d2:	7ffb      	ldrb	r3, [r7, #31]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d00c      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x4a>
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040de:	d106      	bne.n	80040ee <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d102      	bne.n	80040ee <HAL_SPI_TransmitReceive+0x46>
 80040e8:	7ffb      	ldrb	r3, [r7, #31]
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d001      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80040ee:	2302      	movs	r3, #2
 80040f0:	e17f      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x5c>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x5c>
 80040fe:	887b      	ldrh	r3, [r7, #2]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e174      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800410e:	2b01      	cmp	r3, #1
 8004110:	d101      	bne.n	8004116 <HAL_SPI_TransmitReceive+0x6e>
 8004112:	2302      	movs	r3, #2
 8004114:	e16d      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b04      	cmp	r3, #4
 8004128:	d003      	beq.n	8004132 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2205      	movs	r2, #5
 800412e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	887a      	ldrh	r2, [r7, #2]
 8004142:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	887a      	ldrh	r2, [r7, #2]
 8004154:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	887a      	ldrh	r2, [r7, #2]
 800415a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004172:	2b40      	cmp	r3, #64	@ 0x40
 8004174:	d007      	beq.n	8004186 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004184:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800418e:	d17e      	bne.n	800428e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_SPI_TransmitReceive+0xf6>
 8004198:	8afb      	ldrh	r3, [r7, #22]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d16c      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	881a      	ldrh	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	1c9a      	adds	r2, r3, #2
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041c2:	e059      	b.n	8004278 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d11b      	bne.n	800420a <HAL_SPI_TransmitReceive+0x162>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d016      	beq.n	800420a <HAL_SPI_TransmitReceive+0x162>
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d113      	bne.n	800420a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	881a      	ldrh	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	1c9a      	adds	r2, r3, #2
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	3b01      	subs	r3, #1
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004206:	2300      	movs	r3, #0
 8004208:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d119      	bne.n	800424c <HAL_SPI_TransmitReceive+0x1a4>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d014      	beq.n	800424c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422c:	b292      	uxth	r2, r2
 800422e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004234:	1c9a      	adds	r2, r3, #2
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004248:	2301      	movs	r3, #1
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800424c:	f7fe fdde 	bl	8002e0c <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	6a3b      	ldr	r3, [r7, #32]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004258:	429a      	cmp	r2, r3
 800425a:	d80d      	bhi.n	8004278 <HAL_SPI_TransmitReceive+0x1d0>
 800425c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004262:	d009      	beq.n	8004278 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0bc      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1a0      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x11c>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d19b      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x11c>
 800428c:	e082      	b.n	8004394 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <HAL_SPI_TransmitReceive+0x1f4>
 8004296:	8afb      	ldrh	r3, [r7, #22]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d171      	bne.n	8004380 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	330c      	adds	r3, #12
 80042a6:	7812      	ldrb	r2, [r2, #0]
 80042a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042c2:	e05d      	b.n	8004380 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d11c      	bne.n	800430c <HAL_SPI_TransmitReceive+0x264>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d017      	beq.n	800430c <HAL_SPI_TransmitReceive+0x264>
 80042dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d114      	bne.n	800430c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	330c      	adds	r3, #12
 80042ec:	7812      	ldrb	r2, [r2, #0]
 80042ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3b01      	subs	r3, #1
 8004302:	b29a      	uxth	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b01      	cmp	r3, #1
 8004318:	d119      	bne.n	800434e <HAL_SPI_TransmitReceive+0x2a6>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800431e:	b29b      	uxth	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d014      	beq.n	800434e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800434a:	2301      	movs	r3, #1
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800434e:	f7fe fd5d 	bl	8002e0c <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	6a3b      	ldr	r3, [r7, #32]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800435a:	429a      	cmp	r2, r3
 800435c:	d803      	bhi.n	8004366 <HAL_SPI_TransmitReceive+0x2be>
 800435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004364:	d102      	bne.n	800436c <HAL_SPI_TransmitReceive+0x2c4>
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	2b00      	cmp	r3, #0
 800436a:	d109      	bne.n	8004380 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e038      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004384:	b29b      	uxth	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d19c      	bne.n	80042c4 <HAL_SPI_TransmitReceive+0x21c>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d197      	bne.n	80042c4 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004394:	6a3a      	ldr	r2, [r7, #32]
 8004396:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f8b7 	bl	800450c <SPI_EndRxTxTransaction>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e01d      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10a      	bne.n	80043d4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043be:	2300      	movs	r3, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	613b      	str	r3, [r7, #16]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e000      	b.n	80043f2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80043f0:	2300      	movs	r3, #0
  }
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3728      	adds	r7, #40	@ 0x28
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b088      	sub	sp, #32
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	4613      	mov	r3, r2
 800440a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800440c:	f7fe fcfe 	bl	8002e0c <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	4413      	add	r3, r2
 800441a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800441c:	f7fe fcf6 	bl	8002e0c <HAL_GetTick>
 8004420:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004422:	4b39      	ldr	r3, [pc, #228]	@ (8004508 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	015b      	lsls	r3, r3, #5
 8004428:	0d1b      	lsrs	r3, r3, #20
 800442a:	69fa      	ldr	r2, [r7, #28]
 800442c:	fb02 f303 	mul.w	r3, r2, r3
 8004430:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004432:	e054      	b.n	80044de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443a:	d050      	beq.n	80044de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800443c:	f7fe fce6 	bl	8002e0c <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	69fa      	ldr	r2, [r7, #28]
 8004448:	429a      	cmp	r2, r3
 800444a:	d902      	bls.n	8004452 <SPI_WaitFlagStateUntilTimeout+0x56>
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d13d      	bne.n	80044ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004460:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800446a:	d111      	bne.n	8004490 <SPI_WaitFlagStateUntilTimeout+0x94>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004474:	d004      	beq.n	8004480 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447e:	d107      	bne.n	8004490 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800448e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004498:	d10f      	bne.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044a8:	601a      	str	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e017      	b.n	80044fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d101      	bne.n	80044d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	3b01      	subs	r3, #1
 80044dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	4013      	ands	r3, r2
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d19b      	bne.n	8004434 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3720      	adds	r7, #32
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20000000 	.word	0x20000000

0800450c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af02      	add	r7, sp, #8
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	2201      	movs	r2, #1
 8004520:	2102      	movs	r1, #2
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f7ff ff6a 	bl	80043fc <SPI_WaitFlagStateUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e013      	b.n	8004566 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2200      	movs	r2, #0
 8004546:	2180      	movs	r1, #128	@ 0x80
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f7ff ff57 	bl	80043fc <SPI_WaitFlagStateUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e000      	b.n	8004566 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e041      	b.n	8004604 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d106      	bne.n	800459a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f839 	bl	800460c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2202      	movs	r2, #2
 800459e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3304      	adds	r3, #4
 80045aa:	4619      	mov	r1, r3
 80045ac:	4610      	mov	r0, r2
 80045ae:	f000 f99d 	bl	80048ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr
	...

08004620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b01      	cmp	r3, #1
 8004632:	d001      	beq.n	8004638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e03a      	b.n	80046ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <HAL_TIM_Base_Start_IT+0x98>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00e      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004662:	d009      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a14      	ldr	r2, [pc, #80]	@ (80046bc <HAL_TIM_Base_Start_IT+0x9c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a13      	ldr	r2, [pc, #76]	@ (80046c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d111      	bne.n	800469c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b06      	cmp	r3, #6
 8004688:	d010      	beq.n	80046ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0201 	orr.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469a:	e007      	b.n	80046ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	40012c00 	.word	0x40012c00
 80046bc:	40000400 	.word	0x40000400
 80046c0:	40000800 	.word	0x40000800

080046c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d020      	beq.n	8004728 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d01b      	beq.n	8004728 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0202 	mvn.w	r2, #2
 80046f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f8d1 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 8004714:	e005      	b.n	8004722 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f8c4 	bl	80048a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f8d3 	bl	80048c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d020      	beq.n	8004774 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d01b      	beq.n	8004774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f06f 0204 	mvn.w	r2, #4
 8004744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2202      	movs	r2, #2
 800474a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f8ab 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 8004760:	e005      	b.n	800476e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f89e 	bl	80048a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f8ad 	bl	80048c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f003 0308 	and.w	r3, r3, #8
 800477a:	2b00      	cmp	r3, #0
 800477c:	d020      	beq.n	80047c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d01b      	beq.n	80047c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f06f 0208 	mvn.w	r2, #8
 8004790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2204      	movs	r2, #4
 8004796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f885 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80047ac:	e005      	b.n	80047ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f878 	bl	80048a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f887 	bl	80048c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f003 0310 	and.w	r3, r3, #16
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d020      	beq.n	800480c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f003 0310 	and.w	r3, r3, #16
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01b      	beq.n	800480c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0210 	mvn.w	r2, #16
 80047dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2208      	movs	r2, #8
 80047e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f85f 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80047f8:	e005      	b.n	8004806 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f852 	bl	80048a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f861 	bl	80048c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00c      	beq.n	8004830 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0201 	mvn.w	r2, #1
 8004828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f003 fc2c 	bl	8008088 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f8c3 	bl	80049da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00c      	beq.n	8004878 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	d007      	beq.n	8004878 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f831 	bl	80048da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00c      	beq.n	800489c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f003 0320 	and.w	r3, r3, #32
 8004888:	2b00      	cmp	r3, #0
 800488a:	d007      	beq.n	800489c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f06f 0220 	mvn.w	r2, #32
 8004894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f896 	bl	80049c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800489c:	bf00      	nop
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bc80      	pop	{r7}
 80048b4:	4770      	bx	lr

080048b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr

080048c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bc80      	pop	{r7}
 80048d8:	4770      	bx	lr

080048da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr

080048ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a2f      	ldr	r2, [pc, #188]	@ (80049bc <TIM_Base_SetConfig+0xd0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00b      	beq.n	800491c <TIM_Base_SetConfig+0x30>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490a:	d007      	beq.n	800491c <TIM_Base_SetConfig+0x30>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a2c      	ldr	r2, [pc, #176]	@ (80049c0 <TIM_Base_SetConfig+0xd4>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d003      	beq.n	800491c <TIM_Base_SetConfig+0x30>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a2b      	ldr	r2, [pc, #172]	@ (80049c4 <TIM_Base_SetConfig+0xd8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d108      	bne.n	800492e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004922:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a22      	ldr	r2, [pc, #136]	@ (80049bc <TIM_Base_SetConfig+0xd0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00b      	beq.n	800494e <TIM_Base_SetConfig+0x62>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800493c:	d007      	beq.n	800494e <TIM_Base_SetConfig+0x62>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a1f      	ldr	r2, [pc, #124]	@ (80049c0 <TIM_Base_SetConfig+0xd4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d003      	beq.n	800494e <TIM_Base_SetConfig+0x62>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a1e      	ldr	r2, [pc, #120]	@ (80049c4 <TIM_Base_SetConfig+0xd8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d108      	bne.n	8004960 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	4313      	orrs	r3, r2
 800496c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a0d      	ldr	r2, [pc, #52]	@ (80049bc <TIM_Base_SetConfig+0xd0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d103      	bne.n	8004994 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	691a      	ldr	r2, [r3, #16]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d005      	beq.n	80049b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f023 0201 	bic.w	r2, r3, #1
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	611a      	str	r2, [r3, #16]
  }
}
 80049b2:	bf00      	nop
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800

080049c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr

080049da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr

080049ec <__NVIC_SetPriority>:
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	4603      	mov	r3, r0
 80049f4:	6039      	str	r1, [r7, #0]
 80049f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	db0a      	blt.n	8004a16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	490c      	ldr	r1, [pc, #48]	@ (8004a38 <__NVIC_SetPriority+0x4c>)
 8004a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a0a:	0112      	lsls	r2, r2, #4
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	440b      	add	r3, r1
 8004a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004a14:	e00a      	b.n	8004a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	4908      	ldr	r1, [pc, #32]	@ (8004a3c <__NVIC_SetPriority+0x50>)
 8004a1c:	79fb      	ldrb	r3, [r7, #7]
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	3b04      	subs	r3, #4
 8004a24:	0112      	lsls	r2, r2, #4
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	440b      	add	r3, r1
 8004a2a:	761a      	strb	r2, [r3, #24]
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	e000e100 	.word	0xe000e100
 8004a3c:	e000ed00 	.word	0xe000ed00

08004a40 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004a44:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <SysTick_Handler+0x1c>)
 8004a46:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004a48:	f001 febc 	bl	80067c4 <xTaskGetSchedulerState>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d001      	beq.n	8004a56 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004a52:	f002 fc81 	bl	8007358 <xPortSysTickHandler>
  }
}
 8004a56:	bf00      	nop
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	e000e010 	.word	0xe000e010

08004a60 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004a64:	2100      	movs	r1, #0
 8004a66:	f06f 0004 	mvn.w	r0, #4
 8004a6a:	f7ff ffbf 	bl	80049ec <__NVIC_SetPriority>
#endif
}
 8004a6e:	bf00      	nop
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a7a:	f3ef 8305 	mrs	r3, IPSR
 8004a7e:	603b      	str	r3, [r7, #0]
  return(result);
 8004a80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004a86:	f06f 0305 	mvn.w	r3, #5
 8004a8a:	607b      	str	r3, [r7, #4]
 8004a8c:	e00c      	b.n	8004aa8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a8e:	4b09      	ldr	r3, [pc, #36]	@ (8004ab4 <osKernelInitialize+0x40>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d105      	bne.n	8004aa2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a96:	4b07      	ldr	r3, [pc, #28]	@ (8004ab4 <osKernelInitialize+0x40>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	607b      	str	r3, [r7, #4]
 8004aa0:	e002      	b.n	8004aa8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004aa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004aa6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004aa8:	687b      	ldr	r3, [r7, #4]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr
 8004ab4:	200000d8 	.word	0x200000d8

08004ab8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004abe:	f3ef 8305 	mrs	r3, IPSR
 8004ac2:	603b      	str	r3, [r7, #0]
  return(result);
 8004ac4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004aca:	f06f 0305 	mvn.w	r3, #5
 8004ace:	607b      	str	r3, [r7, #4]
 8004ad0:	e010      	b.n	8004af4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8004b00 <osKernelStart+0x48>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d109      	bne.n	8004aee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004ada:	f7ff ffc1 	bl	8004a60 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004ade:	4b08      	ldr	r3, [pc, #32]	@ (8004b00 <osKernelStart+0x48>)
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ae4:	f001 f9aa 	bl	8005e3c <vTaskStartScheduler>
      stat = osOK;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	607b      	str	r3, [r7, #4]
 8004aec:	e002      	b.n	8004af4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004af2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004af4:	687b      	ldr	r3, [r7, #4]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	200000d8 	.word	0x200000d8

08004b04 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08e      	sub	sp, #56	@ 0x38
 8004b08:	af04      	add	r7, sp, #16
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b10:	2300      	movs	r3, #0
 8004b12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b14:	f3ef 8305 	mrs	r3, IPSR
 8004b18:	617b      	str	r3, [r7, #20]
  return(result);
 8004b1a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d17e      	bne.n	8004c1e <osThreadNew+0x11a>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d07b      	beq.n	8004c1e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004b26:	2380      	movs	r3, #128	@ 0x80
 8004b28:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004b2a:	2318      	movs	r3, #24
 8004b2c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d045      	beq.n	8004bca <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <osThreadNew+0x48>
        name = attr->name;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d008      	beq.n	8004b72 <osThreadNew+0x6e>
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	2b38      	cmp	r3, #56	@ 0x38
 8004b64:	d805      	bhi.n	8004b72 <osThreadNew+0x6e>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <osThreadNew+0x72>
        return (NULL);
 8004b72:	2300      	movs	r3, #0
 8004b74:	e054      	b.n	8004c20 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	089b      	lsrs	r3, r3, #2
 8004b84:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00e      	beq.n	8004bac <osThreadNew+0xa8>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	2ba7      	cmp	r3, #167	@ 0xa7
 8004b94:	d90a      	bls.n	8004bac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d006      	beq.n	8004bac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <osThreadNew+0xa8>
        mem = 1;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	61bb      	str	r3, [r7, #24]
 8004baa:	e010      	b.n	8004bce <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10c      	bne.n	8004bce <osThreadNew+0xca>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d108      	bne.n	8004bce <osThreadNew+0xca>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d104      	bne.n	8004bce <osThreadNew+0xca>
          mem = 0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	61bb      	str	r3, [r7, #24]
 8004bc8:	e001      	b.n	8004bce <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d110      	bne.n	8004bf6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bdc:	9202      	str	r2, [sp, #8]
 8004bde:	9301      	str	r3, [sp, #4]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	6a3a      	ldr	r2, [r7, #32]
 8004be8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 ff32 	bl	8005a54 <xTaskCreateStatic>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	613b      	str	r3, [r7, #16]
 8004bf4:	e013      	b.n	8004c1e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d110      	bne.n	8004c1e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	f107 0310 	add.w	r3, r7, #16
 8004c04:	9301      	str	r3, [sp, #4]
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 ff80 	bl	8005b14 <xTaskCreate>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d001      	beq.n	8004c1e <osThreadNew+0x11a>
            hTask = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c1e:	693b      	ldr	r3, [r7, #16]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3728      	adds	r7, #40	@ 0x28
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	4a06      	ldr	r2, [pc, #24]	@ (8004c50 <vApplicationGetIdleTaskMemory+0x28>)
 8004c38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	4a05      	ldr	r2, [pc, #20]	@ (8004c54 <vApplicationGetIdleTaskMemory+0x2c>)
 8004c3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2280      	movs	r2, #128	@ 0x80
 8004c44:	601a      	str	r2, [r3, #0]
}
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr
 8004c50:	200000dc 	.word	0x200000dc
 8004c54:	20000184 	.word	0x20000184

08004c58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4a07      	ldr	r2, [pc, #28]	@ (8004c84 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4a06      	ldr	r2, [pc, #24]	@ (8004c88 <vApplicationGetTimerTaskMemory+0x30>)
 8004c6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c76:	601a      	str	r2, [r3, #0]
}
 8004c78:	bf00      	nop
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bc80      	pop	{r7}
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	20000384 	.word	0x20000384
 8004c88:	2000042c 	.word	0x2000042c

08004c8c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004c92:	2020      	movs	r0, #32
 8004c94:	f002 fbe4 	bl	8007460 <pvPortMalloc>
 8004c98:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00a      	beq.n	8004cb6 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	3304      	adds	r3, #4
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 f8ee 	bl	8004e8c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004cb6:	687b      	ldr	r3, [r7, #4]
	}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10b      	bne.n	8004cec <xEventGroupClearBits+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004ce6:	bf00      	nop
 8004ce8:	bf00      	nop
 8004cea:	e7fd      	b.n	8004ce8 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cf2:	d30b      	bcc.n	8004d0c <xEventGroupClearBits+0x4c>
	__asm volatile
 8004cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf8:	f383 8811 	msr	BASEPRI, r3
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f3bf 8f4f 	dsb	sy
 8004d04:	60bb      	str	r3, [r7, #8]
}
 8004d06:	bf00      	nop
 8004d08:	bf00      	nop
 8004d0a:	e7fd      	b.n	8004d08 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8004d0c:	f002 faa6 	bl	800725c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	401a      	ands	r2, r3
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8004d24:	f002 faca 	bl	80072bc <vPortExitCritical>

	return uxReturn;
 8004d28:	693b      	ldr	r3, [r7, #16]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b08e      	sub	sp, #56	@ 0x38
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004d44:	2300      	movs	r3, #0
 8004d46:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10b      	bne.n	8004d66 <xEventGroupSetBits+0x34>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	613b      	str	r3, [r7, #16]
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	e7fd      	b.n	8004d62 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d6c:	d30b      	bcc.n	8004d86 <xEventGroupSetBits+0x54>
	__asm volatile
 8004d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	60fb      	str	r3, [r7, #12]
}
 8004d80:	bf00      	nop
 8004d82:	bf00      	nop
 8004d84:	e7fd      	b.n	8004d82 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8004d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d88:	3304      	adds	r3, #4
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	3308      	adds	r3, #8
 8004d90:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004d92:	f001 f8c3 	bl	8005f1c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	431a      	orrs	r2, r3
 8004da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004da8:	e03c      	b.n	8004e24 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8004daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004dc0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004dc8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d108      	bne.n	8004de6 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	4013      	ands	r3, r2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00b      	beq.n	8004df8 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8004de0:	2301      	movs	r3, #1
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004de4:	e008      	b.n	8004df8 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8004de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	4013      	ands	r3, r2
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d101      	bne.n	8004df8 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004df4:	2301      	movs	r3, #1
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d010      	beq.n	8004e20 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004e18:	4619      	mov	r1, r3
 8004e1a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004e1c:	f001 fb0c 	bl	8006438 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8004e24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d1be      	bne.n	8004daa <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e32:	43db      	mvns	r3, r3
 8004e34:	401a      	ands	r2, r3
 8004e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e38:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004e3a:	f001 f87d 	bl	8005f38 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e40:	681b      	ldr	r3, [r3, #0]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3738      	adds	r7, #56	@ 0x38
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8004e54:	6839      	ldr	r1, [r7, #0]
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7ff ff6b 	bl	8004d32 <xEventGroupSetBits>
}
 8004e5c:	bf00      	nop
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	68f9      	ldr	r1, [r7, #12]
 8004e76:	4804      	ldr	r0, [pc, #16]	@ (8004e88 <xEventGroupSetBitsFromISR+0x24>)
 8004e78:	f002 f8de 	bl	8007038 <xTimerPendFunctionCallFromISR>
 8004e7c:	6178      	str	r0, [r7, #20]

		return xReturn;
 8004e7e:	697b      	ldr	r3, [r7, #20]
	}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3718      	adds	r7, #24
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	08004e4b 	.word	0x08004e4b

08004e8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f103 0208 	add.w	r2, r3, #8
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ea4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f103 0208 	add.w	r2, r3, #8
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f103 0208 	add.w	r2, r3, #8
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bc80      	pop	{r7}
 8004ec8:	4770      	bx	lr

08004eca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr

08004ee2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b085      	sub	sp, #20
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	601a      	str	r2, [r3, #0]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f3e:	d103      	bne.n	8004f48 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	e00c      	b.n	8004f62 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3308      	adds	r3, #8
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	e002      	b.n	8004f56 <vListInsert+0x2e>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d2f6      	bcs.n	8004f50 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	1c5a      	adds	r2, r3, #1
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	601a      	str	r2, [r3, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bc80      	pop	{r7}
 8004f96:	4770      	bx	lr

08004f98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6892      	ldr	r2, [r2, #8]
 8004fae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6852      	ldr	r2, [r2, #4]
 8004fb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d103      	bne.n	8004fcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	1e5a      	subs	r2, r3, #1
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr
	...

08004fec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d10b      	bne.n	8005018 <xQueueGenericReset+0x2c>
	__asm volatile
 8005000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	60bb      	str	r3, [r7, #8]
}
 8005012:	bf00      	nop
 8005014:	bf00      	nop
 8005016:	e7fd      	b.n	8005014 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005018:	f002 f920 	bl	800725c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005024:	68f9      	ldr	r1, [r7, #12]
 8005026:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005028:	fb01 f303 	mul.w	r3, r1, r3
 800502c:	441a      	add	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005048:	3b01      	subs	r3, #1
 800504a:	68f9      	ldr	r1, [r7, #12]
 800504c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800504e:	fb01 f303 	mul.w	r3, r1, r3
 8005052:	441a      	add	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	22ff      	movs	r2, #255	@ 0xff
 800505c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	22ff      	movs	r2, #255	@ 0xff
 8005064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d114      	bne.n	8005098 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d01a      	beq.n	80050ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	3310      	adds	r3, #16
 800507a:	4618      	mov	r0, r3
 800507c:	f001 f978 	bl	8006370 <xTaskRemoveFromEventList>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005086:	4b0d      	ldr	r3, [pc, #52]	@ (80050bc <xQueueGenericReset+0xd0>)
 8005088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	e009      	b.n	80050ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	3310      	adds	r3, #16
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fef5 	bl	8004e8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3324      	adds	r3, #36	@ 0x24
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fef0 	bl	8004e8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80050ac:	f002 f906 	bl	80072bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80050b0:	2301      	movs	r3, #1
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	e000ed04 	.word	0xe000ed04

080050c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08e      	sub	sp, #56	@ 0x38
 80050c4:	af02      	add	r7, sp, #8
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80050f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	e7fd      	b.n	8005106 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <xQueueGenericCreateStatic+0x56>
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <xQueueGenericCreateStatic+0x5a>
 8005116:	2301      	movs	r3, #1
 8005118:	e000      	b.n	800511c <xQueueGenericCreateStatic+0x5c>
 800511a:	2300      	movs	r3, #0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	623b      	str	r3, [r7, #32]
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d102      	bne.n	8005144 <xQueueGenericCreateStatic+0x84>
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d101      	bne.n	8005148 <xQueueGenericCreateStatic+0x88>
 8005144:	2301      	movs	r3, #1
 8005146:	e000      	b.n	800514a <xQueueGenericCreateStatic+0x8a>
 8005148:	2300      	movs	r3, #0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10b      	bne.n	8005166 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800514e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005152:	f383 8811 	msr	BASEPRI, r3
 8005156:	f3bf 8f6f 	isb	sy
 800515a:	f3bf 8f4f 	dsb	sy
 800515e:	61fb      	str	r3, [r7, #28]
}
 8005160:	bf00      	nop
 8005162:	bf00      	nop
 8005164:	e7fd      	b.n	8005162 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005166:	2350      	movs	r3, #80	@ 0x50
 8005168:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2b50      	cmp	r3, #80	@ 0x50
 800516e:	d00b      	beq.n	8005188 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	61bb      	str	r3, [r7, #24]
}
 8005182:	bf00      	nop
 8005184:	bf00      	nop
 8005186:	e7fd      	b.n	8005184 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005188:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800518e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00d      	beq.n	80051b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800519c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80051a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	4613      	mov	r3, r2
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f840 	bl	8005230 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3730      	adds	r7, #48	@ 0x30
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b08a      	sub	sp, #40	@ 0x28
 80051be:	af02      	add	r7, sp, #8
 80051c0:	60f8      	str	r0, [r7, #12]
 80051c2:	60b9      	str	r1, [r7, #8]
 80051c4:	4613      	mov	r3, r2
 80051c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10b      	bne.n	80051e6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80051ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	613b      	str	r3, [r7, #16]
}
 80051e0:	bf00      	nop
 80051e2:	bf00      	nop
 80051e4:	e7fd      	b.n	80051e2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	fb02 f303 	mul.w	r3, r2, r3
 80051ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	3350      	adds	r3, #80	@ 0x50
 80051f4:	4618      	mov	r0, r3
 80051f6:	f002 f933 	bl	8007460 <pvPortMalloc>
 80051fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d011      	beq.n	8005226 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	3350      	adds	r3, #80	@ 0x50
 800520a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005214:	79fa      	ldrb	r2, [r7, #7]
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	4613      	mov	r3, r2
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	68b9      	ldr	r1, [r7, #8]
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f805 	bl	8005230 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005226:	69bb      	ldr	r3, [r7, #24]
	}
 8005228:	4618      	mov	r0, r3
 800522a:	3720      	adds	r7, #32
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d103      	bne.n	800524c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e002      	b.n	8005252 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800525e:	2101      	movs	r1, #1
 8005260:	69b8      	ldr	r0, [r7, #24]
 8005262:	f7ff fec3 	bl	8004fec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	78fa      	ldrb	r2, [r7, #3]
 800526a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b08e      	sub	sp, #56	@ 0x38
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
 8005284:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005286:	2300      	movs	r3, #0
 8005288:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10b      	bne.n	80052ac <xQueueGenericSend+0x34>
	__asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	e7fd      	b.n	80052a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d103      	bne.n	80052ba <xQueueGenericSend+0x42>
 80052b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <xQueueGenericSend+0x46>
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <xQueueGenericSend+0x48>
 80052be:	2300      	movs	r3, #0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10b      	bne.n	80052dc <xQueueGenericSend+0x64>
	__asm volatile
 80052c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c8:	f383 8811 	msr	BASEPRI, r3
 80052cc:	f3bf 8f6f 	isb	sy
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052d6:	bf00      	nop
 80052d8:	bf00      	nop
 80052da:	e7fd      	b.n	80052d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d103      	bne.n	80052ea <xQueueGenericSend+0x72>
 80052e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d101      	bne.n	80052ee <xQueueGenericSend+0x76>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e000      	b.n	80052f0 <xQueueGenericSend+0x78>
 80052ee:	2300      	movs	r3, #0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10b      	bne.n	800530c <xQueueGenericSend+0x94>
	__asm volatile
 80052f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f8:	f383 8811 	msr	BASEPRI, r3
 80052fc:	f3bf 8f6f 	isb	sy
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	623b      	str	r3, [r7, #32]
}
 8005306:	bf00      	nop
 8005308:	bf00      	nop
 800530a:	e7fd      	b.n	8005308 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800530c:	f001 fa5a 	bl	80067c4 <xTaskGetSchedulerState>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d102      	bne.n	800531c <xQueueGenericSend+0xa4>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <xQueueGenericSend+0xa8>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <xQueueGenericSend+0xaa>
 8005320:	2300      	movs	r3, #0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10b      	bne.n	800533e <xQueueGenericSend+0xc6>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	61fb      	str	r3, [r7, #28]
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800533e:	f001 ff8d 	bl	800725c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005344:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534a:	429a      	cmp	r2, r3
 800534c:	d302      	bcc.n	8005354 <xQueueGenericSend+0xdc>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b02      	cmp	r3, #2
 8005352:	d129      	bne.n	80053a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	68b9      	ldr	r1, [r7, #8]
 8005358:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800535a:	f000 fa0f 	bl	800577c <prvCopyDataToQueue>
 800535e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005364:	2b00      	cmp	r3, #0
 8005366:	d010      	beq.n	800538a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536a:	3324      	adds	r3, #36	@ 0x24
 800536c:	4618      	mov	r0, r3
 800536e:	f000 ffff 	bl	8006370 <xTaskRemoveFromEventList>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d013      	beq.n	80053a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005378:	4b3f      	ldr	r3, [pc, #252]	@ (8005478 <xQueueGenericSend+0x200>)
 800537a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	e00a      	b.n	80053a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800538a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800538c:	2b00      	cmp	r3, #0
 800538e:	d007      	beq.n	80053a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005390:	4b39      	ldr	r3, [pc, #228]	@ (8005478 <xQueueGenericSend+0x200>)
 8005392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	f3bf 8f4f 	dsb	sy
 800539c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053a0:	f001 ff8c 	bl	80072bc <vPortExitCritical>
				return pdPASS;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e063      	b.n	8005470 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053ae:	f001 ff85 	bl	80072bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053b2:	2300      	movs	r3, #0
 80053b4:	e05c      	b.n	8005470 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d106      	bne.n	80053ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053bc:	f107 0314 	add.w	r3, r7, #20
 80053c0:	4618      	mov	r0, r3
 80053c2:	f001 f89d 	bl	8006500 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053c6:	2301      	movs	r3, #1
 80053c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053ca:	f001 ff77 	bl	80072bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053ce:	f000 fda5 	bl	8005f1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053d2:	f001 ff43 	bl	800725c <vPortEnterCritical>
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053dc:	b25b      	sxtb	r3, r3
 80053de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053e2:	d103      	bne.n	80053ec <xQueueGenericSend+0x174>
 80053e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053f2:	b25b      	sxtb	r3, r3
 80053f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053f8:	d103      	bne.n	8005402 <xQueueGenericSend+0x18a>
 80053fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005402:	f001 ff5b 	bl	80072bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005406:	1d3a      	adds	r2, r7, #4
 8005408:	f107 0314 	add.w	r3, r7, #20
 800540c:	4611      	mov	r1, r2
 800540e:	4618      	mov	r0, r3
 8005410:	f001 f88c 	bl	800652c <xTaskCheckForTimeOut>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d124      	bne.n	8005464 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800541a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800541c:	f000 faa6 	bl	800596c <prvIsQueueFull>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d018      	beq.n	8005458 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005428:	3310      	adds	r3, #16
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	4611      	mov	r1, r2
 800542e:	4618      	mov	r0, r3
 8005430:	f000 ff4c 	bl	80062cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005436:	f000 fa31 	bl	800589c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800543a:	f000 fd7d 	bl	8005f38 <xTaskResumeAll>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	f47f af7c 	bne.w	800533e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005446:	4b0c      	ldr	r3, [pc, #48]	@ (8005478 <xQueueGenericSend+0x200>)
 8005448:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	e772      	b.n	800533e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800545a:	f000 fa1f 	bl	800589c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800545e:	f000 fd6b 	bl	8005f38 <xTaskResumeAll>
 8005462:	e76c      	b.n	800533e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005464:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005466:	f000 fa19 	bl	800589c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800546a:	f000 fd65 	bl	8005f38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800546e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005470:	4618      	mov	r0, r3
 8005472:	3738      	adds	r7, #56	@ 0x38
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	e000ed04 	.word	0xe000ed04

0800547c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b090      	sub	sp, #64	@ 0x40
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800548e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10b      	bne.n	80054ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005498:	f383 8811 	msr	BASEPRI, r3
 800549c:	f3bf 8f6f 	isb	sy
 80054a0:	f3bf 8f4f 	dsb	sy
 80054a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054a6:	bf00      	nop
 80054a8:	bf00      	nop
 80054aa:	e7fd      	b.n	80054a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <xQueueGenericSendFromISR+0x3e>
 80054b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <xQueueGenericSendFromISR+0x42>
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <xQueueGenericSendFromISR+0x44>
 80054be:	2300      	movs	r3, #0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10b      	bne.n	80054dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80054c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054d6:	bf00      	nop
 80054d8:	bf00      	nop
 80054da:	e7fd      	b.n	80054d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d103      	bne.n	80054ea <xQueueGenericSendFromISR+0x6e>
 80054e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d101      	bne.n	80054ee <xQueueGenericSendFromISR+0x72>
 80054ea:	2301      	movs	r3, #1
 80054ec:	e000      	b.n	80054f0 <xQueueGenericSendFromISR+0x74>
 80054ee:	2300      	movs	r3, #0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d10b      	bne.n	800550c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80054f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f8:	f383 8811 	msr	BASEPRI, r3
 80054fc:	f3bf 8f6f 	isb	sy
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	623b      	str	r3, [r7, #32]
}
 8005506:	bf00      	nop
 8005508:	bf00      	nop
 800550a:	e7fd      	b.n	8005508 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800550c:	f001 ff68 	bl	80073e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005510:	f3ef 8211 	mrs	r2, BASEPRI
 8005514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	61fa      	str	r2, [r7, #28]
 8005526:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005528:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800552a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800552c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005534:	429a      	cmp	r2, r3
 8005536:	d302      	bcc.n	800553e <xQueueGenericSendFromISR+0xc2>
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b02      	cmp	r3, #2
 800553c:	d12f      	bne.n	800559e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800553e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005540:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005544:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800554a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005554:	f000 f912 	bl	800577c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005558:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800555c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005560:	d112      	bne.n	8005588 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	2b00      	cmp	r3, #0
 8005568:	d016      	beq.n	8005598 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800556a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556c:	3324      	adds	r3, #36	@ 0x24
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fefe 	bl	8006370 <xTaskRemoveFromEventList>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00e      	beq.n	8005598 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00b      	beq.n	8005598 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	601a      	str	r2, [r3, #0]
 8005586:	e007      	b.n	8005598 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005588:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800558c:	3301      	adds	r3, #1
 800558e:	b2db      	uxtb	r3, r3
 8005590:	b25a      	sxtb	r2, r3
 8005592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005598:	2301      	movs	r3, #1
 800559a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800559c:	e001      	b.n	80055a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80055ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3740      	adds	r7, #64	@ 0x40
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08c      	sub	sp, #48	@ 0x30
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055c4:	2300      	movs	r3, #0
 80055c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10b      	bne.n	80055ea <xQueueReceive+0x32>
	__asm volatile
 80055d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	623b      	str	r3, [r7, #32]
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop
 80055e8:	e7fd      	b.n	80055e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d103      	bne.n	80055f8 <xQueueReceive+0x40>
 80055f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <xQueueReceive+0x44>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e000      	b.n	80055fe <xQueueReceive+0x46>
 80055fc:	2300      	movs	r3, #0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10b      	bne.n	800561a <xQueueReceive+0x62>
	__asm volatile
 8005602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005606:	f383 8811 	msr	BASEPRI, r3
 800560a:	f3bf 8f6f 	isb	sy
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	61fb      	str	r3, [r7, #28]
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	e7fd      	b.n	8005616 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800561a:	f001 f8d3 	bl	80067c4 <xTaskGetSchedulerState>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <xQueueReceive+0x72>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <xQueueReceive+0x76>
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <xQueueReceive+0x78>
 800562e:	2300      	movs	r3, #0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10b      	bne.n	800564c <xQueueReceive+0x94>
	__asm volatile
 8005634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005638:	f383 8811 	msr	BASEPRI, r3
 800563c:	f3bf 8f6f 	isb	sy
 8005640:	f3bf 8f4f 	dsb	sy
 8005644:	61bb      	str	r3, [r7, #24]
}
 8005646:	bf00      	nop
 8005648:	bf00      	nop
 800564a:	e7fd      	b.n	8005648 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800564c:	f001 fe06 	bl	800725c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005654:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	2b00      	cmp	r3, #0
 800565a:	d01f      	beq.n	800569c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800565c:	68b9      	ldr	r1, [r7, #8]
 800565e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005660:	f000 f8f6 	bl	8005850 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005666:	1e5a      	subs	r2, r3, #1
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800566c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00f      	beq.n	8005694 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005676:	3310      	adds	r3, #16
 8005678:	4618      	mov	r0, r3
 800567a:	f000 fe79 	bl	8006370 <xTaskRemoveFromEventList>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d007      	beq.n	8005694 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005684:	4b3c      	ldr	r3, [pc, #240]	@ (8005778 <xQueueReceive+0x1c0>)
 8005686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	f3bf 8f4f 	dsb	sy
 8005690:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005694:	f001 fe12 	bl	80072bc <vPortExitCritical>
				return pdPASS;
 8005698:	2301      	movs	r3, #1
 800569a:	e069      	b.n	8005770 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d103      	bne.n	80056aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056a2:	f001 fe0b 	bl	80072bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056a6:	2300      	movs	r3, #0
 80056a8:	e062      	b.n	8005770 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d106      	bne.n	80056be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056b0:	f107 0310 	add.w	r3, r7, #16
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 ff23 	bl	8006500 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056ba:	2301      	movs	r3, #1
 80056bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056be:	f001 fdfd 	bl	80072bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056c2:	f000 fc2b 	bl	8005f1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056c6:	f001 fdc9 	bl	800725c <vPortEnterCritical>
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056d0:	b25b      	sxtb	r3, r3
 80056d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056d6:	d103      	bne.n	80056e0 <xQueueReceive+0x128>
 80056d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056e6:	b25b      	sxtb	r3, r3
 80056e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056ec:	d103      	bne.n	80056f6 <xQueueReceive+0x13e>
 80056ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056f6:	f001 fde1 	bl	80072bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056fa:	1d3a      	adds	r2, r7, #4
 80056fc:	f107 0310 	add.w	r3, r7, #16
 8005700:	4611      	mov	r1, r2
 8005702:	4618      	mov	r0, r3
 8005704:	f000 ff12 	bl	800652c <xTaskCheckForTimeOut>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d123      	bne.n	8005756 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800570e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005710:	f000 f916 	bl	8005940 <prvIsQueueEmpty>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d017      	beq.n	800574a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571c:	3324      	adds	r3, #36	@ 0x24
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	4611      	mov	r1, r2
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fdd2 	bl	80062cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800572a:	f000 f8b7 	bl	800589c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800572e:	f000 fc03 	bl	8005f38 <xTaskResumeAll>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d189      	bne.n	800564c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005738:	4b0f      	ldr	r3, [pc, #60]	@ (8005778 <xQueueReceive+0x1c0>)
 800573a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	e780      	b.n	800564c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800574a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574c:	f000 f8a6 	bl	800589c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005750:	f000 fbf2 	bl	8005f38 <xTaskResumeAll>
 8005754:	e77a      	b.n	800564c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005758:	f000 f8a0 	bl	800589c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800575c:	f000 fbec 	bl	8005f38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005760:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005762:	f000 f8ed 	bl	8005940 <prvIsQueueEmpty>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	f43f af6f 	beq.w	800564c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800576e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005770:	4618      	mov	r0, r3
 8005772:	3730      	adds	r7, #48	@ 0x30
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	e000ed04 	.word	0xe000ed04

0800577c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005788:	2300      	movs	r3, #0
 800578a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005790:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10d      	bne.n	80057b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d14d      	bne.n	800583e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f001 f82a 	bl	8006800 <xTaskPriorityDisinherit>
 80057ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	609a      	str	r2, [r3, #8]
 80057b4:	e043      	b.n	800583e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d119      	bne.n	80057f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6858      	ldr	r0, [r3, #4]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c4:	461a      	mov	r2, r3
 80057c6:	68b9      	ldr	r1, [r7, #8]
 80057c8:	f002 fecf 	bl	800856a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	441a      	add	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d32b      	bcc.n	800583e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	e026      	b.n	800583e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	68d8      	ldr	r0, [r3, #12]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f8:	461a      	mov	r2, r3
 80057fa:	68b9      	ldr	r1, [r7, #8]
 80057fc:	f002 feb5 	bl	800856a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	425b      	negs	r3, r3
 800580a:	441a      	add	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	429a      	cmp	r2, r3
 800581a:	d207      	bcs.n	800582c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005824:	425b      	negs	r3, r3
 8005826:	441a      	add	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b02      	cmp	r3, #2
 8005830:	d105      	bne.n	800583e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	3b01      	subs	r3, #1
 800583c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005846:	697b      	ldr	r3, [r7, #20]
}
 8005848:	4618      	mov	r0, r3
 800584a:	3718      	adds	r7, #24
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585e:	2b00      	cmp	r3, #0
 8005860:	d018      	beq.n	8005894 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586a:	441a      	add	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	429a      	cmp	r2, r3
 800587a:	d303      	bcc.n	8005884 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68d9      	ldr	r1, [r3, #12]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588c:	461a      	mov	r2, r3
 800588e:	6838      	ldr	r0, [r7, #0]
 8005890:	f002 fe6b 	bl	800856a <memcpy>
	}
}
 8005894:	bf00      	nop
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80058a4:	f001 fcda 	bl	800725c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058b0:	e011      	b.n	80058d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d012      	beq.n	80058e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	3324      	adds	r3, #36	@ 0x24
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fd56 	bl	8006370 <xTaskRemoveFromEventList>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d001      	beq.n	80058ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80058ca:	f000 fe93 	bl	80065f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
 80058d0:	3b01      	subs	r3, #1
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	dce9      	bgt.n	80058b2 <prvUnlockQueue+0x16>
 80058de:	e000      	b.n	80058e2 <prvUnlockQueue+0x46>
					break;
 80058e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	22ff      	movs	r2, #255	@ 0xff
 80058e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80058ea:	f001 fce7 	bl	80072bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058ee:	f001 fcb5 	bl	800725c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058fa:	e011      	b.n	8005920 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d012      	beq.n	800592a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3310      	adds	r3, #16
 8005908:	4618      	mov	r0, r3
 800590a:	f000 fd31 	bl	8006370 <xTaskRemoveFromEventList>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005914:	f000 fe6e 	bl	80065f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005918:	7bbb      	ldrb	r3, [r7, #14]
 800591a:	3b01      	subs	r3, #1
 800591c:	b2db      	uxtb	r3, r3
 800591e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005920:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005924:	2b00      	cmp	r3, #0
 8005926:	dce9      	bgt.n	80058fc <prvUnlockQueue+0x60>
 8005928:	e000      	b.n	800592c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800592a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	22ff      	movs	r2, #255	@ 0xff
 8005930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005934:	f001 fcc2 	bl	80072bc <vPortExitCritical>
}
 8005938:	bf00      	nop
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005948:	f001 fc88 	bl	800725c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	2b00      	cmp	r3, #0
 8005952:	d102      	bne.n	800595a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	e001      	b.n	800595e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800595e:	f001 fcad 	bl	80072bc <vPortExitCritical>

	return xReturn;
 8005962:	68fb      	ldr	r3, [r7, #12]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005974:	f001 fc72 	bl	800725c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005980:	429a      	cmp	r2, r3
 8005982:	d102      	bne.n	800598a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005984:	2301      	movs	r3, #1
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	e001      	b.n	800598e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800598a:	2300      	movs	r3, #0
 800598c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800598e:	f001 fc95 	bl	80072bc <vPortExitCritical>

	return xReturn;
 8005992:	68fb      	ldr	r3, [r7, #12]
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	e014      	b.n	80059d6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80059ac:	4a0e      	ldr	r2, [pc, #56]	@ (80059e8 <vQueueAddToRegistry+0x4c>)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80059b8:	490b      	ldr	r1, [pc, #44]	@ (80059e8 <vQueueAddToRegistry+0x4c>)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80059c2:	4a09      	ldr	r2, [pc, #36]	@ (80059e8 <vQueueAddToRegistry+0x4c>)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80059ce:	e006      	b.n	80059de <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	3301      	adds	r3, #1
 80059d4:	60fb      	str	r3, [r7, #12]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2b07      	cmp	r3, #7
 80059da:	d9e7      	bls.n	80059ac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bc80      	pop	{r7}
 80059e6:	4770      	bx	lr
 80059e8:	2000082c 	.word	0x2000082c

080059ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80059fc:	f001 fc2e 	bl	800725c <vPortEnterCritical>
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a06:	b25b      	sxtb	r3, r3
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a0c:	d103      	bne.n	8005a16 <vQueueWaitForMessageRestricted+0x2a>
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a1c:	b25b      	sxtb	r3, r3
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a22:	d103      	bne.n	8005a2c <vQueueWaitForMessageRestricted+0x40>
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a2c:	f001 fc46 	bl	80072bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d106      	bne.n	8005a46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	3324      	adds	r3, #36	@ 0x24
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fc69 	bl	8006318 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a46:	6978      	ldr	r0, [r7, #20]
 8005a48:	f7ff ff28 	bl	800589c <prvUnlockQueue>
	}
 8005a4c:	bf00      	nop
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08e      	sub	sp, #56	@ 0x38
 8005a58:	af04      	add	r7, sp, #16
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
 8005a60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10b      	bne.n	8005a80 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6c:	f383 8811 	msr	BASEPRI, r3
 8005a70:	f3bf 8f6f 	isb	sy
 8005a74:	f3bf 8f4f 	dsb	sy
 8005a78:	623b      	str	r3, [r7, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	bf00      	nop
 8005a7e:	e7fd      	b.n	8005a7c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10b      	bne.n	8005a9e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8a:	f383 8811 	msr	BASEPRI, r3
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	61fb      	str	r3, [r7, #28]
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	e7fd      	b.n	8005a9a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a9e:	23a8      	movs	r3, #168	@ 0xa8
 8005aa0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	2ba8      	cmp	r3, #168	@ 0xa8
 8005aa6:	d00b      	beq.n	8005ac0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aac:	f383 8811 	msr	BASEPRI, r3
 8005ab0:	f3bf 8f6f 	isb	sy
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	61bb      	str	r3, [r7, #24]
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	e7fd      	b.n	8005abc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ac0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d01e      	beq.n	8005b06 <xTaskCreateStatic+0xb2>
 8005ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d01b      	beq.n	8005b06 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ad6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	9303      	str	r3, [sp, #12]
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae6:	9302      	str	r3, [sp, #8]
 8005ae8:	f107 0314 	add.w	r3, r7, #20
 8005aec:	9301      	str	r3, [sp, #4]
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	68b9      	ldr	r1, [r7, #8]
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 f851 	bl	8005ba0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005afe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b00:	f000 f8f6 	bl	8005cf0 <prvAddNewTaskToReadyList>
 8005b04:	e001      	b.n	8005b0a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b0a:	697b      	ldr	r3, [r7, #20]
	}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3728      	adds	r7, #40	@ 0x28
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08c      	sub	sp, #48	@ 0x30
 8005b18:	af04      	add	r7, sp, #16
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	4613      	mov	r3, r2
 8005b22:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b24:	88fb      	ldrh	r3, [r7, #6]
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f001 fc99 	bl	8007460 <pvPortMalloc>
 8005b2e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00e      	beq.n	8005b54 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b36:	20a8      	movs	r0, #168	@ 0xa8
 8005b38:	f001 fc92 	bl	8007460 <pvPortMalloc>
 8005b3c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b4a:	e005      	b.n	8005b58 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b4c:	6978      	ldr	r0, [r7, #20]
 8005b4e:	f001 fd55 	bl	80075fc <vPortFree>
 8005b52:	e001      	b.n	8005b58 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b54:	2300      	movs	r3, #0
 8005b56:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d017      	beq.n	8005b8e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b66:	88fa      	ldrh	r2, [r7, #6]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	9303      	str	r3, [sp, #12]
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	9302      	str	r3, [sp, #8]
 8005b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b72:	9301      	str	r3, [sp, #4]
 8005b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68b9      	ldr	r1, [r7, #8]
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f80f 	bl	8005ba0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b82:	69f8      	ldr	r0, [r7, #28]
 8005b84:	f000 f8b4 	bl	8005cf0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e002      	b.n	8005b94 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b92:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b94:	69bb      	ldr	r3, [r7, #24]
	}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3720      	adds	r7, #32
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b088      	sub	sp, #32
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	21a5      	movs	r1, #165	@ 0xa5
 8005bba:	f002 fbfc 	bl	80083b6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	f023 0307 	bic.w	r3, r3, #7
 8005bd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00b      	beq.n	8005bfa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	617b      	str	r3, [r7, #20]
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop
 8005bf8:	e7fd      	b.n	8005bf6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d01f      	beq.n	8005c40 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c00:	2300      	movs	r3, #0
 8005c02:	61fb      	str	r3, [r7, #28]
 8005c04:	e012      	b.n	8005c2c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	7819      	ldrb	r1, [r3, #0]
 8005c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	4413      	add	r3, r2
 8005c14:	3334      	adds	r3, #52	@ 0x34
 8005c16:	460a      	mov	r2, r1
 8005c18:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	4413      	add	r3, r2
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	61fb      	str	r3, [r7, #28]
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	2b0f      	cmp	r3, #15
 8005c30:	d9e9      	bls.n	8005c06 <prvInitialiseNewTask+0x66>
 8005c32:	e000      	b.n	8005c36 <prvInitialiseNewTask+0x96>
			{
				break;
 8005c34:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c3e:	e003      	b.n	8005c48 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4a:	2b37      	cmp	r3, #55	@ 0x37
 8005c4c:	d901      	bls.n	8005c52 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c4e:	2337      	movs	r3, #55	@ 0x37
 8005c50:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c56:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	2200      	movs	r2, #0
 8005c62:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	3304      	adds	r3, #4
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff f92e 	bl	8004eca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c70:	3318      	adds	r3, #24
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff f929 	bl	8004eca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c7c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c86:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c8c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c90:	2200      	movs	r2, #0
 8005c92:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	3354      	adds	r3, #84	@ 0x54
 8005ca2:	224c      	movs	r2, #76	@ 0x4c
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f002 fb85 	bl	80083b6 <memset>
 8005cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cae:	4a0d      	ldr	r2, [pc, #52]	@ (8005ce4 <prvInitialiseNewTask+0x144>)
 8005cb0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce8 <prvInitialiseNewTask+0x148>)
 8005cb6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	4a0c      	ldr	r2, [pc, #48]	@ (8005cec <prvInitialiseNewTask+0x14c>)
 8005cbc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	68f9      	ldr	r1, [r7, #12]
 8005cc2:	69b8      	ldr	r0, [r7, #24]
 8005cc4:	f001 f9d8 	bl	8007078 <pxPortInitialiseStack>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ccc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d002      	beq.n	8005cda <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cda:	bf00      	nop
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20001be4 	.word	0x20001be4
 8005ce8:	20001c4c 	.word	0x20001c4c
 8005cec:	20001cb4 	.word	0x20001cb4

08005cf0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005cf8:	f001 fab0 	bl	800725c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8005db4 <prvAddNewTaskToReadyList+0xc4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	4a2c      	ldr	r2, [pc, #176]	@ (8005db4 <prvAddNewTaskToReadyList+0xc4>)
 8005d04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d06:	4b2c      	ldr	r3, [pc, #176]	@ (8005db8 <prvAddNewTaskToReadyList+0xc8>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d109      	bne.n	8005d22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005db8 <prvAddNewTaskToReadyList+0xc8>)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d14:	4b27      	ldr	r3, [pc, #156]	@ (8005db4 <prvAddNewTaskToReadyList+0xc4>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d110      	bne.n	8005d3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d1c:	f000 fc8e 	bl	800663c <prvInitialiseTaskLists>
 8005d20:	e00d      	b.n	8005d3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d22:	4b26      	ldr	r3, [pc, #152]	@ (8005dbc <prvAddNewTaskToReadyList+0xcc>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d109      	bne.n	8005d3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d2a:	4b23      	ldr	r3, [pc, #140]	@ (8005db8 <prvAddNewTaskToReadyList+0xc8>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d802      	bhi.n	8005d3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d38:	4a1f      	ldr	r2, [pc, #124]	@ (8005db8 <prvAddNewTaskToReadyList+0xc8>)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d3e:	4b20      	ldr	r3, [pc, #128]	@ (8005dc0 <prvAddNewTaskToReadyList+0xd0>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3301      	adds	r3, #1
 8005d44:	4a1e      	ldr	r2, [pc, #120]	@ (8005dc0 <prvAddNewTaskToReadyList+0xd0>)
 8005d46:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d48:	4b1d      	ldr	r3, [pc, #116]	@ (8005dc0 <prvAddNewTaskToReadyList+0xd0>)
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d54:	4b1b      	ldr	r3, [pc, #108]	@ (8005dc4 <prvAddNewTaskToReadyList+0xd4>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d903      	bls.n	8005d64 <prvAddNewTaskToReadyList+0x74>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d60:	4a18      	ldr	r2, [pc, #96]	@ (8005dc4 <prvAddNewTaskToReadyList+0xd4>)
 8005d62:	6013      	str	r3, [r2, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d68:	4613      	mov	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4a15      	ldr	r2, [pc, #84]	@ (8005dc8 <prvAddNewTaskToReadyList+0xd8>)
 8005d72:	441a      	add	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3304      	adds	r3, #4
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	f7ff f8b1 	bl	8004ee2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d80:	f001 fa9c 	bl	80072bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d84:	4b0d      	ldr	r3, [pc, #52]	@ (8005dbc <prvAddNewTaskToReadyList+0xcc>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00e      	beq.n	8005daa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005db8 <prvAddNewTaskToReadyList+0xc8>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d207      	bcs.n	8005daa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005dcc <prvAddNewTaskToReadyList+0xdc>)
 8005d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005daa:	bf00      	nop
 8005dac:	3708      	adds	r7, #8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	20000d40 	.word	0x20000d40
 8005db8:	2000086c 	.word	0x2000086c
 8005dbc:	20000d4c 	.word	0x20000d4c
 8005dc0:	20000d5c 	.word	0x20000d5c
 8005dc4:	20000d48 	.word	0x20000d48
 8005dc8:	20000870 	.word	0x20000870
 8005dcc:	e000ed04 	.word	0xe000ed04

08005dd0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d018      	beq.n	8005e14 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005de2:	4b14      	ldr	r3, [pc, #80]	@ (8005e34 <vTaskDelay+0x64>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00b      	beq.n	8005e02 <vTaskDelay+0x32>
	__asm volatile
 8005dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	60bb      	str	r3, [r7, #8]
}
 8005dfc:	bf00      	nop
 8005dfe:	bf00      	nop
 8005e00:	e7fd      	b.n	8005dfe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e02:	f000 f88b 	bl	8005f1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e06:	2100      	movs	r1, #0
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 fd69 	bl	80068e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e0e:	f000 f893 	bl	8005f38 <xTaskResumeAll>
 8005e12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d107      	bne.n	8005e2a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e1a:	4b07      	ldr	r3, [pc, #28]	@ (8005e38 <vTaskDelay+0x68>)
 8005e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e20:	601a      	str	r2, [r3, #0]
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20000d68 	.word	0x20000d68
 8005e38:	e000ed04 	.word	0xe000ed04

08005e3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b08a      	sub	sp, #40	@ 0x28
 8005e40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e42:	2300      	movs	r3, #0
 8005e44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e4a:	463a      	mov	r2, r7
 8005e4c:	1d39      	adds	r1, r7, #4
 8005e4e:	f107 0308 	add.w	r3, r7, #8
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fe fee8 	bl	8004c28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e58:	6839      	ldr	r1, [r7, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	9202      	str	r2, [sp, #8]
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	2300      	movs	r3, #0
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	2300      	movs	r3, #0
 8005e68:	460a      	mov	r2, r1
 8005e6a:	4924      	ldr	r1, [pc, #144]	@ (8005efc <vTaskStartScheduler+0xc0>)
 8005e6c:	4824      	ldr	r0, [pc, #144]	@ (8005f00 <vTaskStartScheduler+0xc4>)
 8005e6e:	f7ff fdf1 	bl	8005a54 <xTaskCreateStatic>
 8005e72:	4603      	mov	r3, r0
 8005e74:	4a23      	ldr	r2, [pc, #140]	@ (8005f04 <vTaskStartScheduler+0xc8>)
 8005e76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e78:	4b22      	ldr	r3, [pc, #136]	@ (8005f04 <vTaskStartScheduler+0xc8>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e80:	2301      	movs	r3, #1
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	e001      	b.n	8005e8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d102      	bne.n	8005e96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e90:	f000 fd7a 	bl	8006988 <xTimerCreateTimerTask>
 8005e94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d11b      	bne.n	8005ed4 <vTaskStartScheduler+0x98>
	__asm volatile
 8005e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea0:	f383 8811 	msr	BASEPRI, r3
 8005ea4:	f3bf 8f6f 	isb	sy
 8005ea8:	f3bf 8f4f 	dsb	sy
 8005eac:	613b      	str	r3, [r7, #16]
}
 8005eae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005eb0:	4b15      	ldr	r3, [pc, #84]	@ (8005f08 <vTaskStartScheduler+0xcc>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3354      	adds	r3, #84	@ 0x54
 8005eb6:	4a15      	ldr	r2, [pc, #84]	@ (8005f0c <vTaskStartScheduler+0xd0>)
 8005eb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005eba:	4b15      	ldr	r3, [pc, #84]	@ (8005f10 <vTaskStartScheduler+0xd4>)
 8005ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ec0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ec2:	4b14      	ldr	r3, [pc, #80]	@ (8005f14 <vTaskStartScheduler+0xd8>)
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ec8:	4b13      	ldr	r3, [pc, #76]	@ (8005f18 <vTaskStartScheduler+0xdc>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ece:	f001 f953 	bl	8007178 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ed2:	e00f      	b.n	8005ef4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005eda:	d10b      	bne.n	8005ef4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	60fb      	str	r3, [r7, #12]
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <vTaskStartScheduler+0xb4>
}
 8005ef4:	bf00      	nop
 8005ef6:	3718      	adds	r7, #24
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	08009178 	.word	0x08009178
 8005f00:	0800660d 	.word	0x0800660d
 8005f04:	20000d64 	.word	0x20000d64
 8005f08:	2000086c 	.word	0x2000086c
 8005f0c:	2000001c 	.word	0x2000001c
 8005f10:	20000d60 	.word	0x20000d60
 8005f14:	20000d4c 	.word	0x20000d4c
 8005f18:	20000d44 	.word	0x20000d44

08005f1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f20:	4b04      	ldr	r3, [pc, #16]	@ (8005f34 <vTaskSuspendAll+0x18>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3301      	adds	r3, #1
 8005f26:	4a03      	ldr	r2, [pc, #12]	@ (8005f34 <vTaskSuspendAll+0x18>)
 8005f28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f2a:	bf00      	nop
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	20000d68 	.word	0x20000d68

08005f38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f42:	2300      	movs	r3, #0
 8005f44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f46:	4b42      	ldr	r3, [pc, #264]	@ (8006050 <xTaskResumeAll+0x118>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10b      	bne.n	8005f66 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	603b      	str	r3, [r7, #0]
}
 8005f60:	bf00      	nop
 8005f62:	bf00      	nop
 8005f64:	e7fd      	b.n	8005f62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f66:	f001 f979 	bl	800725c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f6a:	4b39      	ldr	r3, [pc, #228]	@ (8006050 <xTaskResumeAll+0x118>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	4a37      	ldr	r2, [pc, #220]	@ (8006050 <xTaskResumeAll+0x118>)
 8005f72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f74:	4b36      	ldr	r3, [pc, #216]	@ (8006050 <xTaskResumeAll+0x118>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d162      	bne.n	8006042 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f7c:	4b35      	ldr	r3, [pc, #212]	@ (8006054 <xTaskResumeAll+0x11c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d05e      	beq.n	8006042 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f84:	e02f      	b.n	8005fe6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f86:	4b34      	ldr	r3, [pc, #208]	@ (8006058 <xTaskResumeAll+0x120>)
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	3318      	adds	r3, #24
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7ff f800 	bl	8004f98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f7fe fffb 	bl	8004f98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800605c <xTaskResumeAll+0x124>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d903      	bls.n	8005fb6 <xTaskResumeAll+0x7e>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	4a2a      	ldr	r2, [pc, #168]	@ (800605c <xTaskResumeAll+0x124>)
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fba:	4613      	mov	r3, r2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4413      	add	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4a27      	ldr	r2, [pc, #156]	@ (8006060 <xTaskResumeAll+0x128>)
 8005fc4:	441a      	add	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	3304      	adds	r3, #4
 8005fca:	4619      	mov	r1, r3
 8005fcc:	4610      	mov	r0, r2
 8005fce:	f7fe ff88 	bl	8004ee2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd6:	4b23      	ldr	r3, [pc, #140]	@ (8006064 <xTaskResumeAll+0x12c>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d302      	bcc.n	8005fe6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005fe0:	4b21      	ldr	r3, [pc, #132]	@ (8006068 <xTaskResumeAll+0x130>)
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8006058 <xTaskResumeAll+0x120>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1cb      	bne.n	8005f86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ff4:	f000 fbc6 	bl	8006784 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800606c <xTaskResumeAll+0x134>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d010      	beq.n	8006026 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006004:	f000 f844 	bl	8006090 <xTaskIncrementTick>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800600e:	4b16      	ldr	r3, [pc, #88]	@ (8006068 <xTaskResumeAll+0x130>)
 8006010:	2201      	movs	r2, #1
 8006012:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3b01      	subs	r3, #1
 8006018:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1f1      	bne.n	8006004 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006020:	4b12      	ldr	r3, [pc, #72]	@ (800606c <xTaskResumeAll+0x134>)
 8006022:	2200      	movs	r2, #0
 8006024:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006026:	4b10      	ldr	r3, [pc, #64]	@ (8006068 <xTaskResumeAll+0x130>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d009      	beq.n	8006042 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800602e:	2301      	movs	r3, #1
 8006030:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006032:	4b0f      	ldr	r3, [pc, #60]	@ (8006070 <xTaskResumeAll+0x138>)
 8006034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006042:	f001 f93b 	bl	80072bc <vPortExitCritical>

	return xAlreadyYielded;
 8006046:	68bb      	ldr	r3, [r7, #8]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	20000d68 	.word	0x20000d68
 8006054:	20000d40 	.word	0x20000d40
 8006058:	20000d00 	.word	0x20000d00
 800605c:	20000d48 	.word	0x20000d48
 8006060:	20000870 	.word	0x20000870
 8006064:	2000086c 	.word	0x2000086c
 8006068:	20000d54 	.word	0x20000d54
 800606c:	20000d50 	.word	0x20000d50
 8006070:	e000ed04 	.word	0xe000ed04

08006074 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800607a:	4b04      	ldr	r3, [pc, #16]	@ (800608c <xTaskGetTickCount+0x18>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006080:	687b      	ldr	r3, [r7, #4]
}
 8006082:	4618      	mov	r0, r3
 8006084:	370c      	adds	r7, #12
 8006086:	46bd      	mov	sp, r7
 8006088:	bc80      	pop	{r7}
 800608a:	4770      	bx	lr
 800608c:	20000d44 	.word	0x20000d44

08006090 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006096:	2300      	movs	r3, #0
 8006098:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800609a:	4b4f      	ldr	r3, [pc, #316]	@ (80061d8 <xTaskIncrementTick+0x148>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f040 8090 	bne.w	80061c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060a4:	4b4d      	ldr	r3, [pc, #308]	@ (80061dc <xTaskIncrementTick+0x14c>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3301      	adds	r3, #1
 80060aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060ac:	4a4b      	ldr	r2, [pc, #300]	@ (80061dc <xTaskIncrementTick+0x14c>)
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d121      	bne.n	80060fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80060b8:	4b49      	ldr	r3, [pc, #292]	@ (80061e0 <xTaskIncrementTick+0x150>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00b      	beq.n	80060da <xTaskIncrementTick+0x4a>
	__asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	603b      	str	r3, [r7, #0]
}
 80060d4:	bf00      	nop
 80060d6:	bf00      	nop
 80060d8:	e7fd      	b.n	80060d6 <xTaskIncrementTick+0x46>
 80060da:	4b41      	ldr	r3, [pc, #260]	@ (80061e0 <xTaskIncrementTick+0x150>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	4b40      	ldr	r3, [pc, #256]	@ (80061e4 <xTaskIncrementTick+0x154>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a3e      	ldr	r2, [pc, #248]	@ (80061e0 <xTaskIncrementTick+0x150>)
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	4a3e      	ldr	r2, [pc, #248]	@ (80061e4 <xTaskIncrementTick+0x154>)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6013      	str	r3, [r2, #0]
 80060ee:	4b3e      	ldr	r3, [pc, #248]	@ (80061e8 <xTaskIncrementTick+0x158>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a3c      	ldr	r2, [pc, #240]	@ (80061e8 <xTaskIncrementTick+0x158>)
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	f000 fb44 	bl	8006784 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060fc:	4b3b      	ldr	r3, [pc, #236]	@ (80061ec <xTaskIncrementTick+0x15c>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	429a      	cmp	r2, r3
 8006104:	d349      	bcc.n	800619a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006106:	4b36      	ldr	r3, [pc, #216]	@ (80061e0 <xTaskIncrementTick+0x150>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d104      	bne.n	800611a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006110:	4b36      	ldr	r3, [pc, #216]	@ (80061ec <xTaskIncrementTick+0x15c>)
 8006112:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006116:	601a      	str	r2, [r3, #0]
					break;
 8006118:	e03f      	b.n	800619a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800611a:	4b31      	ldr	r3, [pc, #196]	@ (80061e0 <xTaskIncrementTick+0x150>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	429a      	cmp	r2, r3
 8006130:	d203      	bcs.n	800613a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006132:	4a2e      	ldr	r2, [pc, #184]	@ (80061ec <xTaskIncrementTick+0x15c>)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006138:	e02f      	b.n	800619a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	3304      	adds	r3, #4
 800613e:	4618      	mov	r0, r3
 8006140:	f7fe ff2a 	bl	8004f98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006148:	2b00      	cmp	r3, #0
 800614a:	d004      	beq.n	8006156 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	3318      	adds	r3, #24
 8006150:	4618      	mov	r0, r3
 8006152:	f7fe ff21 	bl	8004f98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615a:	4b25      	ldr	r3, [pc, #148]	@ (80061f0 <xTaskIncrementTick+0x160>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d903      	bls.n	800616a <xTaskIncrementTick+0xda>
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006166:	4a22      	ldr	r2, [pc, #136]	@ (80061f0 <xTaskIncrementTick+0x160>)
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800616e:	4613      	mov	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	4a1f      	ldr	r2, [pc, #124]	@ (80061f4 <xTaskIncrementTick+0x164>)
 8006178:	441a      	add	r2, r3
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	3304      	adds	r3, #4
 800617e:	4619      	mov	r1, r3
 8006180:	4610      	mov	r0, r2
 8006182:	f7fe feae 	bl	8004ee2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618a:	4b1b      	ldr	r3, [pc, #108]	@ (80061f8 <xTaskIncrementTick+0x168>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006190:	429a      	cmp	r2, r3
 8006192:	d3b8      	bcc.n	8006106 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006194:	2301      	movs	r3, #1
 8006196:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006198:	e7b5      	b.n	8006106 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800619a:	4b17      	ldr	r3, [pc, #92]	@ (80061f8 <xTaskIncrementTick+0x168>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a0:	4914      	ldr	r1, [pc, #80]	@ (80061f4 <xTaskIncrementTick+0x164>)
 80061a2:	4613      	mov	r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	4413      	add	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	440b      	add	r3, r1
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d901      	bls.n	80061b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80061b2:	2301      	movs	r3, #1
 80061b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061b6:	4b11      	ldr	r3, [pc, #68]	@ (80061fc <xTaskIncrementTick+0x16c>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d007      	beq.n	80061ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80061be:	2301      	movs	r3, #1
 80061c0:	617b      	str	r3, [r7, #20]
 80061c2:	e004      	b.n	80061ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006200 <xTaskIncrementTick+0x170>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	3301      	adds	r3, #1
 80061ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006200 <xTaskIncrementTick+0x170>)
 80061cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061ce:	697b      	ldr	r3, [r7, #20]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	20000d68 	.word	0x20000d68
 80061dc:	20000d44 	.word	0x20000d44
 80061e0:	20000cf8 	.word	0x20000cf8
 80061e4:	20000cfc 	.word	0x20000cfc
 80061e8:	20000d58 	.word	0x20000d58
 80061ec:	20000d60 	.word	0x20000d60
 80061f0:	20000d48 	.word	0x20000d48
 80061f4:	20000870 	.word	0x20000870
 80061f8:	2000086c 	.word	0x2000086c
 80061fc:	20000d54 	.word	0x20000d54
 8006200:	20000d50 	.word	0x20000d50

08006204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800620a:	4b2a      	ldr	r3, [pc, #168]	@ (80062b4 <vTaskSwitchContext+0xb0>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006212:	4b29      	ldr	r3, [pc, #164]	@ (80062b8 <vTaskSwitchContext+0xb4>)
 8006214:	2201      	movs	r2, #1
 8006216:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006218:	e047      	b.n	80062aa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800621a:	4b27      	ldr	r3, [pc, #156]	@ (80062b8 <vTaskSwitchContext+0xb4>)
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006220:	4b26      	ldr	r3, [pc, #152]	@ (80062bc <vTaskSwitchContext+0xb8>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	60fb      	str	r3, [r7, #12]
 8006226:	e011      	b.n	800624c <vTaskSwitchContext+0x48>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10b      	bne.n	8006246 <vTaskSwitchContext+0x42>
	__asm volatile
 800622e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006232:	f383 8811 	msr	BASEPRI, r3
 8006236:	f3bf 8f6f 	isb	sy
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	607b      	str	r3, [r7, #4]
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	e7fd      	b.n	8006242 <vTaskSwitchContext+0x3e>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	3b01      	subs	r3, #1
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	491c      	ldr	r1, [pc, #112]	@ (80062c0 <vTaskSwitchContext+0xbc>)
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	4613      	mov	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	440b      	add	r3, r1
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d0e3      	beq.n	8006228 <vTaskSwitchContext+0x24>
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4613      	mov	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	4413      	add	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4a15      	ldr	r2, [pc, #84]	@ (80062c0 <vTaskSwitchContext+0xbc>)
 800626c:	4413      	add	r3, r2
 800626e:	60bb      	str	r3, [r7, #8]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	605a      	str	r2, [r3, #4]
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	685a      	ldr	r2, [r3, #4]
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	3308      	adds	r3, #8
 8006282:	429a      	cmp	r2, r3
 8006284:	d104      	bne.n	8006290 <vTaskSwitchContext+0x8c>
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	685a      	ldr	r2, [r3, #4]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	605a      	str	r2, [r3, #4]
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	4a0b      	ldr	r2, [pc, #44]	@ (80062c4 <vTaskSwitchContext+0xc0>)
 8006298:	6013      	str	r3, [r2, #0]
 800629a:	4a08      	ldr	r2, [pc, #32]	@ (80062bc <vTaskSwitchContext+0xb8>)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062a0:	4b08      	ldr	r3, [pc, #32]	@ (80062c4 <vTaskSwitchContext+0xc0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3354      	adds	r3, #84	@ 0x54
 80062a6:	4a08      	ldr	r2, [pc, #32]	@ (80062c8 <vTaskSwitchContext+0xc4>)
 80062a8:	6013      	str	r3, [r2, #0]
}
 80062aa:	bf00      	nop
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bc80      	pop	{r7}
 80062b2:	4770      	bx	lr
 80062b4:	20000d68 	.word	0x20000d68
 80062b8:	20000d54 	.word	0x20000d54
 80062bc:	20000d48 	.word	0x20000d48
 80062c0:	20000870 	.word	0x20000870
 80062c4:	2000086c 	.word	0x2000086c
 80062c8:	2000001c 	.word	0x2000001c

080062cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10b      	bne.n	80062f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	60fb      	str	r3, [r7, #12]
}
 80062ee:	bf00      	nop
 80062f0:	bf00      	nop
 80062f2:	e7fd      	b.n	80062f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062f4:	4b07      	ldr	r3, [pc, #28]	@ (8006314 <vTaskPlaceOnEventList+0x48>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	3318      	adds	r3, #24
 80062fa:	4619      	mov	r1, r3
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7fe fe13 	bl	8004f28 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006302:	2101      	movs	r1, #1
 8006304:	6838      	ldr	r0, [r7, #0]
 8006306:	f000 faeb 	bl	80068e0 <prvAddCurrentTaskToDelayedList>
}
 800630a:	bf00      	nop
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	2000086c 	.word	0x2000086c

08006318 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10b      	bne.n	8006342 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800632a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632e:	f383 8811 	msr	BASEPRI, r3
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	617b      	str	r3, [r7, #20]
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	e7fd      	b.n	800633e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006342:	4b0a      	ldr	r3, [pc, #40]	@ (800636c <vTaskPlaceOnEventListRestricted+0x54>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3318      	adds	r3, #24
 8006348:	4619      	mov	r1, r3
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7fe fdc9 	bl	8004ee2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800635a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800635c:	6879      	ldr	r1, [r7, #4]
 800635e:	68b8      	ldr	r0, [r7, #8]
 8006360:	f000 fabe 	bl	80068e0 <prvAddCurrentTaskToDelayedList>
	}
 8006364:	bf00      	nop
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	2000086c 	.word	0x2000086c

08006370 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	60fb      	str	r3, [r7, #12]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	3318      	adds	r3, #24
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7fe fdf8 	bl	8004f98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006420 <xTaskRemoveFromEventList+0xb0>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d11d      	bne.n	80063ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	3304      	adds	r3, #4
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fe fdef 	bl	8004f98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063be:	4b19      	ldr	r3, [pc, #100]	@ (8006424 <xTaskRemoveFromEventList+0xb4>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d903      	bls.n	80063ce <xTaskRemoveFromEventList+0x5e>
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ca:	4a16      	ldr	r2, [pc, #88]	@ (8006424 <xTaskRemoveFromEventList+0xb4>)
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d2:	4613      	mov	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4413      	add	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4a13      	ldr	r2, [pc, #76]	@ (8006428 <xTaskRemoveFromEventList+0xb8>)
 80063dc:	441a      	add	r2, r3
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	3304      	adds	r3, #4
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f7fe fd7c 	bl	8004ee2 <vListInsertEnd>
 80063ea:	e005      	b.n	80063f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	3318      	adds	r3, #24
 80063f0:	4619      	mov	r1, r3
 80063f2:	480e      	ldr	r0, [pc, #56]	@ (800642c <xTaskRemoveFromEventList+0xbc>)
 80063f4:	f7fe fd75 	bl	8004ee2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006430 <xTaskRemoveFromEventList+0xc0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006402:	429a      	cmp	r2, r3
 8006404:	d905      	bls.n	8006412 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006406:	2301      	movs	r3, #1
 8006408:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800640a:	4b0a      	ldr	r3, [pc, #40]	@ (8006434 <xTaskRemoveFromEventList+0xc4>)
 800640c:	2201      	movs	r2, #1
 800640e:	601a      	str	r2, [r3, #0]
 8006410:	e001      	b.n	8006416 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006416:	697b      	ldr	r3, [r7, #20]
}
 8006418:	4618      	mov	r0, r3
 800641a:	3718      	adds	r7, #24
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}
 8006420:	20000d68 	.word	0x20000d68
 8006424:	20000d48 	.word	0x20000d48
 8006428:	20000870 	.word	0x20000870
 800642c:	20000d00 	.word	0x20000d00
 8006430:	2000086c 	.word	0x2000086c
 8006434:	20000d54 	.word	0x20000d54

08006438 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006442:	4b2a      	ldr	r3, [pc, #168]	@ (80064ec <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10b      	bne.n	8006462 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800644a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
 800645a:	613b      	str	r3, [r7, #16]
}
 800645c:	bf00      	nop
 800645e:	bf00      	nop
 8006460:	e7fd      	b.n	800645e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647c:	f383 8811 	msr	BASEPRI, r3
 8006480:	f3bf 8f6f 	isb	sy
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	60fb      	str	r3, [r7, #12]
}
 800648a:	bf00      	nop
 800648c:	bf00      	nop
 800648e:	e7fd      	b.n	800648c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7fe fd81 	bl	8004f98 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	3304      	adds	r3, #4
 800649a:	4618      	mov	r0, r3
 800649c:	f7fe fd7c 	bl	8004f98 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a4:	4b12      	ldr	r3, [pc, #72]	@ (80064f0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d903      	bls.n	80064b4 <vTaskRemoveFromUnorderedEventList+0x7c>
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	4a0f      	ldr	r2, [pc, #60]	@ (80064f0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80064b2:	6013      	str	r3, [r2, #0]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b8:	4613      	mov	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	4a0c      	ldr	r2, [pc, #48]	@ (80064f4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80064c2:	441a      	add	r2, r3
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	3304      	adds	r3, #4
 80064c8:	4619      	mov	r1, r3
 80064ca:	4610      	mov	r0, r2
 80064cc:	f7fe fd09 	bl	8004ee2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d4:	4b08      	ldr	r3, [pc, #32]	@ (80064f8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	429a      	cmp	r2, r3
 80064dc:	d902      	bls.n	80064e4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80064de:	4b07      	ldr	r3, [pc, #28]	@ (80064fc <vTaskRemoveFromUnorderedEventList+0xc4>)
 80064e0:	2201      	movs	r2, #1
 80064e2:	601a      	str	r2, [r3, #0]
	}
}
 80064e4:	bf00      	nop
 80064e6:	3718      	adds	r7, #24
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	20000d68 	.word	0x20000d68
 80064f0:	20000d48 	.word	0x20000d48
 80064f4:	20000870 	.word	0x20000870
 80064f8:	2000086c 	.word	0x2000086c
 80064fc:	20000d54 	.word	0x20000d54

08006500 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006508:	4b06      	ldr	r3, [pc, #24]	@ (8006524 <vTaskInternalSetTimeOutState+0x24>)
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006510:	4b05      	ldr	r3, [pc, #20]	@ (8006528 <vTaskInternalSetTimeOutState+0x28>)
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	605a      	str	r2, [r3, #4]
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	bc80      	pop	{r7}
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	20000d58 	.word	0x20000d58
 8006528:	20000d44 	.word	0x20000d44

0800652c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10b      	bne.n	8006554 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800653c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006540:	f383 8811 	msr	BASEPRI, r3
 8006544:	f3bf 8f6f 	isb	sy
 8006548:	f3bf 8f4f 	dsb	sy
 800654c:	613b      	str	r3, [r7, #16]
}
 800654e:	bf00      	nop
 8006550:	bf00      	nop
 8006552:	e7fd      	b.n	8006550 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10b      	bne.n	8006572 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	60fb      	str	r3, [r7, #12]
}
 800656c:	bf00      	nop
 800656e:	bf00      	nop
 8006570:	e7fd      	b.n	800656e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006572:	f000 fe73 	bl	800725c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006576:	4b1d      	ldr	r3, [pc, #116]	@ (80065ec <xTaskCheckForTimeOut+0xc0>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800658e:	d102      	bne.n	8006596 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006590:	2300      	movs	r3, #0
 8006592:	61fb      	str	r3, [r7, #28]
 8006594:	e023      	b.n	80065de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	4b15      	ldr	r3, [pc, #84]	@ (80065f0 <xTaskCheckForTimeOut+0xc4>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d007      	beq.n	80065b2 <xTaskCheckForTimeOut+0x86>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d302      	bcc.n	80065b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065ac:	2301      	movs	r3, #1
 80065ae:	61fb      	str	r3, [r7, #28]
 80065b0:	e015      	b.n	80065de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d20b      	bcs.n	80065d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	1ad2      	subs	r2, r2, r3
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff ff99 	bl	8006500 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80065ce:	2300      	movs	r3, #0
 80065d0:	61fb      	str	r3, [r7, #28]
 80065d2:	e004      	b.n	80065de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	2200      	movs	r2, #0
 80065d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80065da:	2301      	movs	r3, #1
 80065dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80065de:	f000 fe6d 	bl	80072bc <vPortExitCritical>

	return xReturn;
 80065e2:	69fb      	ldr	r3, [r7, #28]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3720      	adds	r7, #32
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	20000d44 	.word	0x20000d44
 80065f0:	20000d58 	.word	0x20000d58

080065f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80065f4:	b480      	push	{r7}
 80065f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80065f8:	4b03      	ldr	r3, [pc, #12]	@ (8006608 <vTaskMissedYield+0x14>)
 80065fa:	2201      	movs	r2, #1
 80065fc:	601a      	str	r2, [r3, #0]
}
 80065fe:	bf00      	nop
 8006600:	46bd      	mov	sp, r7
 8006602:	bc80      	pop	{r7}
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000d54 	.word	0x20000d54

0800660c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006614:	f000 f852 	bl	80066bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006618:	4b06      	ldr	r3, [pc, #24]	@ (8006634 <prvIdleTask+0x28>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d9f9      	bls.n	8006614 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006620:	4b05      	ldr	r3, [pc, #20]	@ (8006638 <prvIdleTask+0x2c>)
 8006622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006630:	e7f0      	b.n	8006614 <prvIdleTask+0x8>
 8006632:	bf00      	nop
 8006634:	20000870 	.word	0x20000870
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006642:	2300      	movs	r3, #0
 8006644:	607b      	str	r3, [r7, #4]
 8006646:	e00c      	b.n	8006662 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	4613      	mov	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4a12      	ldr	r2, [pc, #72]	@ (800669c <prvInitialiseTaskLists+0x60>)
 8006654:	4413      	add	r3, r2
 8006656:	4618      	mov	r0, r3
 8006658:	f7fe fc18 	bl	8004e8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	3301      	adds	r3, #1
 8006660:	607b      	str	r3, [r7, #4]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b37      	cmp	r3, #55	@ 0x37
 8006666:	d9ef      	bls.n	8006648 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006668:	480d      	ldr	r0, [pc, #52]	@ (80066a0 <prvInitialiseTaskLists+0x64>)
 800666a:	f7fe fc0f 	bl	8004e8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800666e:	480d      	ldr	r0, [pc, #52]	@ (80066a4 <prvInitialiseTaskLists+0x68>)
 8006670:	f7fe fc0c 	bl	8004e8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006674:	480c      	ldr	r0, [pc, #48]	@ (80066a8 <prvInitialiseTaskLists+0x6c>)
 8006676:	f7fe fc09 	bl	8004e8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800667a:	480c      	ldr	r0, [pc, #48]	@ (80066ac <prvInitialiseTaskLists+0x70>)
 800667c:	f7fe fc06 	bl	8004e8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006680:	480b      	ldr	r0, [pc, #44]	@ (80066b0 <prvInitialiseTaskLists+0x74>)
 8006682:	f7fe fc03 	bl	8004e8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006686:	4b0b      	ldr	r3, [pc, #44]	@ (80066b4 <prvInitialiseTaskLists+0x78>)
 8006688:	4a05      	ldr	r2, [pc, #20]	@ (80066a0 <prvInitialiseTaskLists+0x64>)
 800668a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800668c:	4b0a      	ldr	r3, [pc, #40]	@ (80066b8 <prvInitialiseTaskLists+0x7c>)
 800668e:	4a05      	ldr	r2, [pc, #20]	@ (80066a4 <prvInitialiseTaskLists+0x68>)
 8006690:	601a      	str	r2, [r3, #0]
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	20000870 	.word	0x20000870
 80066a0:	20000cd0 	.word	0x20000cd0
 80066a4:	20000ce4 	.word	0x20000ce4
 80066a8:	20000d00 	.word	0x20000d00
 80066ac:	20000d14 	.word	0x20000d14
 80066b0:	20000d2c 	.word	0x20000d2c
 80066b4:	20000cf8 	.word	0x20000cf8
 80066b8:	20000cfc 	.word	0x20000cfc

080066bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066c2:	e019      	b.n	80066f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066c4:	f000 fdca 	bl	800725c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066c8:	4b10      	ldr	r3, [pc, #64]	@ (800670c <prvCheckTasksWaitingTermination+0x50>)
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	3304      	adds	r3, #4
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fe fc5f 	bl	8004f98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80066da:	4b0d      	ldr	r3, [pc, #52]	@ (8006710 <prvCheckTasksWaitingTermination+0x54>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3b01      	subs	r3, #1
 80066e0:	4a0b      	ldr	r2, [pc, #44]	@ (8006710 <prvCheckTasksWaitingTermination+0x54>)
 80066e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006714 <prvCheckTasksWaitingTermination+0x58>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3b01      	subs	r3, #1
 80066ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006714 <prvCheckTasksWaitingTermination+0x58>)
 80066ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80066ee:	f000 fde5 	bl	80072bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f810 	bl	8006718 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066f8:	4b06      	ldr	r3, [pc, #24]	@ (8006714 <prvCheckTasksWaitingTermination+0x58>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e1      	bne.n	80066c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006700:	bf00      	nop
 8006702:	bf00      	nop
 8006704:	3708      	adds	r7, #8
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	20000d14 	.word	0x20000d14
 8006710:	20000d40 	.word	0x20000d40
 8006714:	20000d28 	.word	0x20000d28

08006718 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3354      	adds	r3, #84	@ 0x54
 8006724:	4618      	mov	r0, r3
 8006726:	f001 fe5f 	bl	80083e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006730:	2b00      	cmp	r3, #0
 8006732:	d108      	bne.n	8006746 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006738:	4618      	mov	r0, r3
 800673a:	f000 ff5f 	bl	80075fc <vPortFree>
				vPortFree( pxTCB );
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 ff5c 	bl	80075fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006744:	e019      	b.n	800677a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800674c:	2b01      	cmp	r3, #1
 800674e:	d103      	bne.n	8006758 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 ff53 	bl	80075fc <vPortFree>
	}
 8006756:	e010      	b.n	800677a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800675e:	2b02      	cmp	r3, #2
 8006760:	d00b      	beq.n	800677a <prvDeleteTCB+0x62>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	60fb      	str	r3, [r7, #12]
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	e7fd      	b.n	8006776 <prvDeleteTCB+0x5e>
	}
 800677a:	bf00      	nop
 800677c:	3710      	adds	r7, #16
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
	...

08006784 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800678a:	4b0c      	ldr	r3, [pc, #48]	@ (80067bc <prvResetNextTaskUnblockTime+0x38>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d104      	bne.n	800679e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006794:	4b0a      	ldr	r3, [pc, #40]	@ (80067c0 <prvResetNextTaskUnblockTime+0x3c>)
 8006796:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800679a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800679c:	e008      	b.n	80067b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800679e:	4b07      	ldr	r3, [pc, #28]	@ (80067bc <prvResetNextTaskUnblockTime+0x38>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	4a04      	ldr	r2, [pc, #16]	@ (80067c0 <prvResetNextTaskUnblockTime+0x3c>)
 80067ae:	6013      	str	r3, [r2, #0]
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bc80      	pop	{r7}
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	20000cf8 	.word	0x20000cf8
 80067c0:	20000d60 	.word	0x20000d60

080067c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067ca:	4b0b      	ldr	r3, [pc, #44]	@ (80067f8 <xTaskGetSchedulerState+0x34>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d102      	bne.n	80067d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067d2:	2301      	movs	r3, #1
 80067d4:	607b      	str	r3, [r7, #4]
 80067d6:	e008      	b.n	80067ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067d8:	4b08      	ldr	r3, [pc, #32]	@ (80067fc <xTaskGetSchedulerState+0x38>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d102      	bne.n	80067e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80067e0:	2302      	movs	r3, #2
 80067e2:	607b      	str	r3, [r7, #4]
 80067e4:	e001      	b.n	80067ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80067e6:	2300      	movs	r3, #0
 80067e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80067ea:	687b      	ldr	r3, [r7, #4]
	}
 80067ec:	4618      	mov	r0, r3
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bc80      	pop	{r7}
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	20000d4c 	.word	0x20000d4c
 80067fc:	20000d68 	.word	0x20000d68

08006800 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006800:	b580      	push	{r7, lr}
 8006802:	b086      	sub	sp, #24
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800680c:	2300      	movs	r3, #0
 800680e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d058      	beq.n	80068c8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006816:	4b2f      	ldr	r3, [pc, #188]	@ (80068d4 <xTaskPriorityDisinherit+0xd4>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	429a      	cmp	r2, r3
 800681e:	d00b      	beq.n	8006838 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	60fb      	str	r3, [r7, #12]
}
 8006832:	bf00      	nop
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10b      	bne.n	8006858 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006844:	f383 8811 	msr	BASEPRI, r3
 8006848:	f3bf 8f6f 	isb	sy
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	60bb      	str	r3, [r7, #8]
}
 8006852:	bf00      	nop
 8006854:	bf00      	nop
 8006856:	e7fd      	b.n	8006854 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800685c:	1e5a      	subs	r2, r3, #1
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800686a:	429a      	cmp	r2, r3
 800686c:	d02c      	beq.n	80068c8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006872:	2b00      	cmp	r3, #0
 8006874:	d128      	bne.n	80068c8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	3304      	adds	r3, #4
 800687a:	4618      	mov	r0, r3
 800687c:	f7fe fb8c 	bl	8004f98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006898:	4b0f      	ldr	r3, [pc, #60]	@ (80068d8 <xTaskPriorityDisinherit+0xd8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	429a      	cmp	r2, r3
 800689e:	d903      	bls.n	80068a8 <xTaskPriorityDisinherit+0xa8>
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	4a0c      	ldr	r2, [pc, #48]	@ (80068d8 <xTaskPriorityDisinherit+0xd8>)
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ac:	4613      	mov	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4a09      	ldr	r2, [pc, #36]	@ (80068dc <xTaskPriorityDisinherit+0xdc>)
 80068b6:	441a      	add	r2, r3
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	3304      	adds	r3, #4
 80068bc:	4619      	mov	r1, r3
 80068be:	4610      	mov	r0, r2
 80068c0:	f7fe fb0f 	bl	8004ee2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068c4:	2301      	movs	r3, #1
 80068c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068c8:	697b      	ldr	r3, [r7, #20]
	}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	2000086c 	.word	0x2000086c
 80068d8:	20000d48 	.word	0x20000d48
 80068dc:	20000870 	.word	0x20000870

080068e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068ea:	4b21      	ldr	r3, [pc, #132]	@ (8006970 <prvAddCurrentTaskToDelayedList+0x90>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f0:	4b20      	ldr	r3, [pc, #128]	@ (8006974 <prvAddCurrentTaskToDelayedList+0x94>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7fe fb4e 	bl	8004f98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006902:	d10a      	bne.n	800691a <prvAddCurrentTaskToDelayedList+0x3a>
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d007      	beq.n	800691a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800690a:	4b1a      	ldr	r3, [pc, #104]	@ (8006974 <prvAddCurrentTaskToDelayedList+0x94>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3304      	adds	r3, #4
 8006910:	4619      	mov	r1, r3
 8006912:	4819      	ldr	r0, [pc, #100]	@ (8006978 <prvAddCurrentTaskToDelayedList+0x98>)
 8006914:	f7fe fae5 	bl	8004ee2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006918:	e026      	b.n	8006968 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4413      	add	r3, r2
 8006920:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006922:	4b14      	ldr	r3, [pc, #80]	@ (8006974 <prvAddCurrentTaskToDelayedList+0x94>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	429a      	cmp	r2, r3
 8006930:	d209      	bcs.n	8006946 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006932:	4b12      	ldr	r3, [pc, #72]	@ (800697c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	4b0f      	ldr	r3, [pc, #60]	@ (8006974 <prvAddCurrentTaskToDelayedList+0x94>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3304      	adds	r3, #4
 800693c:	4619      	mov	r1, r3
 800693e:	4610      	mov	r0, r2
 8006940:	f7fe faf2 	bl	8004f28 <vListInsert>
}
 8006944:	e010      	b.n	8006968 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006946:	4b0e      	ldr	r3, [pc, #56]	@ (8006980 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	4b0a      	ldr	r3, [pc, #40]	@ (8006974 <prvAddCurrentTaskToDelayedList+0x94>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3304      	adds	r3, #4
 8006950:	4619      	mov	r1, r3
 8006952:	4610      	mov	r0, r2
 8006954:	f7fe fae8 	bl	8004f28 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006958:	4b0a      	ldr	r3, [pc, #40]	@ (8006984 <prvAddCurrentTaskToDelayedList+0xa4>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	429a      	cmp	r2, r3
 8006960:	d202      	bcs.n	8006968 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006962:	4a08      	ldr	r2, [pc, #32]	@ (8006984 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	6013      	str	r3, [r2, #0]
}
 8006968:	bf00      	nop
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	20000d44 	.word	0x20000d44
 8006974:	2000086c 	.word	0x2000086c
 8006978:	20000d2c 	.word	0x20000d2c
 800697c:	20000cfc 	.word	0x20000cfc
 8006980:	20000cf8 	.word	0x20000cf8
 8006984:	20000d60 	.word	0x20000d60

08006988 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b08a      	sub	sp, #40	@ 0x28
 800698c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800698e:	2300      	movs	r3, #0
 8006990:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006992:	f000 fb11 	bl	8006fb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006996:	4b1d      	ldr	r3, [pc, #116]	@ (8006a0c <xTimerCreateTimerTask+0x84>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d021      	beq.n	80069e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800699e:	2300      	movs	r3, #0
 80069a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80069a2:	2300      	movs	r3, #0
 80069a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80069a6:	1d3a      	adds	r2, r7, #4
 80069a8:	f107 0108 	add.w	r1, r7, #8
 80069ac:	f107 030c 	add.w	r3, r7, #12
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7fe f951 	bl	8004c58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80069b6:	6879      	ldr	r1, [r7, #4]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	9202      	str	r2, [sp, #8]
 80069be:	9301      	str	r3, [sp, #4]
 80069c0:	2302      	movs	r3, #2
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	2300      	movs	r3, #0
 80069c6:	460a      	mov	r2, r1
 80069c8:	4911      	ldr	r1, [pc, #68]	@ (8006a10 <xTimerCreateTimerTask+0x88>)
 80069ca:	4812      	ldr	r0, [pc, #72]	@ (8006a14 <xTimerCreateTimerTask+0x8c>)
 80069cc:	f7ff f842 	bl	8005a54 <xTaskCreateStatic>
 80069d0:	4603      	mov	r3, r0
 80069d2:	4a11      	ldr	r2, [pc, #68]	@ (8006a18 <xTimerCreateTimerTask+0x90>)
 80069d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069d6:	4b10      	ldr	r3, [pc, #64]	@ (8006a18 <xTimerCreateTimerTask+0x90>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d001      	beq.n	80069e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069de:	2301      	movs	r3, #1
 80069e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10b      	bne.n	8006a00 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80069e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ec:	f383 8811 	msr	BASEPRI, r3
 80069f0:	f3bf 8f6f 	isb	sy
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	613b      	str	r3, [r7, #16]
}
 80069fa:	bf00      	nop
 80069fc:	bf00      	nop
 80069fe:	e7fd      	b.n	80069fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a00:	697b      	ldr	r3, [r7, #20]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3718      	adds	r7, #24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20000d9c 	.word	0x20000d9c
 8006a10:	08009180 	.word	0x08009180
 8006a14:	08006b55 	.word	0x08006b55
 8006a18:	20000da0 	.word	0x20000da0

08006a1c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08a      	sub	sp, #40	@ 0x28
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
 8006a28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10b      	bne.n	8006a4c <xTimerGenericCommand+0x30>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	623b      	str	r3, [r7, #32]
}
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	e7fd      	b.n	8006a48 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a4c:	4b19      	ldr	r3, [pc, #100]	@ (8006ab4 <xTimerGenericCommand+0x98>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d02a      	beq.n	8006aaa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	2b05      	cmp	r3, #5
 8006a64:	dc18      	bgt.n	8006a98 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a66:	f7ff fead 	bl	80067c4 <xTaskGetSchedulerState>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d109      	bne.n	8006a84 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a70:	4b10      	ldr	r3, [pc, #64]	@ (8006ab4 <xTimerGenericCommand+0x98>)
 8006a72:	6818      	ldr	r0, [r3, #0]
 8006a74:	f107 0110 	add.w	r1, r7, #16
 8006a78:	2300      	movs	r3, #0
 8006a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a7c:	f7fe fbfc 	bl	8005278 <xQueueGenericSend>
 8006a80:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a82:	e012      	b.n	8006aaa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a84:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab4 <xTimerGenericCommand+0x98>)
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	f107 0110 	add.w	r1, r7, #16
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f7fe fbf2 	bl	8005278 <xQueueGenericSend>
 8006a94:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a96:	e008      	b.n	8006aaa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a98:	4b06      	ldr	r3, [pc, #24]	@ (8006ab4 <xTimerGenericCommand+0x98>)
 8006a9a:	6818      	ldr	r0, [r3, #0]
 8006a9c:	f107 0110 	add.w	r1, r7, #16
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	683a      	ldr	r2, [r7, #0]
 8006aa4:	f7fe fcea 	bl	800547c <xQueueGenericSendFromISR>
 8006aa8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3728      	adds	r7, #40	@ 0x28
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	20000d9c 	.word	0x20000d9c

08006ab8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b088      	sub	sp, #32
 8006abc:	af02      	add	r7, sp, #8
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ac2:	4b23      	ldr	r3, [pc, #140]	@ (8006b50 <prvProcessExpiredTimer+0x98>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	3304      	adds	r3, #4
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fe fa61 	bl	8004f98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006adc:	f003 0304 	and.w	r3, r3, #4
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d023      	beq.n	8006b2c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	18d1      	adds	r1, r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	6978      	ldr	r0, [r7, #20]
 8006af2:	f000 f8d3 	bl	8006c9c <prvInsertTimerInActiveList>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d020      	beq.n	8006b3e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006afc:	2300      	movs	r3, #0
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	2300      	movs	r3, #0
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	2100      	movs	r1, #0
 8006b06:	6978      	ldr	r0, [r7, #20]
 8006b08:	f7ff ff88 	bl	8006a1c <xTimerGenericCommand>
 8006b0c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d114      	bne.n	8006b3e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	60fb      	str	r3, [r7, #12]
}
 8006b26:	bf00      	nop
 8006b28:	bf00      	nop
 8006b2a:	e7fd      	b.n	8006b28 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b32:	f023 0301 	bic.w	r3, r3, #1
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	6978      	ldr	r0, [r7, #20]
 8006b44:	4798      	blx	r3
}
 8006b46:	bf00      	nop
 8006b48:	3718      	adds	r7, #24
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000d94 	.word	0x20000d94

08006b54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b5c:	f107 0308 	add.w	r3, r7, #8
 8006b60:	4618      	mov	r0, r3
 8006b62:	f000 f859 	bl	8006c18 <prvGetNextExpireTime>
 8006b66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f000 f805 	bl	8006b7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b72:	f000 f8d5 	bl	8006d20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b76:	bf00      	nop
 8006b78:	e7f0      	b.n	8006b5c <prvTimerTask+0x8>
	...

08006b7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b86:	f7ff f9c9 	bl	8005f1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b8a:	f107 0308 	add.w	r3, r7, #8
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 f864 	bl	8006c5c <prvSampleTimeNow>
 8006b94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d130      	bne.n	8006bfe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10a      	bne.n	8006bb8 <prvProcessTimerOrBlockTask+0x3c>
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d806      	bhi.n	8006bb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006baa:	f7ff f9c5 	bl	8005f38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006bae:	68f9      	ldr	r1, [r7, #12]
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7ff ff81 	bl	8006ab8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006bb6:	e024      	b.n	8006c02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d008      	beq.n	8006bd0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006bbe:	4b13      	ldr	r3, [pc, #76]	@ (8006c0c <prvProcessTimerOrBlockTask+0x90>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <prvProcessTimerOrBlockTask+0x50>
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e000      	b.n	8006bce <prvProcessTimerOrBlockTask+0x52>
 8006bcc:	2300      	movs	r3, #0
 8006bce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8006c10 <prvProcessTimerOrBlockTask+0x94>)
 8006bd2:	6818      	ldr	r0, [r3, #0]
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	4619      	mov	r1, r3
 8006bde:	f7fe ff05 	bl	80059ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006be2:	f7ff f9a9 	bl	8005f38 <xTaskResumeAll>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d10a      	bne.n	8006c02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bec:	4b09      	ldr	r3, [pc, #36]	@ (8006c14 <prvProcessTimerOrBlockTask+0x98>)
 8006bee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bf2:	601a      	str	r2, [r3, #0]
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	f3bf 8f6f 	isb	sy
}
 8006bfc:	e001      	b.n	8006c02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006bfe:	f7ff f99b 	bl	8005f38 <xTaskResumeAll>
}
 8006c02:	bf00      	nop
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000d98 	.word	0x20000d98
 8006c10:	20000d9c 	.word	0x20000d9c
 8006c14:	e000ed04 	.word	0xe000ed04

08006c18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c20:	4b0d      	ldr	r3, [pc, #52]	@ (8006c58 <prvGetNextExpireTime+0x40>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <prvGetNextExpireTime+0x16>
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	e000      	b.n	8006c30 <prvGetNextExpireTime+0x18>
 8006c2e:	2200      	movs	r2, #0
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d105      	bne.n	8006c48 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c3c:	4b06      	ldr	r3, [pc, #24]	@ (8006c58 <prvGetNextExpireTime+0x40>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	e001      	b.n	8006c4c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bc80      	pop	{r7}
 8006c56:	4770      	bx	lr
 8006c58:	20000d94 	.word	0x20000d94

08006c5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c64:	f7ff fa06 	bl	8006074 <xTaskGetTickCount>
 8006c68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c98 <prvSampleTimeNow+0x3c>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d205      	bcs.n	8006c80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c74:	f000 f93a 	bl	8006eec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	e002      	b.n	8006c86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c86:	4a04      	ldr	r2, [pc, #16]	@ (8006c98 <prvSampleTimeNow+0x3c>)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	20000da4 	.word	0x20000da4

08006c9c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d812      	bhi.n	8006ce8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	1ad2      	subs	r2, r2, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d302      	bcc.n	8006cd6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	617b      	str	r3, [r7, #20]
 8006cd4:	e01b      	b.n	8006d0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006cd6:	4b10      	ldr	r3, [pc, #64]	@ (8006d18 <prvInsertTimerInActiveList+0x7c>)
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3304      	adds	r3, #4
 8006cde:	4619      	mov	r1, r3
 8006ce0:	4610      	mov	r0, r2
 8006ce2:	f7fe f921 	bl	8004f28 <vListInsert>
 8006ce6:	e012      	b.n	8006d0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d206      	bcs.n	8006cfe <prvInsertTimerInActiveList+0x62>
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d302      	bcc.n	8006cfe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	e007      	b.n	8006d0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cfe:	4b07      	ldr	r3, [pc, #28]	@ (8006d1c <prvInsertTimerInActiveList+0x80>)
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3304      	adds	r3, #4
 8006d06:	4619      	mov	r1, r3
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f7fe f90d 	bl	8004f28 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d0e:	697b      	ldr	r3, [r7, #20]
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3718      	adds	r7, #24
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	20000d98 	.word	0x20000d98
 8006d1c:	20000d94 	.word	0x20000d94

08006d20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08e      	sub	sp, #56	@ 0x38
 8006d24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d26:	e0ce      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	da19      	bge.n	8006d62 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d2e:	1d3b      	adds	r3, r7, #4
 8006d30:	3304      	adds	r3, #4
 8006d32:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10b      	bne.n	8006d52 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3e:	f383 8811 	msr	BASEPRI, r3
 8006d42:	f3bf 8f6f 	isb	sy
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	61fb      	str	r3, [r7, #28]
}
 8006d4c:	bf00      	nop
 8006d4e:	bf00      	nop
 8006d50:	e7fd      	b.n	8006d4e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d58:	6850      	ldr	r0, [r2, #4]
 8006d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d5c:	6892      	ldr	r2, [r2, #8]
 8006d5e:	4611      	mov	r1, r2
 8006d60:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f2c0 80ae 	blt.w	8006ec6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d004      	beq.n	8006d80 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	3304      	adds	r3, #4
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fe f90c 	bl	8004f98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d80:	463b      	mov	r3, r7
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff ff6a 	bl	8006c5c <prvSampleTimeNow>
 8006d88:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2b09      	cmp	r3, #9
 8006d8e:	f200 8097 	bhi.w	8006ec0 <prvProcessReceivedCommands+0x1a0>
 8006d92:	a201      	add	r2, pc, #4	@ (adr r2, 8006d98 <prvProcessReceivedCommands+0x78>)
 8006d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d98:	08006dc1 	.word	0x08006dc1
 8006d9c:	08006dc1 	.word	0x08006dc1
 8006da0:	08006dc1 	.word	0x08006dc1
 8006da4:	08006e37 	.word	0x08006e37
 8006da8:	08006e4b 	.word	0x08006e4b
 8006dac:	08006e97 	.word	0x08006e97
 8006db0:	08006dc1 	.word	0x08006dc1
 8006db4:	08006dc1 	.word	0x08006dc1
 8006db8:	08006e37 	.word	0x08006e37
 8006dbc:	08006e4b 	.word	0x08006e4b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dc6:	f043 0301 	orr.w	r3, r3, #1
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	18d1      	adds	r1, r2, r3
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006de0:	f7ff ff5c 	bl	8006c9c <prvInsertTimerInActiveList>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d06c      	beq.n	8006ec4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006df0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d061      	beq.n	8006ec4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e00:	68ba      	ldr	r2, [r7, #8]
 8006e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e04:	699b      	ldr	r3, [r3, #24]
 8006e06:	441a      	add	r2, r3
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	2100      	movs	r1, #0
 8006e10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e12:	f7ff fe03 	bl	8006a1c <xTimerGenericCommand>
 8006e16:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d152      	bne.n	8006ec4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	61bb      	str	r3, [r7, #24]
}
 8006e30:	bf00      	nop
 8006e32:	bf00      	nop
 8006e34:	e7fd      	b.n	8006e32 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e3c:	f023 0301 	bic.w	r3, r3, #1
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e48:	e03d      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e50:	f043 0301 	orr.w	r3, r3, #1
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e60:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10b      	bne.n	8006e82 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6e:	f383 8811 	msr	BASEPRI, r3
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	617b      	str	r3, [r7, #20]
}
 8006e7c:	bf00      	nop
 8006e7e:	bf00      	nop
 8006e80:	e7fd      	b.n	8006e7e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	699a      	ldr	r2, [r3, #24]
 8006e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e88:	18d1      	adds	r1, r2, r3
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e90:	f7ff ff04 	bl	8006c9c <prvInsertTimerInActiveList>
					break;
 8006e94:	e017      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e9c:	f003 0302 	and.w	r3, r3, #2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d103      	bne.n	8006eac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006ea4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ea6:	f000 fba9 	bl	80075fc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006eaa:	e00c      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006eb2:	f023 0301 	bic.w	r3, r3, #1
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ebe:	e002      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ec0:	bf00      	nop
 8006ec2:	e000      	b.n	8006ec6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006ec4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ec6:	4b08      	ldr	r3, [pc, #32]	@ (8006ee8 <prvProcessReceivedCommands+0x1c8>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	1d39      	adds	r1, r7, #4
 8006ecc:	2200      	movs	r2, #0
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fe fb72 	bl	80055b8 <xQueueReceive>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f47f af26 	bne.w	8006d28 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006edc:	bf00      	nop
 8006ede:	bf00      	nop
 8006ee0:	3730      	adds	r7, #48	@ 0x30
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20000d9c 	.word	0x20000d9c

08006eec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ef2:	e049      	b.n	8006f88 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006efe:	4b2c      	ldr	r3, [pc, #176]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	3304      	adds	r3, #4
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7fe f843 	bl	8004f98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f20:	f003 0304 	and.w	r3, r3, #4
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d02f      	beq.n	8006f88 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4413      	add	r3, r2
 8006f30:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d90e      	bls.n	8006f58 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f46:	4b1a      	ldr	r3, [pc, #104]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	4619      	mov	r1, r3
 8006f50:	4610      	mov	r0, r2
 8006f52:	f7fd ffe9 	bl	8004f28 <vListInsert>
 8006f56:	e017      	b.n	8006f88 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f58:	2300      	movs	r3, #0
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	2100      	movs	r1, #0
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f7ff fd5a 	bl	8006a1c <xTimerGenericCommand>
 8006f68:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10b      	bne.n	8006f88 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	603b      	str	r3, [r7, #0]
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	e7fd      	b.n	8006f84 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f88:	4b09      	ldr	r3, [pc, #36]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1b0      	bne.n	8006ef4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f92:	4b07      	ldr	r3, [pc, #28]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f98:	4b06      	ldr	r3, [pc, #24]	@ (8006fb4 <prvSwitchTimerLists+0xc8>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a04      	ldr	r2, [pc, #16]	@ (8006fb0 <prvSwitchTimerLists+0xc4>)
 8006f9e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006fa0:	4a04      	ldr	r2, [pc, #16]	@ (8006fb4 <prvSwitchTimerLists+0xc8>)
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	6013      	str	r3, [r2, #0]
}
 8006fa6:	bf00      	nop
 8006fa8:	3718      	adds	r7, #24
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	20000d94 	.word	0x20000d94
 8006fb4:	20000d98 	.word	0x20000d98

08006fb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fbe:	f000 f94d 	bl	800725c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fc2:	4b15      	ldr	r3, [pc, #84]	@ (8007018 <prvCheckForValidListAndQueue+0x60>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d120      	bne.n	800700c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fca:	4814      	ldr	r0, [pc, #80]	@ (800701c <prvCheckForValidListAndQueue+0x64>)
 8006fcc:	f7fd ff5e 	bl	8004e8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fd0:	4813      	ldr	r0, [pc, #76]	@ (8007020 <prvCheckForValidListAndQueue+0x68>)
 8006fd2:	f7fd ff5b 	bl	8004e8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fd6:	4b13      	ldr	r3, [pc, #76]	@ (8007024 <prvCheckForValidListAndQueue+0x6c>)
 8006fd8:	4a10      	ldr	r2, [pc, #64]	@ (800701c <prvCheckForValidListAndQueue+0x64>)
 8006fda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fdc:	4b12      	ldr	r3, [pc, #72]	@ (8007028 <prvCheckForValidListAndQueue+0x70>)
 8006fde:	4a10      	ldr	r2, [pc, #64]	@ (8007020 <prvCheckForValidListAndQueue+0x68>)
 8006fe0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	4b11      	ldr	r3, [pc, #68]	@ (800702c <prvCheckForValidListAndQueue+0x74>)
 8006fe8:	4a11      	ldr	r2, [pc, #68]	@ (8007030 <prvCheckForValidListAndQueue+0x78>)
 8006fea:	2110      	movs	r1, #16
 8006fec:	200a      	movs	r0, #10
 8006fee:	f7fe f867 	bl	80050c0 <xQueueGenericCreateStatic>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	4a08      	ldr	r2, [pc, #32]	@ (8007018 <prvCheckForValidListAndQueue+0x60>)
 8006ff6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ff8:	4b07      	ldr	r3, [pc, #28]	@ (8007018 <prvCheckForValidListAndQueue+0x60>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d005      	beq.n	800700c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007000:	4b05      	ldr	r3, [pc, #20]	@ (8007018 <prvCheckForValidListAndQueue+0x60>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	490b      	ldr	r1, [pc, #44]	@ (8007034 <prvCheckForValidListAndQueue+0x7c>)
 8007006:	4618      	mov	r0, r3
 8007008:	f7fe fcc8 	bl	800599c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800700c:	f000 f956 	bl	80072bc <vPortExitCritical>
}
 8007010:	bf00      	nop
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	20000d9c 	.word	0x20000d9c
 800701c:	20000d6c 	.word	0x20000d6c
 8007020:	20000d80 	.word	0x20000d80
 8007024:	20000d94 	.word	0x20000d94
 8007028:	20000d98 	.word	0x20000d98
 800702c:	20000e48 	.word	0x20000e48
 8007030:	20000da8 	.word	0x20000da8
 8007034:	08009188 	.word	0x08009188

08007038 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	@ 0x28
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	607a      	str	r2, [r7, #4]
 8007044:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007046:	f06f 0301 	mvn.w	r3, #1
 800704a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007058:	4b06      	ldr	r3, [pc, #24]	@ (8007074 <xTimerPendFunctionCallFromISR+0x3c>)
 800705a:	6818      	ldr	r0, [r3, #0]
 800705c:	f107 0114 	add.w	r1, r7, #20
 8007060:	2300      	movs	r3, #0
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	f7fe fa0a 	bl	800547c <xQueueGenericSendFromISR>
 8007068:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800706a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800706c:	4618      	mov	r0, r3
 800706e:	3728      	adds	r7, #40	@ 0x28
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	20000d9c 	.word	0x20000d9c

08007078 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	3b04      	subs	r3, #4
 8007088:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007090:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	3b04      	subs	r3, #4
 8007096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f023 0201 	bic.w	r2, r3, #1
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3b04      	subs	r3, #4
 80070a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80070a8:	4a08      	ldr	r2, [pc, #32]	@ (80070cc <pxPortInitialiseStack+0x54>)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	3b14      	subs	r3, #20
 80070b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	3b20      	subs	r3, #32
 80070be:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80070c0:	68fb      	ldr	r3, [r7, #12]
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bc80      	pop	{r7}
 80070ca:	4770      	bx	lr
 80070cc:	080070d1 	.word	0x080070d1

080070d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80070d6:	2300      	movs	r3, #0
 80070d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070da:	4b12      	ldr	r3, [pc, #72]	@ (8007124 <prvTaskExitError+0x54>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070e2:	d00b      	beq.n	80070fc <prvTaskExitError+0x2c>
	__asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	60fb      	str	r3, [r7, #12]
}
 80070f6:	bf00      	nop
 80070f8:	bf00      	nop
 80070fa:	e7fd      	b.n	80070f8 <prvTaskExitError+0x28>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	60bb      	str	r3, [r7, #8]
}
 800710e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007110:	bf00      	nop
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d0fc      	beq.n	8007112 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	bc80      	pop	{r7}
 8007122:	4770      	bx	lr
 8007124:	2000000c 	.word	0x2000000c
	...

08007130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007130:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <pxCurrentTCBConst2>)
 8007132:	6819      	ldr	r1, [r3, #0]
 8007134:	6808      	ldr	r0, [r1, #0]
 8007136:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800713a:	f380 8809 	msr	PSP, r0
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f04f 0000 	mov.w	r0, #0
 8007146:	f380 8811 	msr	BASEPRI, r0
 800714a:	f04e 0e0d 	orr.w	lr, lr, #13
 800714e:	4770      	bx	lr

08007150 <pxCurrentTCBConst2>:
 8007150:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop

08007158 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007158:	4806      	ldr	r0, [pc, #24]	@ (8007174 <prvPortStartFirstTask+0x1c>)
 800715a:	6800      	ldr	r0, [r0, #0]
 800715c:	6800      	ldr	r0, [r0, #0]
 800715e:	f380 8808 	msr	MSP, r0
 8007162:	b662      	cpsie	i
 8007164:	b661      	cpsie	f
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	df00      	svc	0
 8007170:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007172:	bf00      	nop
 8007174:	e000ed08 	.word	0xe000ed08

08007178 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800717e:	4b32      	ldr	r3, [pc, #200]	@ (8007248 <xPortStartScheduler+0xd0>)
 8007180:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	b2db      	uxtb	r3, r3
 8007188:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	22ff      	movs	r2, #255	@ 0xff
 800718e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	b2db      	uxtb	r3, r3
 8007196:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007198:	78fb      	ldrb	r3, [r7, #3]
 800719a:	b2db      	uxtb	r3, r3
 800719c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80071a0:	b2da      	uxtb	r2, r3
 80071a2:	4b2a      	ldr	r3, [pc, #168]	@ (800724c <xPortStartScheduler+0xd4>)
 80071a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071a8:	2207      	movs	r2, #7
 80071aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071ac:	e009      	b.n	80071c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80071ae:	4b28      	ldr	r3, [pc, #160]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3b01      	subs	r3, #1
 80071b4:	4a26      	ldr	r2, [pc, #152]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80071b8:	78fb      	ldrb	r3, [r7, #3]
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	005b      	lsls	r3, r3, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ca:	2b80      	cmp	r3, #128	@ 0x80
 80071cc:	d0ef      	beq.n	80071ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80071ce:	4b20      	ldr	r3, [pc, #128]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f1c3 0307 	rsb	r3, r3, #7
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d00b      	beq.n	80071f2 <xPortStartScheduler+0x7a>
	__asm volatile
 80071da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	60bb      	str	r3, [r7, #8]
}
 80071ec:	bf00      	nop
 80071ee:	bf00      	nop
 80071f0:	e7fd      	b.n	80071ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071f2:	4b17      	ldr	r3, [pc, #92]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	021b      	lsls	r3, r3, #8
 80071f8:	4a15      	ldr	r2, [pc, #84]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071fc:	4b14      	ldr	r3, [pc, #80]	@ (8007250 <xPortStartScheduler+0xd8>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007204:	4a12      	ldr	r2, [pc, #72]	@ (8007250 <xPortStartScheduler+0xd8>)
 8007206:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	b2da      	uxtb	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007210:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <xPortStartScheduler+0xdc>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a0f      	ldr	r2, [pc, #60]	@ (8007254 <xPortStartScheduler+0xdc>)
 8007216:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800721a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800721c:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <xPortStartScheduler+0xdc>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a0c      	ldr	r2, [pc, #48]	@ (8007254 <xPortStartScheduler+0xdc>)
 8007222:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007226:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007228:	f000 f8b8 	bl	800739c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800722c:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <xPortStartScheduler+0xe0>)
 800722e:	2200      	movs	r2, #0
 8007230:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007232:	f7ff ff91 	bl	8007158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007236:	f7fe ffe5 	bl	8006204 <vTaskSwitchContext>
	prvTaskExitError();
 800723a:	f7ff ff49 	bl	80070d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	e000e400 	.word	0xe000e400
 800724c:	20000e98 	.word	0x20000e98
 8007250:	20000e9c 	.word	0x20000e9c
 8007254:	e000ed20 	.word	0xe000ed20
 8007258:	2000000c 	.word	0x2000000c

0800725c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	607b      	str	r3, [r7, #4]
}
 8007274:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007276:	4b0f      	ldr	r3, [pc, #60]	@ (80072b4 <vPortEnterCritical+0x58>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3301      	adds	r3, #1
 800727c:	4a0d      	ldr	r2, [pc, #52]	@ (80072b4 <vPortEnterCritical+0x58>)
 800727e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007280:	4b0c      	ldr	r3, [pc, #48]	@ (80072b4 <vPortEnterCritical+0x58>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d110      	bne.n	80072aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007288:	4b0b      	ldr	r3, [pc, #44]	@ (80072b8 <vPortEnterCritical+0x5c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00b      	beq.n	80072aa <vPortEnterCritical+0x4e>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	603b      	str	r3, [r7, #0]
}
 80072a4:	bf00      	nop
 80072a6:	bf00      	nop
 80072a8:	e7fd      	b.n	80072a6 <vPortEnterCritical+0x4a>
	}
}
 80072aa:	bf00      	nop
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bc80      	pop	{r7}
 80072b2:	4770      	bx	lr
 80072b4:	2000000c 	.word	0x2000000c
 80072b8:	e000ed04 	.word	0xe000ed04

080072bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80072c2:	4b12      	ldr	r3, [pc, #72]	@ (800730c <vPortExitCritical+0x50>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10b      	bne.n	80072e2 <vPortExitCritical+0x26>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	607b      	str	r3, [r7, #4]
}
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
 80072e0:	e7fd      	b.n	80072de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80072e2:	4b0a      	ldr	r3, [pc, #40]	@ (800730c <vPortExitCritical+0x50>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	4a08      	ldr	r2, [pc, #32]	@ (800730c <vPortExitCritical+0x50>)
 80072ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80072ec:	4b07      	ldr	r3, [pc, #28]	@ (800730c <vPortExitCritical+0x50>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d105      	bne.n	8007300 <vPortExitCritical+0x44>
 80072f4:	2300      	movs	r3, #0
 80072f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f383 8811 	msr	BASEPRI, r3
}
 80072fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007300:	bf00      	nop
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	bc80      	pop	{r7}
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	2000000c 	.word	0x2000000c

08007310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007310:	f3ef 8009 	mrs	r0, PSP
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	4b0d      	ldr	r3, [pc, #52]	@ (8007350 <pxCurrentTCBConst>)
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007320:	6010      	str	r0, [r2, #0]
 8007322:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007326:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800732a:	f380 8811 	msr	BASEPRI, r0
 800732e:	f7fe ff69 	bl	8006204 <vTaskSwitchContext>
 8007332:	f04f 0000 	mov.w	r0, #0
 8007336:	f380 8811 	msr	BASEPRI, r0
 800733a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800733e:	6819      	ldr	r1, [r3, #0]
 8007340:	6808      	ldr	r0, [r1, #0]
 8007342:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007346:	f380 8809 	msr	PSP, r0
 800734a:	f3bf 8f6f 	isb	sy
 800734e:	4770      	bx	lr

08007350 <pxCurrentTCBConst>:
 8007350:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007354:	bf00      	nop
 8007356:	bf00      	nop

08007358 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
	__asm volatile
 800735e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007362:	f383 8811 	msr	BASEPRI, r3
 8007366:	f3bf 8f6f 	isb	sy
 800736a:	f3bf 8f4f 	dsb	sy
 800736e:	607b      	str	r3, [r7, #4]
}
 8007370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007372:	f7fe fe8d 	bl	8006090 <xTaskIncrementTick>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d003      	beq.n	8007384 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800737c:	4b06      	ldr	r3, [pc, #24]	@ (8007398 <xPortSysTickHandler+0x40>)
 800737e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	2300      	movs	r3, #0
 8007386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	f383 8811 	msr	BASEPRI, r3
}
 800738e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007390:	bf00      	nop
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	e000ed04 	.word	0xe000ed04

0800739c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800739c:	b480      	push	{r7}
 800739e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80073a0:	4b0a      	ldr	r3, [pc, #40]	@ (80073cc <vPortSetupTimerInterrupt+0x30>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80073a6:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <vPortSetupTimerInterrupt+0x34>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80073ac:	4b09      	ldr	r3, [pc, #36]	@ (80073d4 <vPortSetupTimerInterrupt+0x38>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a09      	ldr	r2, [pc, #36]	@ (80073d8 <vPortSetupTimerInterrupt+0x3c>)
 80073b2:	fba2 2303 	umull	r2, r3, r2, r3
 80073b6:	099b      	lsrs	r3, r3, #6
 80073b8:	4a08      	ldr	r2, [pc, #32]	@ (80073dc <vPortSetupTimerInterrupt+0x40>)
 80073ba:	3b01      	subs	r3, #1
 80073bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80073be:	4b03      	ldr	r3, [pc, #12]	@ (80073cc <vPortSetupTimerInterrupt+0x30>)
 80073c0:	2207      	movs	r2, #7
 80073c2:	601a      	str	r2, [r3, #0]
}
 80073c4:	bf00      	nop
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bc80      	pop	{r7}
 80073ca:	4770      	bx	lr
 80073cc:	e000e010 	.word	0xe000e010
 80073d0:	e000e018 	.word	0xe000e018
 80073d4:	20000000 	.word	0x20000000
 80073d8:	10624dd3 	.word	0x10624dd3
 80073dc:	e000e014 	.word	0xe000e014

080073e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073e0:	b480      	push	{r7}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073e6:	f3ef 8305 	mrs	r3, IPSR
 80073ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2b0f      	cmp	r3, #15
 80073f0:	d915      	bls.n	800741e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073f2:	4a17      	ldr	r2, [pc, #92]	@ (8007450 <vPortValidateInterruptPriority+0x70>)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	4413      	add	r3, r2
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073fc:	4b15      	ldr	r3, [pc, #84]	@ (8007454 <vPortValidateInterruptPriority+0x74>)
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	7afa      	ldrb	r2, [r7, #11]
 8007402:	429a      	cmp	r2, r3
 8007404:	d20b      	bcs.n	800741e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	607b      	str	r3, [r7, #4]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800741e:	4b0e      	ldr	r3, [pc, #56]	@ (8007458 <vPortValidateInterruptPriority+0x78>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007426:	4b0d      	ldr	r3, [pc, #52]	@ (800745c <vPortValidateInterruptPriority+0x7c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d90b      	bls.n	8007446 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	603b      	str	r3, [r7, #0]
}
 8007440:	bf00      	nop
 8007442:	bf00      	nop
 8007444:	e7fd      	b.n	8007442 <vPortValidateInterruptPriority+0x62>
	}
 8007446:	bf00      	nop
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	bc80      	pop	{r7}
 800744e:	4770      	bx	lr
 8007450:	e000e3f0 	.word	0xe000e3f0
 8007454:	20000e98 	.word	0x20000e98
 8007458:	e000ed0c 	.word	0xe000ed0c
 800745c:	20000e9c 	.word	0x20000e9c

08007460 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b08a      	sub	sp, #40	@ 0x28
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007468:	2300      	movs	r3, #0
 800746a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800746c:	f7fe fd56 	bl	8005f1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007470:	4b5c      	ldr	r3, [pc, #368]	@ (80075e4 <pvPortMalloc+0x184>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007478:	f000 f924 	bl	80076c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800747c:	4b5a      	ldr	r3, [pc, #360]	@ (80075e8 <pvPortMalloc+0x188>)
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4013      	ands	r3, r2
 8007484:	2b00      	cmp	r3, #0
 8007486:	f040 8095 	bne.w	80075b4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01e      	beq.n	80074ce <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007490:	2208      	movs	r2, #8
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4413      	add	r3, r2
 8007496:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f003 0307 	and.w	r3, r3, #7
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d015      	beq.n	80074ce <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f023 0307 	bic.w	r3, r3, #7
 80074a8:	3308      	adds	r3, #8
 80074aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f003 0307 	and.w	r3, r3, #7
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00b      	beq.n	80074ce <pvPortMalloc+0x6e>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	617b      	str	r3, [r7, #20]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d06f      	beq.n	80075b4 <pvPortMalloc+0x154>
 80074d4:	4b45      	ldr	r3, [pc, #276]	@ (80075ec <pvPortMalloc+0x18c>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d86a      	bhi.n	80075b4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80074de:	4b44      	ldr	r3, [pc, #272]	@ (80075f0 <pvPortMalloc+0x190>)
 80074e0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80074e2:	4b43      	ldr	r3, [pc, #268]	@ (80075f0 <pvPortMalloc+0x190>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074e8:	e004      	b.n	80074f4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d903      	bls.n	8007506 <pvPortMalloc+0xa6>
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1f1      	bne.n	80074ea <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007506:	4b37      	ldr	r3, [pc, #220]	@ (80075e4 <pvPortMalloc+0x184>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800750c:	429a      	cmp	r2, r3
 800750e:	d051      	beq.n	80075b4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007510:	6a3b      	ldr	r3, [r7, #32]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2208      	movs	r2, #8
 8007516:	4413      	add	r3, r2
 8007518:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800751a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007524:	685a      	ldr	r2, [r3, #4]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	1ad2      	subs	r2, r2, r3
 800752a:	2308      	movs	r3, #8
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	429a      	cmp	r2, r3
 8007530:	d920      	bls.n	8007574 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4413      	add	r3, r2
 8007538:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	f003 0307 	and.w	r3, r3, #7
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00b      	beq.n	800755c <pvPortMalloc+0xfc>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	613b      	str	r3, [r7, #16]
}
 8007556:	bf00      	nop
 8007558:	bf00      	nop
 800755a:	e7fd      	b.n	8007558 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800755c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	1ad2      	subs	r2, r2, r3
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800756e:	69b8      	ldr	r0, [r7, #24]
 8007570:	f000 f90a 	bl	8007788 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007574:	4b1d      	ldr	r3, [pc, #116]	@ (80075ec <pvPortMalloc+0x18c>)
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	4a1b      	ldr	r2, [pc, #108]	@ (80075ec <pvPortMalloc+0x18c>)
 8007580:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007582:	4b1a      	ldr	r3, [pc, #104]	@ (80075ec <pvPortMalloc+0x18c>)
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4b1b      	ldr	r3, [pc, #108]	@ (80075f4 <pvPortMalloc+0x194>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	429a      	cmp	r2, r3
 800758c:	d203      	bcs.n	8007596 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800758e:	4b17      	ldr	r3, [pc, #92]	@ (80075ec <pvPortMalloc+0x18c>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a18      	ldr	r2, [pc, #96]	@ (80075f4 <pvPortMalloc+0x194>)
 8007594:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007598:	685a      	ldr	r2, [r3, #4]
 800759a:	4b13      	ldr	r3, [pc, #76]	@ (80075e8 <pvPortMalloc+0x188>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	431a      	orrs	r2, r3
 80075a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80075a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80075aa:	4b13      	ldr	r3, [pc, #76]	@ (80075f8 <pvPortMalloc+0x198>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3301      	adds	r3, #1
 80075b0:	4a11      	ldr	r2, [pc, #68]	@ (80075f8 <pvPortMalloc+0x198>)
 80075b2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80075b4:	f7fe fcc0 	bl	8005f38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	f003 0307 	and.w	r3, r3, #7
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00b      	beq.n	80075da <pvPortMalloc+0x17a>
	__asm volatile
 80075c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c6:	f383 8811 	msr	BASEPRI, r3
 80075ca:	f3bf 8f6f 	isb	sy
 80075ce:	f3bf 8f4f 	dsb	sy
 80075d2:	60fb      	str	r3, [r7, #12]
}
 80075d4:	bf00      	nop
 80075d6:	bf00      	nop
 80075d8:	e7fd      	b.n	80075d6 <pvPortMalloc+0x176>
	return pvReturn;
 80075da:	69fb      	ldr	r3, [r7, #28]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3728      	adds	r7, #40	@ 0x28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	20001aa8 	.word	0x20001aa8
 80075e8:	20001abc 	.word	0x20001abc
 80075ec:	20001aac 	.word	0x20001aac
 80075f0:	20001aa0 	.word	0x20001aa0
 80075f4:	20001ab0 	.word	0x20001ab0
 80075f8:	20001ab4 	.word	0x20001ab4

080075fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b086      	sub	sp, #24
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d04f      	beq.n	80076ae <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800760e:	2308      	movs	r3, #8
 8007610:	425b      	negs	r3, r3
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4413      	add	r3, r2
 8007616:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	4b25      	ldr	r3, [pc, #148]	@ (80076b8 <vPortFree+0xbc>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4013      	ands	r3, r2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10b      	bne.n	8007642 <vPortFree+0x46>
	__asm volatile
 800762a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	60fb      	str	r3, [r7, #12]
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	e7fd      	b.n	800763e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00b      	beq.n	8007662 <vPortFree+0x66>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	60bb      	str	r3, [r7, #8]
}
 800765c:	bf00      	nop
 800765e:	bf00      	nop
 8007660:	e7fd      	b.n	800765e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	685a      	ldr	r2, [r3, #4]
 8007666:	4b14      	ldr	r3, [pc, #80]	@ (80076b8 <vPortFree+0xbc>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4013      	ands	r3, r2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01e      	beq.n	80076ae <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d11a      	bne.n	80076ae <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	685a      	ldr	r2, [r3, #4]
 800767c:	4b0e      	ldr	r3, [pc, #56]	@ (80076b8 <vPortFree+0xbc>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	43db      	mvns	r3, r3
 8007682:	401a      	ands	r2, r3
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007688:	f7fe fc48 	bl	8005f1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	4b0a      	ldr	r3, [pc, #40]	@ (80076bc <vPortFree+0xc0>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4413      	add	r3, r2
 8007696:	4a09      	ldr	r2, [pc, #36]	@ (80076bc <vPortFree+0xc0>)
 8007698:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800769a:	6938      	ldr	r0, [r7, #16]
 800769c:	f000 f874 	bl	8007788 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80076a0:	4b07      	ldr	r3, [pc, #28]	@ (80076c0 <vPortFree+0xc4>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3301      	adds	r3, #1
 80076a6:	4a06      	ldr	r2, [pc, #24]	@ (80076c0 <vPortFree+0xc4>)
 80076a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80076aa:	f7fe fc45 	bl	8005f38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80076ae:	bf00      	nop
 80076b0:	3718      	adds	r7, #24
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	20001abc 	.word	0x20001abc
 80076bc:	20001aac 	.word	0x20001aac
 80076c0:	20001ab8 	.word	0x20001ab8

080076c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80076ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80076d0:	4b27      	ldr	r3, [pc, #156]	@ (8007770 <prvHeapInit+0xac>)
 80076d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f003 0307 	and.w	r3, r3, #7
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00c      	beq.n	80076f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	3307      	adds	r3, #7
 80076e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f023 0307 	bic.w	r3, r3, #7
 80076ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076ec:	68ba      	ldr	r2, [r7, #8]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	4a1f      	ldr	r2, [pc, #124]	@ (8007770 <prvHeapInit+0xac>)
 80076f4:	4413      	add	r3, r2
 80076f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007774 <prvHeapInit+0xb0>)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007702:	4b1c      	ldr	r3, [pc, #112]	@ (8007774 <prvHeapInit+0xb0>)
 8007704:	2200      	movs	r2, #0
 8007706:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	4413      	add	r3, r2
 800770e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007710:	2208      	movs	r2, #8
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	1a9b      	subs	r3, r3, r2
 8007716:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f023 0307 	bic.w	r3, r3, #7
 800771e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4a15      	ldr	r2, [pc, #84]	@ (8007778 <prvHeapInit+0xb4>)
 8007724:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007726:	4b14      	ldr	r3, [pc, #80]	@ (8007778 <prvHeapInit+0xb4>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2200      	movs	r2, #0
 800772c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800772e:	4b12      	ldr	r3, [pc, #72]	@ (8007778 <prvHeapInit+0xb4>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	1ad2      	subs	r2, r2, r3
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007744:	4b0c      	ldr	r3, [pc, #48]	@ (8007778 <prvHeapInit+0xb4>)
 8007746:	681a      	ldr	r2, [r3, #0]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	4a0a      	ldr	r2, [pc, #40]	@ (800777c <prvHeapInit+0xb8>)
 8007752:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	4a09      	ldr	r2, [pc, #36]	@ (8007780 <prvHeapInit+0xbc>)
 800775a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800775c:	4b09      	ldr	r3, [pc, #36]	@ (8007784 <prvHeapInit+0xc0>)
 800775e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007762:	601a      	str	r2, [r3, #0]
}
 8007764:	bf00      	nop
 8007766:	3714      	adds	r7, #20
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	20000ea0 	.word	0x20000ea0
 8007774:	20001aa0 	.word	0x20001aa0
 8007778:	20001aa8 	.word	0x20001aa8
 800777c:	20001ab0 	.word	0x20001ab0
 8007780:	20001aac 	.word	0x20001aac
 8007784:	20001abc 	.word	0x20001abc

08007788 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007788:	b480      	push	{r7}
 800778a:	b085      	sub	sp, #20
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007790:	4b27      	ldr	r3, [pc, #156]	@ (8007830 <prvInsertBlockIntoFreeList+0xa8>)
 8007792:	60fb      	str	r3, [r7, #12]
 8007794:	e002      	b.n	800779c <prvInsertBlockIntoFreeList+0x14>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d8f7      	bhi.n	8007796 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	4413      	add	r3, r2
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d108      	bne.n	80077ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	441a      	add	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	441a      	add	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d118      	bne.n	8007810 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	4b14      	ldr	r3, [pc, #80]	@ (8007834 <prvInsertBlockIntoFreeList+0xac>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d00d      	beq.n	8007806 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	441a      	add	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	601a      	str	r2, [r3, #0]
 8007804:	e008      	b.n	8007818 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007806:	4b0b      	ldr	r3, [pc, #44]	@ (8007834 <prvInsertBlockIntoFreeList+0xac>)
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	e003      	b.n	8007818 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	429a      	cmp	r2, r3
 800781e:	d002      	beq.n	8007826 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007826:	bf00      	nop
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	bc80      	pop	{r7}
 800782e:	4770      	bx	lr
 8007830:	20001aa0 	.word	0x20001aa0
 8007834:	20001aa8 	.word	0x20001aa8

08007838 <bme68x_spi_read>:

/*!
 * SPI read function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b088      	sub	sp, #32
 800783c:	af02      	add	r7, sp, #8
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	607a      	str	r2, [r7, #4]
 8007842:	603b      	str	r3, [r7, #0]
 8007844:	4603      	mov	r3, r0
 8007846:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	75bb      	strb	r3, [r7, #22]
    memset((void *)r_buffer, 0, BUFFER_SIZE);
 800784e:	2208      	movs	r2, #8
 8007850:	2100      	movs	r1, #0
 8007852:	481b      	ldr	r0, [pc, #108]	@ (80078c0 <bme68x_spi_read+0x88>)
 8007854:	f000 fdaf 	bl	80083b6 <memset>
    memset((void *)w_buffer, 0, BUFFER_SIZE);
 8007858:	2208      	movs	r2, #8
 800785a:	2100      	movs	r1, #0
 800785c:	4819      	ldr	r0, [pc, #100]	@ (80078c4 <bme68x_spi_read+0x8c>)
 800785e:	f000 fdaa 	bl	80083b6 <memset>
    w_buffer[0] = reg_addr;
 8007862:	4a18      	ldr	r2, [pc, #96]	@ (80078c4 <bme68x_spi_read+0x8c>)
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	7013      	strb	r3, [r2, #0]
    (void)intf_ptr;

    /* Write control byte */
    HAL_GPIO_WritePin(GPIOA, SPI1_CS, GPIO_PIN_RESET);
 8007868:	2200      	movs	r2, #0
 800786a:	2110      	movs	r1, #16
 800786c:	4816      	ldr	r0, [pc, #88]	@ (80078c8 <bme68x_spi_read+0x90>)
 800786e:	f7fb fdf7 	bl	8003460 <HAL_GPIO_WritePin>
    err = HAL_SPI_TransmitReceive(&hspi1,
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	b29b      	uxth	r3, r3
 8007876:	3301      	adds	r3, #1
 8007878:	b29b      	uxth	r3, r3
 800787a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800787e:	9200      	str	r2, [sp, #0]
 8007880:	4a0f      	ldr	r2, [pc, #60]	@ (80078c0 <bme68x_spi_read+0x88>)
 8007882:	4910      	ldr	r1, [pc, #64]	@ (80078c4 <bme68x_spi_read+0x8c>)
 8007884:	4811      	ldr	r0, [pc, #68]	@ (80078cc <bme68x_spi_read+0x94>)
 8007886:	f7fc fc0f 	bl	80040a8 <HAL_SPI_TransmitReceive>
 800788a:	4603      	mov	r3, r0
 800788c:	757b      	strb	r3, [r7, #21]
        w_buffer, 
        r_buffer, 
        len+1,
        portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOA, SPI1_CS, GPIO_PIN_SET);
 800788e:	2201      	movs	r2, #1
 8007890:	2110      	movs	r1, #16
 8007892:	480d      	ldr	r0, [pc, #52]	@ (80078c8 <bme68x_spi_read+0x90>)
 8007894:	f7fb fde4 	bl	8003460 <HAL_GPIO_WritePin>
    if(err == HAL_OK)
 8007898:	7d7b      	ldrb	r3, [r7, #21]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d107      	bne.n	80078ae <bme68x_spi_read+0x76>
    {
        memcpy(reg_data, &r_buffer[1], len); /* Read starts after write of reg_addr*/
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	490b      	ldr	r1, [pc, #44]	@ (80078d0 <bme68x_spi_read+0x98>)
 80078a2:	68b8      	ldr	r0, [r7, #8]
 80078a4:	f000 fe61 	bl	800856a <memcpy>
        ret = BME68X_INTF_RET_SUCCESS;
 80078a8:	2300      	movs	r3, #0
 80078aa:	75fb      	strb	r3, [r7, #23]
 80078ac:	e001      	b.n	80078b2 <bme68x_spi_read+0x7a>
    }
    else
    {
        ret = -1;
 80078ae:	23ff      	movs	r3, #255	@ 0xff
 80078b0:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 80078b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20001b1c 	.word	0x20001b1c
 80078c4:	20001b24 	.word	0x20001b24
 80078c8:	40010800 	.word	0x40010800
 80078cc:	20001ac4 	.word	0x20001ac4
 80078d0:	20001b1d 	.word	0x20001b1d

080078d4 <bme68x_spi_write>:

/*!
 * SPI write function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b086      	sub	sp, #24
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60b9      	str	r1, [r7, #8]
 80078dc:	607a      	str	r2, [r7, #4]
 80078de:	603b      	str	r3, [r7, #0]
 80078e0:	4603      	mov	r3, r0
 80078e2:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	781b      	ldrb	r3, [r3, #0]
 80078e8:	75bb      	strb	r3, [r7, #22]

    (void)intf_ptr;
    memset((void *)w_buffer, 0, BUFFER_SIZE);
 80078ea:	2208      	movs	r2, #8
 80078ec:	2100      	movs	r1, #0
 80078ee:	4818      	ldr	r0, [pc, #96]	@ (8007950 <bme68x_spi_write+0x7c>)
 80078f0:	f000 fd61 	bl	80083b6 <memset>

    
    w_buffer[0] = reg_addr;
 80078f4:	4a16      	ldr	r2, [pc, #88]	@ (8007950 <bme68x_spi_write+0x7c>)
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
 80078f8:	7013      	strb	r3, [r2, #0]
    memcpy((w_buffer +1), reg_data, len);
 80078fa:	4b16      	ldr	r3, [pc, #88]	@ (8007954 <bme68x_spi_write+0x80>)
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	68b9      	ldr	r1, [r7, #8]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fe32 	bl	800856a <memcpy>

    HAL_GPIO_WritePin(GPIOA, SPI1_CS, GPIO_PIN_RESET);
 8007906:	2200      	movs	r2, #0
 8007908:	2110      	movs	r1, #16
 800790a:	4813      	ldr	r0, [pc, #76]	@ (8007958 <bme68x_spi_write+0x84>)
 800790c:	f7fb fda8 	bl	8003460 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi1, 
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	b29b      	uxth	r3, r3
 8007914:	3301      	adds	r3, #1
 8007916:	b29a      	uxth	r2, r3
 8007918:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800791c:	490c      	ldr	r1, [pc, #48]	@ (8007950 <bme68x_spi_write+0x7c>)
 800791e:	480f      	ldr	r0, [pc, #60]	@ (800795c <bme68x_spi_write+0x88>)
 8007920:	f7fc fa7e 	bl	8003e20 <HAL_SPI_Transmit>
 8007924:	4603      	mov	r3, r0
 8007926:	757b      	strb	r3, [r7, #21]
        w_buffer, 
        len + 1, 
        portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOA, SPI1_CS, GPIO_PIN_SET);
 8007928:	2201      	movs	r2, #1
 800792a:	2110      	movs	r1, #16
 800792c:	480a      	ldr	r0, [pc, #40]	@ (8007958 <bme68x_spi_write+0x84>)
 800792e:	f7fb fd97 	bl	8003460 <HAL_GPIO_WritePin>
    if(err == HAL_OK)
 8007932:	7d7b      	ldrb	r3, [r7, #21]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d102      	bne.n	800793e <bme68x_spi_write+0x6a>
    {
        ret = BME68X_INTF_RET_SUCCESS;
 8007938:	2300      	movs	r3, #0
 800793a:	75fb      	strb	r3, [r7, #23]
 800793c:	e001      	b.n	8007942 <bme68x_spi_write+0x6e>
    }
    else
    {
        ret = -1;
 800793e:	23ff      	movs	r3, #255	@ 0xff
 8007940:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8007942:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3718      	adds	r7, #24
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20001b24 	.word	0x20001b24
 8007954:	20001b25 	.word	0x20001b25
 8007958:	40010800 	.word	0x40010800
 800795c:	20001ac4 	.word	0x20001ac4

08007960 <bme68x_delay_us>:

/*!
 * Delay function map to COINES platform
 */
void bme68x_delay_us(uint32_t period, void *intf_ptr)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    vTaskDelay(period/1000);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a05      	ldr	r2, [pc, #20]	@ (8007984 <bme68x_delay_us+0x24>)
 800796e:	fba2 2303 	umull	r2, r3, r2, r3
 8007972:	099b      	lsrs	r3, r3, #6
 8007974:	4618      	mov	r0, r3
 8007976:	f7fe fa2b 	bl	8005dd0 <vTaskDelay>
}
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	10624dd3 	.word	0x10624dd3

08007988 <bme68x_check_rslt>:

void bme68x_check_rslt(const char api_name[], int8_t rslt)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	460b      	mov	r3, r1
 8007992:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8007994:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007998:	3305      	adds	r3, #5
 800799a:	2b07      	cmp	r3, #7
 800799c:	d842      	bhi.n	8007a24 <bme68x_check_rslt+0x9c>
 800799e:	a201      	add	r2, pc, #4	@ (adr r2, 80079a4 <bme68x_check_rslt+0x1c>)
 80079a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a4:	08007a05 	.word	0x08007a05
 80079a8:	080079e5 	.word	0x080079e5
 80079ac:	080079f5 	.word	0x080079f5
 80079b0:	080079d5 	.word	0x080079d5
 80079b4:	080079c5 	.word	0x080079c5
 80079b8:	08007a35 	.word	0x08007a35
 80079bc:	08007a25 	.word	0x08007a25
 80079c0:	08007a15 	.word	0x08007a15
        case BME68X_OK:

            /* Do nothing */
            break;
        case BME68X_E_NULL_PTR:
            printf("API name [%s]  Error [%d] : Null pointer\r\n", api_name, rslt);
 80079c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079c8:	461a      	mov	r2, r3
 80079ca:	6879      	ldr	r1, [r7, #4]
 80079cc:	481c      	ldr	r0, [pc, #112]	@ (8007a40 <bme68x_check_rslt+0xb8>)
 80079ce:	f000 fc9d 	bl	800830c <iprintf>
            break;
 80079d2:	e030      	b.n	8007a36 <bme68x_check_rslt+0xae>
        case BME68X_E_COM_FAIL:
            printf("API name [%s]  Error [%d] : Communication failure\r\n", api_name, rslt);
 80079d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079d8:	461a      	mov	r2, r3
 80079da:	6879      	ldr	r1, [r7, #4]
 80079dc:	4819      	ldr	r0, [pc, #100]	@ (8007a44 <bme68x_check_rslt+0xbc>)
 80079de:	f000 fc95 	bl	800830c <iprintf>
            break;
 80079e2:	e028      	b.n	8007a36 <bme68x_check_rslt+0xae>
        case BME68X_E_INVALID_LENGTH:
            printf("API name [%s]  Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
 80079e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079e8:	461a      	mov	r2, r3
 80079ea:	6879      	ldr	r1, [r7, #4]
 80079ec:	4816      	ldr	r0, [pc, #88]	@ (8007a48 <bme68x_check_rslt+0xc0>)
 80079ee:	f000 fc8d 	bl	800830c <iprintf>
            break;
 80079f2:	e020      	b.n	8007a36 <bme68x_check_rslt+0xae>
        case BME68X_E_DEV_NOT_FOUND:
            printf("API name [%s]  Error [%d] : Device not found\r\n", api_name, rslt);
 80079f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079f8:	461a      	mov	r2, r3
 80079fa:	6879      	ldr	r1, [r7, #4]
 80079fc:	4813      	ldr	r0, [pc, #76]	@ (8007a4c <bme68x_check_rslt+0xc4>)
 80079fe:	f000 fc85 	bl	800830c <iprintf>
            break;
 8007a02:	e018      	b.n	8007a36 <bme68x_check_rslt+0xae>
        case BME68X_E_SELF_TEST:
            printf("API name [%s]  Error [%d] : Self test error\r\n", api_name, rslt);
 8007a04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a08:	461a      	mov	r2, r3
 8007a0a:	6879      	ldr	r1, [r7, #4]
 8007a0c:	4810      	ldr	r0, [pc, #64]	@ (8007a50 <bme68x_check_rslt+0xc8>)
 8007a0e:	f000 fc7d 	bl	800830c <iprintf>
            break;
 8007a12:	e010      	b.n	8007a36 <bme68x_check_rslt+0xae>
        case BME68X_W_NO_NEW_DATA:
            printf("API name [%s]  Warning [%d] : No new data found\r\n", api_name, rslt);
 8007a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	6879      	ldr	r1, [r7, #4]
 8007a1c:	480d      	ldr	r0, [pc, #52]	@ (8007a54 <bme68x_check_rslt+0xcc>)
 8007a1e:	f000 fc75 	bl	800830c <iprintf>
            break;
 8007a22:	e008      	b.n	8007a36 <bme68x_check_rslt+0xae>
        default:
            printf("API name [%s]  Error [%d] : Unknown error code\r\n", api_name, rslt);
 8007a24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	6879      	ldr	r1, [r7, #4]
 8007a2c:	480a      	ldr	r0, [pc, #40]	@ (8007a58 <bme68x_check_rslt+0xd0>)
 8007a2e:	f000 fc6d 	bl	800830c <iprintf>
            break;
 8007a32:	e000      	b.n	8007a36 <bme68x_check_rslt+0xae>
            break;
 8007a34:	bf00      	nop
    }
}
 8007a36:	bf00      	nop
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	08009190 	.word	0x08009190
 8007a44:	080091bc 	.word	0x080091bc
 8007a48:	080091f0 	.word	0x080091f0
 8007a4c:	0800922c 	.word	0x0800922c
 8007a50:	0800925c 	.word	0x0800925c
 8007a54:	0800928c 	.word	0x0800928c
 8007a58:	080092c0 	.word	0x080092c0

08007a5c <bme68x_interface_init>:

int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	460b      	mov	r3, r1
 8007a66:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BME68X_OK;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;

    if (bme != NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d028      	beq.n	8007ac4 <bme68x_interface_init+0x68>
    {

        err = MX_SPI1_Init(&hspi1);
 8007a72:	4818      	ldr	r0, [pc, #96]	@ (8007ad4 <bme68x_interface_init+0x78>)
 8007a74:	f000 fb20 	bl	80080b8 <MX_SPI1_Init>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	73bb      	strb	r3, [r7, #14]
    
        if (err != HAL_OK)
 8007a7c:	7bbb      	ldrb	r3, [r7, #14]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <bme68x_interface_init+0x2a>
        {
            // thread_safe_printf(
            //     "\n Unable to connect with Application Board ! \n" " 1. Check if the board is connected and powered on. \n" " 2. Check if Application Board USB driver is installed. \n"
            //     " 3. Check if board is in use by another application. (Insufficient permissions to access USB) \n");
            while(1)
 8007a82:	bf00      	nop
 8007a84:	e7fd      	b.n	8007a82 <bme68x_interface_init+0x26>
        }
#if defined(PC)
        setbuf(stdout, NULL);
#endif

        vTaskDelay(100);
 8007a86:	2064      	movs	r0, #100	@ 0x64
 8007a88:	f7fe f9a2 	bl	8005dd0 <vTaskDelay>

        /* Bus configuration : SPI */
        if (intf == BME68X_SPI_INTF)
 8007a8c:	78fb      	ldrb	r3, [r7, #3]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d10b      	bne.n	8007aaa <bme68x_interface_init+0x4e>
        {
            dev_addr = 0;
 8007a92:	4b11      	ldr	r3, [pc, #68]	@ (8007ad8 <bme68x_interface_init+0x7c>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	701a      	strb	r2, [r3, #0]
            bme->read = bme68x_spi_read;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a10      	ldr	r2, [pc, #64]	@ (8007adc <bme68x_interface_init+0x80>)
 8007a9c:	641a      	str	r2, [r3, #64]	@ 0x40
            bme->write = bme68x_spi_write;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8007ae0 <bme68x_interface_init+0x84>)
 8007aa2:	645a      	str	r2, [r3, #68]	@ 0x44
            bme->intf = BME68X_SPI_INTF;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	731a      	strb	r2, [r3, #12]
        }

        vTaskDelay(100);
 8007aaa:	2064      	movs	r0, #100	@ 0x64
 8007aac:	f7fe f990 	bl	8005dd0 <vTaskDelay>

        bme->delay_us = bme68x_delay_us;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a0c      	ldr	r2, [pc, #48]	@ (8007ae4 <bme68x_interface_init+0x88>)
 8007ab4:	649a      	str	r2, [r3, #72]	@ 0x48
        bme->intf_ptr = &dev_addr;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a07      	ldr	r2, [pc, #28]	@ (8007ad8 <bme68x_interface_init+0x7c>)
 8007aba:	605a      	str	r2, [r3, #4]
        bme->amb_temp = 25; /* The ambient temperature in deg C is used for defining the heater temperature */
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2219      	movs	r2, #25
 8007ac0:	739a      	strb	r2, [r3, #14]
 8007ac2:	e001      	b.n	8007ac8 <bme68x_interface_init+0x6c>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8007ac4:	23ff      	movs	r3, #255	@ 0xff
 8007ac6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	20001ac4 	.word	0x20001ac4
 8007ad8:	20001ac0 	.word	0x20001ac0
 8007adc:	08007839 	.word	0x08007839
 8007ae0:	080078d5 	.word	0x080078d5
 8007ae4:	08007961 	.word	0x08007961

08007ae8 <bme_task>:
/***********************************************************************/
#define NUM_VALS 10
BME_RESIST_VAL_S resist_vals[NUM_VALS];

void bme_task(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b0a8      	sub	sp, #160	@ 0xa0
 8007aec:	af00      	add	r7, sp, #0
    int8_t rslt;
    struct bme68x_conf conf;
    struct bme68x_heatr_conf heatr_conf;
    struct bme68x_data data;
    uint32_t del_period;
    uint32_t time_ms = 0;
 8007aee:	2300      	movs	r3, #0
 8007af0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    uint8_t n_fields;
    uint16_t sample_count = 1;
 8007af4:	2301      	movs	r3, #1
 8007af6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    uint8_t i = 0;
 8007afa:	2300      	movs	r3, #0
 8007afc:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d

    /* Interface preference is updated as a parameter
     * For I2C : BME68X_I2C_INTF
     * For SPI : BME68X_SPI_INTF
     */
    rslt = bme68x_interface_init(&bme, BME68X_SPI_INTF);
 8007b00:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007b04:	2100      	movs	r1, #0
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff ffa8 	bl	8007a5c <bme68x_interface_init>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_interface_init", rslt);
 8007b12:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007b16:	4619      	mov	r1, r3
 8007b18:	4866      	ldr	r0, [pc, #408]	@ (8007cb4 <bme_task+0x1cc>)
 8007b1a:	f7ff ff35 	bl	8007988 <bme68x_check_rslt>

    rslt = bme68x_init(&bme);
 8007b1e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7f8 fe2e 	bl	8000784 <bme68x_init>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_init", rslt);
 8007b2e:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007b32:	4619      	mov	r1, r3
 8007b34:	4860      	ldr	r0, [pc, #384]	@ (8007cb8 <bme_task+0x1d0>)
 8007b36:	f7ff ff27 	bl	8007988 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    conf.filter = BME68X_FILTER_OFF;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    conf.odr = BME68X_ODR_NONE;
 8007b40:	2308      	movs	r3, #8
 8007b42:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    conf.os_hum = BME68X_OS_16X;
 8007b46:	2305      	movs	r3, #5
 8007b48:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    conf.os_pres = BME68X_OS_1X;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    conf.os_temp = BME68X_OS_2X;
 8007b52:	2302      	movs	r3, #2
 8007b54:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    rslt = bme68x_set_conf(&conf, &bme);
 8007b58:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8007b5c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007b60:	4611      	mov	r1, r2
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7f8 ff52 	bl	8000a0c <bme68x_set_conf>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_conf", rslt);
 8007b6e:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007b72:	4619      	mov	r1, r3
 8007b74:	4851      	ldr	r0, [pc, #324]	@ (8007cbc <bme_task+0x1d4>)
 8007b76:	f7ff ff07 	bl	8007988 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    heatr_conf.enable = BME68X_ENABLE;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	f887 3020 	strb.w	r3, [r7, #32]
    heatr_conf.heatr_temp = 300;
 8007b80:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8007b84:	847b      	strh	r3, [r7, #34]	@ 0x22
    heatr_conf.heatr_dur = 100;
 8007b86:	2364      	movs	r3, #100	@ 0x64
 8007b88:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme);
 8007b8a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8007b8e:	f107 0320 	add.w	r3, r7, #32
 8007b92:	4619      	mov	r1, r3
 8007b94:	2001      	movs	r0, #1
 8007b96:	f7f9 fa37 	bl	8001008 <bme68x_set_heatr_conf>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_heatr_conf", rslt);
 8007ba0:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	4846      	ldr	r0, [pc, #280]	@ (8007cc0 <bme_task+0x1d8>)
 8007ba8:	f7ff feee 	bl	8007988 <bme68x_check_rslt>

    uint32_t bmex = 680;
 8007bac:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8007bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    serial_printf("Hello from bme%d\r\n", bmex);

    thread_safe_printf("Sample, TimeStamp(ms), Temperature(deg C), Pressure(Pa), Humidity(%%), Gas resistance(ohm), Status\n");

    while (sample_count <= SAMPLE_COUNT)
 8007bb4:	e073      	b.n	8007c9e <bme_task+0x1b6>
    {
        i = (i + 1)%(NUM_VALS-1);
 8007bb6:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	4b41      	ldr	r3, [pc, #260]	@ (8007cc4 <bme_task+0x1dc>)
 8007bbe:	fb83 1302 	smull	r1, r3, r3, r2
 8007bc2:	1059      	asrs	r1, r3, #1
 8007bc4:	17d3      	asrs	r3, r2, #31
 8007bc6:	1ac9      	subs	r1, r1, r3
 8007bc8:	460b      	mov	r3, r1
 8007bca:	00db      	lsls	r3, r3, #3
 8007bcc:	440b      	add	r3, r1
 8007bce:	1ad1      	subs	r1, r2, r3
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
        rslt = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 8007bd6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007bda:	4619      	mov	r1, r3
 8007bdc:	2001      	movs	r0, #1
 8007bde:	f7f9 f81f 	bl	8000c20 <bme68x_set_op_mode>
 8007be2:	4603      	mov	r3, r0
 8007be4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_set_op_mode", rslt);
 8007be8:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007bec:	4619      	mov	r1, r3
 8007bee:	4836      	ldr	r0, [pc, #216]	@ (8007cc8 <bme_task+0x1e0>)
 8007bf0:	f7ff feca 	bl	8007988 <bme68x_check_rslt>

        /* Calculate delay period in microseconds */
        del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme) + (heatr_conf.heatr_dur * 1000);
 8007bf4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8007bf8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	2001      	movs	r0, #1
 8007c00:	f7f9 f890 	bl	8000d24 <bme68x_get_meas_dur>
 8007c04:	4603      	mov	r3, r0
 8007c06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c08:	4611      	mov	r1, r2
 8007c0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007c0e:	fb01 f202 	mul.w	r2, r1, r2
 8007c12:	4413      	add	r3, r2
 8007c14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        bme.delay_us(del_period, bme.intf_ptr);
 8007c18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c1e:	4611      	mov	r1, r2
 8007c20:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8007c24:	4798      	blx	r3

        time_ms =  xTaskGetTickCount();
 8007c26:	f7fe fa25 	bl	8006074 <xTaskGetTickCount>
 8007c2a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

        /* Check if rslt == BME68X_OK, report or handle if otherwise */
        rslt = bme68x_get_data(BME68X_FORCED_MODE, &data, &n_fields, &bme);
 8007c2e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8007c32:	1dfa      	adds	r2, r7, #7
 8007c34:	f107 0108 	add.w	r1, r7, #8
 8007c38:	2001      	movs	r0, #1
 8007c3a:	f7f9 f8e7 	bl	8000e0c <bme68x_get_data>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_get_data", rslt);
 8007c44:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4820      	ldr	r0, [pc, #128]	@ (8007ccc <bme_task+0x1e4>)
 8007c4c:	f7ff fe9c 	bl	8007988 <bme68x_check_rslt>

        if (n_fields)
 8007c50:	79fb      	ldrb	r3, [r7, #7]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d023      	beq.n	8007c9e <bme_task+0x1b6>
                   (long unsigned int)data.pressure,
                   (long unsigned int)(data.humidity / 1000),
                   (long unsigned int)data.gas_resistance,
                   data.status);
#endif
            pObj = &resist_vals[i];
 8007c56:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007cd0 <bme_task+0x1e8>)
 8007c5e:	4413      	add	r3, r2
 8007c60:	603b      	str	r3, [r7, #0]
            pObj->value = data.gas_resistance;
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	69fa      	ldr	r2, [r7, #28]
 8007c66:	601a      	str	r2, [r3, #0]
            if(NULL == ipc_queue)
 8007c68:	4b1a      	ldr	r3, [pc, #104]	@ (8007cd4 <bme_task+0x1ec>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d013      	beq.n	8007c98 <bme_task+0x1b0>
            {
                continue;
            }
            if (xQueueSend(ipc_queue, &pObj, portMAX_DELAY) == pdFAIL)
 8007c70:	4b18      	ldr	r3, [pc, #96]	@ (8007cd4 <bme_task+0x1ec>)
 8007c72:	6818      	ldr	r0, [r3, #0]
 8007c74:	4639      	mov	r1, r7
 8007c76:	2300      	movs	r3, #0
 8007c78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c7c:	f7fd fafc 	bl	8005278 <xQueueGenericSend>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <bme_task+0x1b4>
            {
                continue;
            }
            vTaskDelay(100);
 8007c86:	2064      	movs	r0, #100	@ 0x64
 8007c88:	f7fe f8a2 	bl	8005dd0 <vTaskDelay>
            sample_count++;
 8007c8c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007c90:	3301      	adds	r3, #1
 8007c92:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007c96:	e002      	b.n	8007c9e <bme_task+0x1b6>
                continue;
 8007c98:	bf00      	nop
 8007c9a:	e000      	b.n	8007c9e <bme_task+0x1b6>
                continue;
 8007c9c:	bf00      	nop
    while (sample_count <= SAMPLE_COUNT)
 8007c9e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007ca2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d985      	bls.n	8007bb6 <bme_task+0xce>
    }
}
}
 8007caa:	bf00      	nop
 8007cac:	bf00      	nop
 8007cae:	37a0      	adds	r7, #160	@ 0xa0
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	080092f4 	.word	0x080092f4
 8007cb8:	0800930c 	.word	0x0800930c
 8007cbc:	08009318 	.word	0x08009318
 8007cc0:	08009328 	.word	0x08009328
 8007cc4:	38e38e39 	.word	0x38e38e39
 8007cc8:	08009340 	.word	0x08009340
 8007ccc:	08009354 	.word	0x08009354
 8007cd0:	20001b2c 	.word	0x20001b2c
 8007cd4:	20001bd8 	.word	0x20001bd8

08007cd8 <EXTI3_IRQHandler>:

EventGroupHandle_t gpioEventGroup;
QueueHandle_t ipc_queue;

void EXTI3_IRQHandler(void)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8007cdc:	2008      	movs	r0, #8
 8007cde:	f7fb fbd7 	bl	8003490 <HAL_GPIO_EXTI_IRQHandler>
}
 8007ce2:	bf00      	nop
 8007ce4:	bd80      	pop	{r7, pc}
	...

08007ce8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	60fb      	str	r3, [r7, #12]

    if (GPIO_Pin == SLAVE_DONE_PIN)   // your GPIO pin
 8007cf6:	88fb      	ldrh	r3, [r7, #6]
 8007cf8:	2b08      	cmp	r3, #8
 8007cfa:	d107      	bne.n	8007d0c <HAL_GPIO_EXTI_Callback+0x24>
    {
        xEventGroupSetBitsFromISR(
 8007cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8007d2c <HAL_GPIO_EXTI_Callback+0x44>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f107 020c 	add.w	r2, r7, #12
 8007d04:	2101      	movs	r1, #1
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7fd f8ac 	bl	8004e64 <xEventGroupSetBitsFromISR>
            &xHigherPriorityTaskWoken
        );
    }

    // Context switch if a higher-priority task was woken
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d007      	beq.n	8007d22 <HAL_GPIO_EXTI_Callback+0x3a>
 8007d12:	4b07      	ldr	r3, [pc, #28]	@ (8007d30 <HAL_GPIO_EXTI_Callback+0x48>)
 8007d14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	f3bf 8f6f 	isb	sy
}
 8007d22:	bf00      	nop
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	20001bd4 	.word	0x20001bd4
 8007d30:	e000ed04 	.word	0xe000ed04

08007d34 <wait_for_isr>:


void wait_for_isr()
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	af00      	add	r7, sp, #0
            while(!(xEventGroupGetBits( gpioEventGroup ) & SLAVE_DONE_EVENT_BIT) )
 8007d38:	e002      	b.n	8007d40 <wait_for_isr+0xc>
            {
                vTaskDelay(100);
 8007d3a:	2064      	movs	r0, #100	@ 0x64
 8007d3c:	f7fe f848 	bl	8005dd0 <vTaskDelay>
            while(!(xEventGroupGetBits( gpioEventGroup ) & SLAVE_DONE_EVENT_BIT) )
 8007d40:	4b06      	ldr	r3, [pc, #24]	@ (8007d5c <wait_for_isr+0x28>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2100      	movs	r1, #0
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7fc ffba 	bl	8004cc0 <xEventGroupClearBits>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0f1      	beq.n	8007d3a <wait_for_isr+0x6>
            }
            return;
 8007d56:	bf00      	nop
}
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20001bd4 	.word	0x20001bd4

08007d60 <ipc_init>:

void ipc_init()
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b088      	sub	sp, #32
 8007d64:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef err = HAL_OK;
 8007d66:	2300      	movs	r3, #0
 8007d68:	77fb      	strb	r3, [r7, #31]
    /* Initialize event group */
    gpioEventGroup = xEventGroupCreate();
 8007d6a:	f7fc ff8f 	bl	8004c8c <xEventGroupCreate>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	4a27      	ldr	r2, [pc, #156]	@ (8007e10 <ipc_init+0xb0>)
 8007d72:	6013      	str	r3, [r2, #0]
    configASSERT(gpioEventGroup != NULL);
 8007d74:	4b26      	ldr	r3, [pc, #152]	@ (8007e10 <ipc_init+0xb0>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10b      	bne.n	8007d94 <ipc_init+0x34>
	__asm volatile
 8007d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	61bb      	str	r3, [r7, #24]
}
 8007d8e:	bf00      	nop
 8007d90:	bf00      	nop
 8007d92:	e7fd      	b.n	8007d90 <ipc_init+0x30>
    /* Initialize message queue for sending bme data*/
    ipc_queue = xQueueCreate(
 8007d94:	2200      	movs	r2, #0
 8007d96:	2104      	movs	r1, #4
 8007d98:	2001      	movs	r0, #1
 8007d9a:	f7fd fa0e 	bl	80051ba <xQueueGenericCreate>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	4a1c      	ldr	r2, [pc, #112]	@ (8007e14 <ipc_init+0xb4>)
 8007da2:	6013      	str	r3, [r2, #0]
    {
        /* TODO Handle */
    }

    /* Initialize gpio for handshake*/
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007da4:	f107 0308 	add.w	r3, r7, #8
 8007da8:	2200      	movs	r2, #0
 8007daa:	601a      	str	r2, [r3, #0]
 8007dac:	605a      	str	r2, [r3, #4]
 8007dae:	609a      	str	r2, [r3, #8]
 8007db0:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007db2:	4b19      	ldr	r3, [pc, #100]	@ (8007e18 <ipc_init+0xb8>)
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	4a18      	ldr	r2, [pc, #96]	@ (8007e18 <ipc_init+0xb8>)
 8007db8:	f043 0304 	orr.w	r3, r3, #4
 8007dbc:	6193      	str	r3, [r2, #24]
 8007dbe:	4b16      	ldr	r3, [pc, #88]	@ (8007e18 <ipc_init+0xb8>)
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	f003 0304 	and.w	r3, r3, #4
 8007dc6:	607b      	str	r3, [r7, #4]
 8007dc8:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = SLAVE_DONE_PIN;
 8007dca:	2308      	movs	r3, #8
 8007dcc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // interrupt on HIGH
 8007dce:	4b13      	ldr	r3, [pc, #76]	@ (8007e1c <ipc_init+0xbc>)
 8007dd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007dd6:	f107 0308 	add.w	r3, r7, #8
 8007dda:	4619      	mov	r1, r3
 8007ddc:	4810      	ldr	r0, [pc, #64]	@ (8007e20 <ipc_init+0xc0>)
 8007dde:	f7fb f8ff 	bl	8002fe0 <HAL_GPIO_Init>

    // Enable EXTI interrupt in NVIC
    HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8007de2:	2200      	movs	r2, #0
 8007de4:	2105      	movs	r1, #5
 8007de6:	2009      	movs	r0, #9
 8007de8:	f7fb f8cf 	bl	8002f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8007dec:	2009      	movs	r0, #9
 8007dee:	f7fb f8e8 	bl	8002fc2 <HAL_NVIC_EnableIRQ>

    /* Initialize spi2*/

    err = MX_SPI2_Init(&hspi2);
 8007df2:	480c      	ldr	r0, [pc, #48]	@ (8007e24 <ipc_init+0xc4>)
 8007df4:	f000 f994 	bl	8008120 <MX_SPI2_Init>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	77fb      	strb	r3, [r7, #31]
    if(HAL_OK != err)
 8007dfc:	7ffb      	ldrb	r3, [r7, #31]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <ipc_init+0xa6>
    {
        while(1)
 8007e02:	bf00      	nop
 8007e04:	e7fd      	b.n	8007e02 <ipc_init+0xa2>
        {}
    }

}
 8007e06:	bf00      	nop
 8007e08:	3720      	adds	r7, #32
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20001bd4 	.word	0x20001bd4
 8007e14:	20001bd8 	.word	0x20001bd8
 8007e18:	40021000 	.word	0x40021000
 8007e1c:	10110000 	.word	0x10110000
 8007e20:	40010800 	.word	0x40010800
 8007e24:	20001b54 	.word	0x20001b54

08007e28 <ipc_write>:
static ipc_write(void* data, uint32_t len)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
    
    HAL_StatusTypeDef err = HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8007e36:	2200      	movs	r2, #0
 8007e38:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007e3c:	480b      	ldr	r0, [pc, #44]	@ (8007e6c <ipc_write+0x44>)
 8007e3e:	f7fb fb0f 	bl	8003460 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2, 
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e4a:	6879      	ldr	r1, [r7, #4]
 8007e4c:	4808      	ldr	r0, [pc, #32]	@ (8007e70 <ipc_write+0x48>)
 8007e4e:	f7fb ffe7 	bl	8003e20 <HAL_SPI_Transmit>
 8007e52:	4603      	mov	r3, r0
 8007e54:	73fb      	strb	r3, [r7, #15]
                    data, 
                    len, 
                    portMAX_DELAY);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8007e56:	2201      	movs	r2, #1
 8007e58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007e5c:	4803      	ldr	r0, [pc, #12]	@ (8007e6c <ipc_write+0x44>)
 8007e5e:	f7fb faff 	bl	8003460 <HAL_GPIO_WritePin>
    return err;
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	40010c00 	.word	0x40010c00
 8007e70:	20001b54 	.word	0x20001b54

08007e74 <ipc_task>:

void ipc_task()
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef err = HAL_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	71fb      	strb	r3, [r7, #7]
    BME_RESIST_VAL_S *pBme_data = NULL;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	603b      	str	r3, [r7, #0]
    ipc_init();
 8007e82:	f7ff ff6d 	bl	8007d60 <ipc_init>
    /* Make sure cs is low as long as esp boots up */

    // pBme_data = &bme_data;
    for(;;)
    {
        if (xQueueReceive(ipc_queue, &pBme_data, portMAX_DELAY) == pdFAIL)
 8007e86:	4b31      	ldr	r3, [pc, #196]	@ (8007f4c <ipc_task+0xd8>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4639      	mov	r1, r7
 8007e8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fd fb91 	bl	80055b8 <xQueueReceive>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d103      	bne.n	8007ea4 <ipc_task+0x30>
        {
            vTaskDelay(100);
 8007e9c:	2064      	movs	r0, #100	@ 0x64
 8007e9e:	f7fd ff97 	bl	8005dd0 <vTaskDelay>
            continue;
 8007ea2:	e052      	b.n	8007f4a <ipc_task+0xd6>
        }
        if(NULL == pBme_data) 
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d103      	bne.n	8007eb2 <ipc_task+0x3e>
        {
            vTaskDelay(100);
 8007eaa:	2064      	movs	r0, #100	@ 0x64
 8007eac:	f7fd ff90 	bl	8005dd0 <vTaskDelay>
            continue;
 8007eb0:	e04b      	b.n	8007f4a <ipc_task+0xd6>
        }
        /* Write lenth to status register */
        status_cmd.cmd = 1; /* Status command */
 8007eb2:	4b27      	ldr	r3, [pc, #156]	@ (8007f50 <ipc_task+0xdc>)
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	701a      	strb	r2, [r3, #0]
        status_cmd.data = sizeof(BME_RESIST_VAL_S) + 1; /* Status command */
 8007eb8:	4b25      	ldr	r3, [pc, #148]	@ (8007f50 <ipc_task+0xdc>)
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f042 0205 	orr.w	r2, r2, #5
 8007ec0:	705a      	strb	r2, [r3, #1]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	709a      	strb	r2, [r3, #2]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	70da      	strb	r2, [r3, #3]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	711a      	strb	r2, [r3, #4]
        err = ipc_write(&status_cmd, sizeof(status_cmd));
 8007ece:	2105      	movs	r1, #5
 8007ed0:	481f      	ldr	r0, [pc, #124]	@ (8007f50 <ipc_task+0xdc>)
 8007ed2:	f7ff ffa9 	bl	8007e28 <ipc_write>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	71fb      	strb	r3, [r7, #7]
        if(HAL_OK != err)
 8007eda:	79fb      	ldrb	r3, [r7, #7]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d12f      	bne.n	8007f40 <ipc_task+0xcc>
        {
            continue;
        }

        wait_for_isr();
 8007ee0:	f7ff ff28 	bl	8007d34 <wait_for_isr>

        /* Write actual data */
        tx_buffer[0] = 2; /* Master send command */ 
 8007ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8007f54 <ipc_task+0xe0>)
 8007ee6:	2202      	movs	r2, #2
 8007ee8:	701a      	strb	r2, [r3, #0]
        memcpy(tx_buffer + 2, pBme_data, sizeof(BME_RESIST_VAL_S)); /* Copy data to tx buffer */
 8007eea:	4a1b      	ldr	r2, [pc, #108]	@ (8007f58 <ipc_task+0xe4>)
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	6013      	str	r3, [r2, #0]

        err = ipc_write(&tx_buffer, sizeof(BME_RESIST_VAL_S) +2 );
 8007ef2:	2106      	movs	r1, #6
 8007ef4:	4817      	ldr	r0, [pc, #92]	@ (8007f54 <ipc_task+0xe0>)
 8007ef6:	f7ff ff97 	bl	8007e28 <ipc_write>
 8007efa:	4603      	mov	r3, r0
 8007efc:	71fb      	strb	r3, [r7, #7]
        if(HAL_OK != err)
 8007efe:	79fb      	ldrb	r3, [r7, #7]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d11f      	bne.n	8007f44 <ipc_task+0xd0>
        {
            continue;
        }
        wait_for_isr();
 8007f04:	f7ff ff16 	bl	8007d34 <wait_for_isr>

        /* Write lenth to status register */
        status_cmd.cmd = 1; /* Status command */
 8007f08:	4b11      	ldr	r3, [pc, #68]	@ (8007f50 <ipc_task+0xdc>)
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	701a      	strb	r2, [r3, #0]
        status_cmd.data = 0x00; /* Status command */
 8007f0e:	4b10      	ldr	r3, [pc, #64]	@ (8007f50 <ipc_task+0xdc>)
 8007f10:	2200      	movs	r2, #0
 8007f12:	705a      	strb	r2, [r3, #1]
 8007f14:	2200      	movs	r2, #0
 8007f16:	709a      	strb	r2, [r3, #2]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	70da      	strb	r2, [r3, #3]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	711a      	strb	r2, [r3, #4]

        err = ipc_write(&status_cmd, sizeof(BME_RESIST_VAL_S) +1 );
 8007f20:	2105      	movs	r1, #5
 8007f22:	480b      	ldr	r0, [pc, #44]	@ (8007f50 <ipc_task+0xdc>)
 8007f24:	f7ff ff80 	bl	8007e28 <ipc_write>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	71fb      	strb	r3, [r7, #7]
        if(HAL_OK != err)
 8007f2c:	79fb      	ldrb	r3, [r7, #7]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <ipc_task+0xd4>
        {
            continue;
        }
        wait_for_isr();
 8007f32:	f7ff feff 	bl	8007d34 <wait_for_isr>
        vTaskDelay(pdMS_TO_TICKS(5000));
 8007f36:	f241 3088 	movw	r0, #5000	@ 0x1388
 8007f3a:	f7fd ff49 	bl	8005dd0 <vTaskDelay>
 8007f3e:	e7a2      	b.n	8007e86 <ipc_task+0x12>
            continue;
 8007f40:	bf00      	nop
 8007f42:	e7a0      	b.n	8007e86 <ipc_task+0x12>
            continue;
 8007f44:	bf00      	nop
 8007f46:	e79e      	b.n	8007e86 <ipc_task+0x12>
            continue;
 8007f48:	bf00      	nop
        if (xQueueReceive(ipc_queue, &pBme_data, portMAX_DELAY) == pdFAIL)
 8007f4a:	e79c      	b.n	8007e86 <ipc_task+0x12>
 8007f4c:	20001bd8 	.word	0x20001bd8
 8007f50:	20001bcc 	.word	0x20001bcc
 8007f54:	20001bac 	.word	0x20001bac
 8007f58:	20001bae 	.word	0x20001bae

08007f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007f60:	f7fa ff2c 	bl	8002dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007f64:	f000 f824 	bl	8007fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007f68:	f000 f85e 	bl	8008028 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8007f6c:	f7fc fd82 	bl	8004a74 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  ipcTaskHandle = osThreadNew(ipc_task, NULL, &ipcTask_attributes);
 8007f70:	4a09      	ldr	r2, [pc, #36]	@ (8007f98 <main+0x3c>)
 8007f72:	2100      	movs	r1, #0
 8007f74:	4809      	ldr	r0, [pc, #36]	@ (8007f9c <main+0x40>)
 8007f76:	f7fc fdc5 	bl	8004b04 <osThreadNew>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	4a08      	ldr	r2, [pc, #32]	@ (8007fa0 <main+0x44>)
 8007f7e:	6013      	str	r3, [r2, #0]
  defaultTaskHandle = osThreadNew(bme_task, NULL, &defaultTask_attributes);
 8007f80:	4a08      	ldr	r2, [pc, #32]	@ (8007fa4 <main+0x48>)
 8007f82:	2100      	movs	r1, #0
 8007f84:	4808      	ldr	r0, [pc, #32]	@ (8007fa8 <main+0x4c>)
 8007f86:	f7fc fdbd 	bl	8004b04 <osThreadNew>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	4a07      	ldr	r2, [pc, #28]	@ (8007fac <main+0x50>)
 8007f8e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
osKernelStart();
 8007f90:	f7fc fd92 	bl	8004ab8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007f94:	bf00      	nop
 8007f96:	e7fd      	b.n	8007f94 <main+0x38>
 8007f98:	08009398 	.word	0x08009398
 8007f9c:	08007e75 	.word	0x08007e75
 8007fa0:	20001be0 	.word	0x20001be0
 8007fa4:	080093bc 	.word	0x080093bc
 8007fa8:	08007ae9 	.word	0x08007ae9
 8007fac:	20001bdc 	.word	0x20001bdc

08007fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b090      	sub	sp, #64	@ 0x40
 8007fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007fb6:	f107 0318 	add.w	r3, r7, #24
 8007fba:	2228      	movs	r2, #40	@ 0x28
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f000 f9f9 	bl	80083b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007fc4:	1d3b      	adds	r3, r7, #4
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	601a      	str	r2, [r3, #0]
 8007fca:	605a      	str	r2, [r3, #4]
 8007fcc:	609a      	str	r2, [r3, #8]
 8007fce:	60da      	str	r2, [r3, #12]
 8007fd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007fda:	2310      	movs	r3, #16
 8007fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007fe2:	f107 0318 	add.w	r3, r7, #24
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7fb fa6a 	bl	80034c0 <HAL_RCC_OscConfig>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d001      	beq.n	8007ff6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8007ff2:	f000 f85b 	bl	80080ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007ff6:	230f      	movs	r3, #15
 8007ff8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007ffe:	2300      	movs	r3, #0
 8008000:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008002:	2300      	movs	r3, #0
 8008004:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008006:	2300      	movs	r3, #0
 8008008:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800800a:	1d3b      	adds	r3, r7, #4
 800800c:	2100      	movs	r1, #0
 800800e:	4618      	mov	r0, r3
 8008010:	f7fb fcd8 	bl	80039c4 <HAL_RCC_ClockConfig>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d001      	beq.n	800801e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800801a:	f000 f847 	bl	80080ac <Error_Handler>
  }
}
 800801e:	bf00      	nop
 8008020:	3740      	adds	r7, #64	@ 0x40
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
	...

08008028 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800802e:	4b13      	ldr	r3, [pc, #76]	@ (800807c <MX_GPIO_Init+0x54>)
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	4a12      	ldr	r2, [pc, #72]	@ (800807c <MX_GPIO_Init+0x54>)
 8008034:	f043 0304 	orr.w	r3, r3, #4
 8008038:	6193      	str	r3, [r2, #24]
 800803a:	4b10      	ldr	r3, [pc, #64]	@ (800807c <MX_GPIO_Init+0x54>)
 800803c:	699b      	ldr	r3, [r3, #24]
 800803e:	f003 0304 	and.w	r3, r3, #4
 8008042:	607b      	str	r3, [r7, #4]
 8008044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008046:	4b0d      	ldr	r3, [pc, #52]	@ (800807c <MX_GPIO_Init+0x54>)
 8008048:	699b      	ldr	r3, [r3, #24]
 800804a:	4a0c      	ldr	r2, [pc, #48]	@ (800807c <MX_GPIO_Init+0x54>)
 800804c:	f043 0308 	orr.w	r3, r3, #8
 8008050:	6193      	str	r3, [r2, #24]
 8008052:	4b0a      	ldr	r3, [pc, #40]	@ (800807c <MX_GPIO_Init+0x54>)
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	f003 0308 	and.w	r3, r3, #8
 800805a:	603b      	str	r3, [r7, #0]
 800805c:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_DeInit(GPIOA, GPIO_PIN_All);
 800805e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008062:	4807      	ldr	r0, [pc, #28]	@ (8008080 <MX_GPIO_Init+0x58>)
 8008064:	f7fb f940 	bl	80032e8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_All);
 8008068:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800806c:	4805      	ldr	r0, [pc, #20]	@ (8008084 <MX_GPIO_Init+0x5c>)
 800806e:	f7fb f93b 	bl	80032e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8008072:	bf00      	nop
 8008074:	3708      	adds	r7, #8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	40021000 	.word	0x40021000
 8008080:	40010800 	.word	0x40010800
 8008084:	40010c00 	.word	0x40010c00

08008088 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a04      	ldr	r2, [pc, #16]	@ (80080a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d101      	bne.n	800809e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800809a:	f7fa fea5 	bl	8002de8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800809e:	bf00      	nop
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	40012c00 	.word	0x40012c00

080080ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80080b0:	b672      	cpsid	i
}
 80080b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80080b4:	bf00      	nop
 80080b6:	e7fd      	b.n	80080b4 <Error_Handler+0x8>

080080b8 <MX_SPI1_Init>:
#include "main.h"
#include "spi.h"

HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef * hspi )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi->Instance = SPI1;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a16      	ldr	r2, [pc, #88]	@ (800811c <MX_SPI1_Init+0x64>)
 80080c4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80080cc:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080ec:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2218      	movs	r2, #24
 80080f2:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	220a      	movs	r2, #10
 800810a:	62da      	str	r2, [r3, #44]	@ 0x2c
  return HAL_SPI_Init(hspi);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f7fb fe03 	bl	8003d18 <HAL_SPI_Init>
 8008112:	4603      	mov	r3, r0
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8008114:	4618      	mov	r0, r3
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	40013000 	.word	0x40013000

08008120 <MX_SPI2_Init>:

HAL_StatusTypeDef MX_SPI2_Init(SPI_HandleTypeDef * hspi )
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]

  /* SPI1 parameter configuration*/
  hspi->Instance = SPI2;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a16      	ldr	r2, [pc, #88]	@ (8008184 <MX_SPI2_Init+0x64>)
 800812c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8008134:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008154:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2218      	movs	r2, #24
 800815a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	220a      	movs	r2, #10
 8008172:	62da      	str	r2, [r3, #44]	@ 0x2c
  return HAL_SPI_Init(hspi);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f7fb fdcf 	bl	8003d18 <HAL_SPI_Init>
 800817a:	4603      	mov	r3, r0
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
 800817c:	4618      	mov	r0, r3
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	40003800 	.word	0x40003800

08008188 <std>:
 8008188:	2300      	movs	r3, #0
 800818a:	b510      	push	{r4, lr}
 800818c:	4604      	mov	r4, r0
 800818e:	e9c0 3300 	strd	r3, r3, [r0]
 8008192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008196:	6083      	str	r3, [r0, #8]
 8008198:	8181      	strh	r1, [r0, #12]
 800819a:	6643      	str	r3, [r0, #100]	@ 0x64
 800819c:	81c2      	strh	r2, [r0, #14]
 800819e:	6183      	str	r3, [r0, #24]
 80081a0:	4619      	mov	r1, r3
 80081a2:	2208      	movs	r2, #8
 80081a4:	305c      	adds	r0, #92	@ 0x5c
 80081a6:	f000 f906 	bl	80083b6 <memset>
 80081aa:	4b0d      	ldr	r3, [pc, #52]	@ (80081e0 <std+0x58>)
 80081ac:	6224      	str	r4, [r4, #32]
 80081ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80081b0:	4b0c      	ldr	r3, [pc, #48]	@ (80081e4 <std+0x5c>)
 80081b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80081b4:	4b0c      	ldr	r3, [pc, #48]	@ (80081e8 <std+0x60>)
 80081b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80081b8:	4b0c      	ldr	r3, [pc, #48]	@ (80081ec <std+0x64>)
 80081ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80081bc:	4b0c      	ldr	r3, [pc, #48]	@ (80081f0 <std+0x68>)
 80081be:	429c      	cmp	r4, r3
 80081c0:	d006      	beq.n	80081d0 <std+0x48>
 80081c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80081c6:	4294      	cmp	r4, r2
 80081c8:	d002      	beq.n	80081d0 <std+0x48>
 80081ca:	33d0      	adds	r3, #208	@ 0xd0
 80081cc:	429c      	cmp	r4, r3
 80081ce:	d105      	bne.n	80081dc <std+0x54>
 80081d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081d8:	f000 b9c4 	b.w	8008564 <__retarget_lock_init_recursive>
 80081dc:	bd10      	pop	{r4, pc}
 80081de:	bf00      	nop
 80081e0:	08008331 	.word	0x08008331
 80081e4:	08008353 	.word	0x08008353
 80081e8:	0800838b 	.word	0x0800838b
 80081ec:	080083af 	.word	0x080083af
 80081f0:	20001be4 	.word	0x20001be4

080081f4 <stdio_exit_handler>:
 80081f4:	4a02      	ldr	r2, [pc, #8]	@ (8008200 <stdio_exit_handler+0xc>)
 80081f6:	4903      	ldr	r1, [pc, #12]	@ (8008204 <stdio_exit_handler+0x10>)
 80081f8:	4803      	ldr	r0, [pc, #12]	@ (8008208 <stdio_exit_handler+0x14>)
 80081fa:	f000 b869 	b.w	80082d0 <_fwalk_sglue>
 80081fe:	bf00      	nop
 8008200:	20000010 	.word	0x20000010
 8008204:	08008e15 	.word	0x08008e15
 8008208:	20000020 	.word	0x20000020

0800820c <cleanup_stdio>:
 800820c:	6841      	ldr	r1, [r0, #4]
 800820e:	4b0c      	ldr	r3, [pc, #48]	@ (8008240 <cleanup_stdio+0x34>)
 8008210:	b510      	push	{r4, lr}
 8008212:	4299      	cmp	r1, r3
 8008214:	4604      	mov	r4, r0
 8008216:	d001      	beq.n	800821c <cleanup_stdio+0x10>
 8008218:	f000 fdfc 	bl	8008e14 <_fflush_r>
 800821c:	68a1      	ldr	r1, [r4, #8]
 800821e:	4b09      	ldr	r3, [pc, #36]	@ (8008244 <cleanup_stdio+0x38>)
 8008220:	4299      	cmp	r1, r3
 8008222:	d002      	beq.n	800822a <cleanup_stdio+0x1e>
 8008224:	4620      	mov	r0, r4
 8008226:	f000 fdf5 	bl	8008e14 <_fflush_r>
 800822a:	68e1      	ldr	r1, [r4, #12]
 800822c:	4b06      	ldr	r3, [pc, #24]	@ (8008248 <cleanup_stdio+0x3c>)
 800822e:	4299      	cmp	r1, r3
 8008230:	d004      	beq.n	800823c <cleanup_stdio+0x30>
 8008232:	4620      	mov	r0, r4
 8008234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008238:	f000 bdec 	b.w	8008e14 <_fflush_r>
 800823c:	bd10      	pop	{r4, pc}
 800823e:	bf00      	nop
 8008240:	20001be4 	.word	0x20001be4
 8008244:	20001c4c 	.word	0x20001c4c
 8008248:	20001cb4 	.word	0x20001cb4

0800824c <global_stdio_init.part.0>:
 800824c:	b510      	push	{r4, lr}
 800824e:	4b0b      	ldr	r3, [pc, #44]	@ (800827c <global_stdio_init.part.0+0x30>)
 8008250:	4c0b      	ldr	r4, [pc, #44]	@ (8008280 <global_stdio_init.part.0+0x34>)
 8008252:	4a0c      	ldr	r2, [pc, #48]	@ (8008284 <global_stdio_init.part.0+0x38>)
 8008254:	4620      	mov	r0, r4
 8008256:	601a      	str	r2, [r3, #0]
 8008258:	2104      	movs	r1, #4
 800825a:	2200      	movs	r2, #0
 800825c:	f7ff ff94 	bl	8008188 <std>
 8008260:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008264:	2201      	movs	r2, #1
 8008266:	2109      	movs	r1, #9
 8008268:	f7ff ff8e 	bl	8008188 <std>
 800826c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008270:	2202      	movs	r2, #2
 8008272:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008276:	2112      	movs	r1, #18
 8008278:	f7ff bf86 	b.w	8008188 <std>
 800827c:	20001d1c 	.word	0x20001d1c
 8008280:	20001be4 	.word	0x20001be4
 8008284:	080081f5 	.word	0x080081f5

08008288 <__sfp_lock_acquire>:
 8008288:	4801      	ldr	r0, [pc, #4]	@ (8008290 <__sfp_lock_acquire+0x8>)
 800828a:	f000 b96c 	b.w	8008566 <__retarget_lock_acquire_recursive>
 800828e:	bf00      	nop
 8008290:	20001d25 	.word	0x20001d25

08008294 <__sfp_lock_release>:
 8008294:	4801      	ldr	r0, [pc, #4]	@ (800829c <__sfp_lock_release+0x8>)
 8008296:	f000 b967 	b.w	8008568 <__retarget_lock_release_recursive>
 800829a:	bf00      	nop
 800829c:	20001d25 	.word	0x20001d25

080082a0 <__sinit>:
 80082a0:	b510      	push	{r4, lr}
 80082a2:	4604      	mov	r4, r0
 80082a4:	f7ff fff0 	bl	8008288 <__sfp_lock_acquire>
 80082a8:	6a23      	ldr	r3, [r4, #32]
 80082aa:	b11b      	cbz	r3, 80082b4 <__sinit+0x14>
 80082ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b0:	f7ff bff0 	b.w	8008294 <__sfp_lock_release>
 80082b4:	4b04      	ldr	r3, [pc, #16]	@ (80082c8 <__sinit+0x28>)
 80082b6:	6223      	str	r3, [r4, #32]
 80082b8:	4b04      	ldr	r3, [pc, #16]	@ (80082cc <__sinit+0x2c>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1f5      	bne.n	80082ac <__sinit+0xc>
 80082c0:	f7ff ffc4 	bl	800824c <global_stdio_init.part.0>
 80082c4:	e7f2      	b.n	80082ac <__sinit+0xc>
 80082c6:	bf00      	nop
 80082c8:	0800820d 	.word	0x0800820d
 80082cc:	20001d1c 	.word	0x20001d1c

080082d0 <_fwalk_sglue>:
 80082d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d4:	4607      	mov	r7, r0
 80082d6:	4688      	mov	r8, r1
 80082d8:	4614      	mov	r4, r2
 80082da:	2600      	movs	r6, #0
 80082dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082e0:	f1b9 0901 	subs.w	r9, r9, #1
 80082e4:	d505      	bpl.n	80082f2 <_fwalk_sglue+0x22>
 80082e6:	6824      	ldr	r4, [r4, #0]
 80082e8:	2c00      	cmp	r4, #0
 80082ea:	d1f7      	bne.n	80082dc <_fwalk_sglue+0xc>
 80082ec:	4630      	mov	r0, r6
 80082ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082f2:	89ab      	ldrh	r3, [r5, #12]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d907      	bls.n	8008308 <_fwalk_sglue+0x38>
 80082f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082fc:	3301      	adds	r3, #1
 80082fe:	d003      	beq.n	8008308 <_fwalk_sglue+0x38>
 8008300:	4629      	mov	r1, r5
 8008302:	4638      	mov	r0, r7
 8008304:	47c0      	blx	r8
 8008306:	4306      	orrs	r6, r0
 8008308:	3568      	adds	r5, #104	@ 0x68
 800830a:	e7e9      	b.n	80082e0 <_fwalk_sglue+0x10>

0800830c <iprintf>:
 800830c:	b40f      	push	{r0, r1, r2, r3}
 800830e:	b507      	push	{r0, r1, r2, lr}
 8008310:	4906      	ldr	r1, [pc, #24]	@ (800832c <iprintf+0x20>)
 8008312:	ab04      	add	r3, sp, #16
 8008314:	6808      	ldr	r0, [r1, #0]
 8008316:	f853 2b04 	ldr.w	r2, [r3], #4
 800831a:	6881      	ldr	r1, [r0, #8]
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	f000 fa51 	bl	80087c4 <_vfiprintf_r>
 8008322:	b003      	add	sp, #12
 8008324:	f85d eb04 	ldr.w	lr, [sp], #4
 8008328:	b004      	add	sp, #16
 800832a:	4770      	bx	lr
 800832c:	2000001c 	.word	0x2000001c

08008330 <__sread>:
 8008330:	b510      	push	{r4, lr}
 8008332:	460c      	mov	r4, r1
 8008334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008338:	f000 f8c6 	bl	80084c8 <_read_r>
 800833c:	2800      	cmp	r0, #0
 800833e:	bfab      	itete	ge
 8008340:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008342:	89a3      	ldrhlt	r3, [r4, #12]
 8008344:	181b      	addge	r3, r3, r0
 8008346:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800834a:	bfac      	ite	ge
 800834c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800834e:	81a3      	strhlt	r3, [r4, #12]
 8008350:	bd10      	pop	{r4, pc}

08008352 <__swrite>:
 8008352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008356:	461f      	mov	r7, r3
 8008358:	898b      	ldrh	r3, [r1, #12]
 800835a:	4605      	mov	r5, r0
 800835c:	05db      	lsls	r3, r3, #23
 800835e:	460c      	mov	r4, r1
 8008360:	4616      	mov	r6, r2
 8008362:	d505      	bpl.n	8008370 <__swrite+0x1e>
 8008364:	2302      	movs	r3, #2
 8008366:	2200      	movs	r2, #0
 8008368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800836c:	f000 f89a 	bl	80084a4 <_lseek_r>
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	4632      	mov	r2, r6
 8008374:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008378:	81a3      	strh	r3, [r4, #12]
 800837a:	4628      	mov	r0, r5
 800837c:	463b      	mov	r3, r7
 800837e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008386:	f000 b8b1 	b.w	80084ec <_write_r>

0800838a <__sseek>:
 800838a:	b510      	push	{r4, lr}
 800838c:	460c      	mov	r4, r1
 800838e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008392:	f000 f887 	bl	80084a4 <_lseek_r>
 8008396:	1c43      	adds	r3, r0, #1
 8008398:	89a3      	ldrh	r3, [r4, #12]
 800839a:	bf15      	itete	ne
 800839c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800839e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80083a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80083a6:	81a3      	strheq	r3, [r4, #12]
 80083a8:	bf18      	it	ne
 80083aa:	81a3      	strhne	r3, [r4, #12]
 80083ac:	bd10      	pop	{r4, pc}

080083ae <__sclose>:
 80083ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083b2:	f000 b809 	b.w	80083c8 <_close_r>

080083b6 <memset>:
 80083b6:	4603      	mov	r3, r0
 80083b8:	4402      	add	r2, r0
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d100      	bne.n	80083c0 <memset+0xa>
 80083be:	4770      	bx	lr
 80083c0:	f803 1b01 	strb.w	r1, [r3], #1
 80083c4:	e7f9      	b.n	80083ba <memset+0x4>
	...

080083c8 <_close_r>:
 80083c8:	b538      	push	{r3, r4, r5, lr}
 80083ca:	2300      	movs	r3, #0
 80083cc:	4d05      	ldr	r5, [pc, #20]	@ (80083e4 <_close_r+0x1c>)
 80083ce:	4604      	mov	r4, r0
 80083d0:	4608      	mov	r0, r1
 80083d2:	602b      	str	r3, [r5, #0]
 80083d4:	f7fa fc5f 	bl	8002c96 <_close>
 80083d8:	1c43      	adds	r3, r0, #1
 80083da:	d102      	bne.n	80083e2 <_close_r+0x1a>
 80083dc:	682b      	ldr	r3, [r5, #0]
 80083de:	b103      	cbz	r3, 80083e2 <_close_r+0x1a>
 80083e0:	6023      	str	r3, [r4, #0]
 80083e2:	bd38      	pop	{r3, r4, r5, pc}
 80083e4:	20001d20 	.word	0x20001d20

080083e8 <_reclaim_reent>:
 80083e8:	4b2d      	ldr	r3, [pc, #180]	@ (80084a0 <_reclaim_reent+0xb8>)
 80083ea:	b570      	push	{r4, r5, r6, lr}
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4604      	mov	r4, r0
 80083f0:	4283      	cmp	r3, r0
 80083f2:	d053      	beq.n	800849c <_reclaim_reent+0xb4>
 80083f4:	69c3      	ldr	r3, [r0, #28]
 80083f6:	b31b      	cbz	r3, 8008440 <_reclaim_reent+0x58>
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	b163      	cbz	r3, 8008416 <_reclaim_reent+0x2e>
 80083fc:	2500      	movs	r5, #0
 80083fe:	69e3      	ldr	r3, [r4, #28]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	5959      	ldr	r1, [r3, r5]
 8008404:	b9b1      	cbnz	r1, 8008434 <_reclaim_reent+0x4c>
 8008406:	3504      	adds	r5, #4
 8008408:	2d80      	cmp	r5, #128	@ 0x80
 800840a:	d1f8      	bne.n	80083fe <_reclaim_reent+0x16>
 800840c:	69e3      	ldr	r3, [r4, #28]
 800840e:	4620      	mov	r0, r4
 8008410:	68d9      	ldr	r1, [r3, #12]
 8008412:	f000 f8b9 	bl	8008588 <_free_r>
 8008416:	69e3      	ldr	r3, [r4, #28]
 8008418:	6819      	ldr	r1, [r3, #0]
 800841a:	b111      	cbz	r1, 8008422 <_reclaim_reent+0x3a>
 800841c:	4620      	mov	r0, r4
 800841e:	f000 f8b3 	bl	8008588 <_free_r>
 8008422:	69e3      	ldr	r3, [r4, #28]
 8008424:	689d      	ldr	r5, [r3, #8]
 8008426:	b15d      	cbz	r5, 8008440 <_reclaim_reent+0x58>
 8008428:	4629      	mov	r1, r5
 800842a:	4620      	mov	r0, r4
 800842c:	682d      	ldr	r5, [r5, #0]
 800842e:	f000 f8ab 	bl	8008588 <_free_r>
 8008432:	e7f8      	b.n	8008426 <_reclaim_reent+0x3e>
 8008434:	680e      	ldr	r6, [r1, #0]
 8008436:	4620      	mov	r0, r4
 8008438:	f000 f8a6 	bl	8008588 <_free_r>
 800843c:	4631      	mov	r1, r6
 800843e:	e7e1      	b.n	8008404 <_reclaim_reent+0x1c>
 8008440:	6961      	ldr	r1, [r4, #20]
 8008442:	b111      	cbz	r1, 800844a <_reclaim_reent+0x62>
 8008444:	4620      	mov	r0, r4
 8008446:	f000 f89f 	bl	8008588 <_free_r>
 800844a:	69e1      	ldr	r1, [r4, #28]
 800844c:	b111      	cbz	r1, 8008454 <_reclaim_reent+0x6c>
 800844e:	4620      	mov	r0, r4
 8008450:	f000 f89a 	bl	8008588 <_free_r>
 8008454:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008456:	b111      	cbz	r1, 800845e <_reclaim_reent+0x76>
 8008458:	4620      	mov	r0, r4
 800845a:	f000 f895 	bl	8008588 <_free_r>
 800845e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008460:	b111      	cbz	r1, 8008468 <_reclaim_reent+0x80>
 8008462:	4620      	mov	r0, r4
 8008464:	f000 f890 	bl	8008588 <_free_r>
 8008468:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800846a:	b111      	cbz	r1, 8008472 <_reclaim_reent+0x8a>
 800846c:	4620      	mov	r0, r4
 800846e:	f000 f88b 	bl	8008588 <_free_r>
 8008472:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008474:	b111      	cbz	r1, 800847c <_reclaim_reent+0x94>
 8008476:	4620      	mov	r0, r4
 8008478:	f000 f886 	bl	8008588 <_free_r>
 800847c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800847e:	b111      	cbz	r1, 8008486 <_reclaim_reent+0x9e>
 8008480:	4620      	mov	r0, r4
 8008482:	f000 f881 	bl	8008588 <_free_r>
 8008486:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008488:	b111      	cbz	r1, 8008490 <_reclaim_reent+0xa8>
 800848a:	4620      	mov	r0, r4
 800848c:	f000 f87c 	bl	8008588 <_free_r>
 8008490:	6a23      	ldr	r3, [r4, #32]
 8008492:	b11b      	cbz	r3, 800849c <_reclaim_reent+0xb4>
 8008494:	4620      	mov	r0, r4
 8008496:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800849a:	4718      	bx	r3
 800849c:	bd70      	pop	{r4, r5, r6, pc}
 800849e:	bf00      	nop
 80084a0:	2000001c 	.word	0x2000001c

080084a4 <_lseek_r>:
 80084a4:	b538      	push	{r3, r4, r5, lr}
 80084a6:	4604      	mov	r4, r0
 80084a8:	4608      	mov	r0, r1
 80084aa:	4611      	mov	r1, r2
 80084ac:	2200      	movs	r2, #0
 80084ae:	4d05      	ldr	r5, [pc, #20]	@ (80084c4 <_lseek_r+0x20>)
 80084b0:	602a      	str	r2, [r5, #0]
 80084b2:	461a      	mov	r2, r3
 80084b4:	f7fa fc13 	bl	8002cde <_lseek>
 80084b8:	1c43      	adds	r3, r0, #1
 80084ba:	d102      	bne.n	80084c2 <_lseek_r+0x1e>
 80084bc:	682b      	ldr	r3, [r5, #0]
 80084be:	b103      	cbz	r3, 80084c2 <_lseek_r+0x1e>
 80084c0:	6023      	str	r3, [r4, #0]
 80084c2:	bd38      	pop	{r3, r4, r5, pc}
 80084c4:	20001d20 	.word	0x20001d20

080084c8 <_read_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4604      	mov	r4, r0
 80084cc:	4608      	mov	r0, r1
 80084ce:	4611      	mov	r1, r2
 80084d0:	2200      	movs	r2, #0
 80084d2:	4d05      	ldr	r5, [pc, #20]	@ (80084e8 <_read_r+0x20>)
 80084d4:	602a      	str	r2, [r5, #0]
 80084d6:	461a      	mov	r2, r3
 80084d8:	f7fa fba4 	bl	8002c24 <_read>
 80084dc:	1c43      	adds	r3, r0, #1
 80084de:	d102      	bne.n	80084e6 <_read_r+0x1e>
 80084e0:	682b      	ldr	r3, [r5, #0]
 80084e2:	b103      	cbz	r3, 80084e6 <_read_r+0x1e>
 80084e4:	6023      	str	r3, [r4, #0]
 80084e6:	bd38      	pop	{r3, r4, r5, pc}
 80084e8:	20001d20 	.word	0x20001d20

080084ec <_write_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4604      	mov	r4, r0
 80084f0:	4608      	mov	r0, r1
 80084f2:	4611      	mov	r1, r2
 80084f4:	2200      	movs	r2, #0
 80084f6:	4d05      	ldr	r5, [pc, #20]	@ (800850c <_write_r+0x20>)
 80084f8:	602a      	str	r2, [r5, #0]
 80084fa:	461a      	mov	r2, r3
 80084fc:	f7fa fbaf 	bl	8002c5e <_write>
 8008500:	1c43      	adds	r3, r0, #1
 8008502:	d102      	bne.n	800850a <_write_r+0x1e>
 8008504:	682b      	ldr	r3, [r5, #0]
 8008506:	b103      	cbz	r3, 800850a <_write_r+0x1e>
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	bd38      	pop	{r3, r4, r5, pc}
 800850c:	20001d20 	.word	0x20001d20

08008510 <__errno>:
 8008510:	4b01      	ldr	r3, [pc, #4]	@ (8008518 <__errno+0x8>)
 8008512:	6818      	ldr	r0, [r3, #0]
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop
 8008518:	2000001c 	.word	0x2000001c

0800851c <__libc_init_array>:
 800851c:	b570      	push	{r4, r5, r6, lr}
 800851e:	2600      	movs	r6, #0
 8008520:	4d0c      	ldr	r5, [pc, #48]	@ (8008554 <__libc_init_array+0x38>)
 8008522:	4c0d      	ldr	r4, [pc, #52]	@ (8008558 <__libc_init_array+0x3c>)
 8008524:	1b64      	subs	r4, r4, r5
 8008526:	10a4      	asrs	r4, r4, #2
 8008528:	42a6      	cmp	r6, r4
 800852a:	d109      	bne.n	8008540 <__libc_init_array+0x24>
 800852c:	f000 fdd0 	bl	80090d0 <_init>
 8008530:	2600      	movs	r6, #0
 8008532:	4d0a      	ldr	r5, [pc, #40]	@ (800855c <__libc_init_array+0x40>)
 8008534:	4c0a      	ldr	r4, [pc, #40]	@ (8008560 <__libc_init_array+0x44>)
 8008536:	1b64      	subs	r4, r4, r5
 8008538:	10a4      	asrs	r4, r4, #2
 800853a:	42a6      	cmp	r6, r4
 800853c:	d105      	bne.n	800854a <__libc_init_array+0x2e>
 800853e:	bd70      	pop	{r4, r5, r6, pc}
 8008540:	f855 3b04 	ldr.w	r3, [r5], #4
 8008544:	4798      	blx	r3
 8008546:	3601      	adds	r6, #1
 8008548:	e7ee      	b.n	8008528 <__libc_init_array+0xc>
 800854a:	f855 3b04 	ldr.w	r3, [r5], #4
 800854e:	4798      	blx	r3
 8008550:	3601      	adds	r6, #1
 8008552:	e7f2      	b.n	800853a <__libc_init_array+0x1e>
 8008554:	08009414 	.word	0x08009414
 8008558:	08009414 	.word	0x08009414
 800855c:	08009414 	.word	0x08009414
 8008560:	08009418 	.word	0x08009418

08008564 <__retarget_lock_init_recursive>:
 8008564:	4770      	bx	lr

08008566 <__retarget_lock_acquire_recursive>:
 8008566:	4770      	bx	lr

08008568 <__retarget_lock_release_recursive>:
 8008568:	4770      	bx	lr

0800856a <memcpy>:
 800856a:	440a      	add	r2, r1
 800856c:	4291      	cmp	r1, r2
 800856e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008572:	d100      	bne.n	8008576 <memcpy+0xc>
 8008574:	4770      	bx	lr
 8008576:	b510      	push	{r4, lr}
 8008578:	f811 4b01 	ldrb.w	r4, [r1], #1
 800857c:	4291      	cmp	r1, r2
 800857e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008582:	d1f9      	bne.n	8008578 <memcpy+0xe>
 8008584:	bd10      	pop	{r4, pc}
	...

08008588 <_free_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4605      	mov	r5, r0
 800858c:	2900      	cmp	r1, #0
 800858e:	d040      	beq.n	8008612 <_free_r+0x8a>
 8008590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008594:	1f0c      	subs	r4, r1, #4
 8008596:	2b00      	cmp	r3, #0
 8008598:	bfb8      	it	lt
 800859a:	18e4      	addlt	r4, r4, r3
 800859c:	f000 f8de 	bl	800875c <__malloc_lock>
 80085a0:	4a1c      	ldr	r2, [pc, #112]	@ (8008614 <_free_r+0x8c>)
 80085a2:	6813      	ldr	r3, [r2, #0]
 80085a4:	b933      	cbnz	r3, 80085b4 <_free_r+0x2c>
 80085a6:	6063      	str	r3, [r4, #4]
 80085a8:	6014      	str	r4, [r2, #0]
 80085aa:	4628      	mov	r0, r5
 80085ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085b0:	f000 b8da 	b.w	8008768 <__malloc_unlock>
 80085b4:	42a3      	cmp	r3, r4
 80085b6:	d908      	bls.n	80085ca <_free_r+0x42>
 80085b8:	6820      	ldr	r0, [r4, #0]
 80085ba:	1821      	adds	r1, r4, r0
 80085bc:	428b      	cmp	r3, r1
 80085be:	bf01      	itttt	eq
 80085c0:	6819      	ldreq	r1, [r3, #0]
 80085c2:	685b      	ldreq	r3, [r3, #4]
 80085c4:	1809      	addeq	r1, r1, r0
 80085c6:	6021      	streq	r1, [r4, #0]
 80085c8:	e7ed      	b.n	80085a6 <_free_r+0x1e>
 80085ca:	461a      	mov	r2, r3
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	b10b      	cbz	r3, 80085d4 <_free_r+0x4c>
 80085d0:	42a3      	cmp	r3, r4
 80085d2:	d9fa      	bls.n	80085ca <_free_r+0x42>
 80085d4:	6811      	ldr	r1, [r2, #0]
 80085d6:	1850      	adds	r0, r2, r1
 80085d8:	42a0      	cmp	r0, r4
 80085da:	d10b      	bne.n	80085f4 <_free_r+0x6c>
 80085dc:	6820      	ldr	r0, [r4, #0]
 80085de:	4401      	add	r1, r0
 80085e0:	1850      	adds	r0, r2, r1
 80085e2:	4283      	cmp	r3, r0
 80085e4:	6011      	str	r1, [r2, #0]
 80085e6:	d1e0      	bne.n	80085aa <_free_r+0x22>
 80085e8:	6818      	ldr	r0, [r3, #0]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	4408      	add	r0, r1
 80085ee:	6010      	str	r0, [r2, #0]
 80085f0:	6053      	str	r3, [r2, #4]
 80085f2:	e7da      	b.n	80085aa <_free_r+0x22>
 80085f4:	d902      	bls.n	80085fc <_free_r+0x74>
 80085f6:	230c      	movs	r3, #12
 80085f8:	602b      	str	r3, [r5, #0]
 80085fa:	e7d6      	b.n	80085aa <_free_r+0x22>
 80085fc:	6820      	ldr	r0, [r4, #0]
 80085fe:	1821      	adds	r1, r4, r0
 8008600:	428b      	cmp	r3, r1
 8008602:	bf01      	itttt	eq
 8008604:	6819      	ldreq	r1, [r3, #0]
 8008606:	685b      	ldreq	r3, [r3, #4]
 8008608:	1809      	addeq	r1, r1, r0
 800860a:	6021      	streq	r1, [r4, #0]
 800860c:	6063      	str	r3, [r4, #4]
 800860e:	6054      	str	r4, [r2, #4]
 8008610:	e7cb      	b.n	80085aa <_free_r+0x22>
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	20001d2c 	.word	0x20001d2c

08008618 <sbrk_aligned>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	4e0f      	ldr	r6, [pc, #60]	@ (8008658 <sbrk_aligned+0x40>)
 800861c:	460c      	mov	r4, r1
 800861e:	6831      	ldr	r1, [r6, #0]
 8008620:	4605      	mov	r5, r0
 8008622:	b911      	cbnz	r1, 800862a <sbrk_aligned+0x12>
 8008624:	f000 fcb2 	bl	8008f8c <_sbrk_r>
 8008628:	6030      	str	r0, [r6, #0]
 800862a:	4621      	mov	r1, r4
 800862c:	4628      	mov	r0, r5
 800862e:	f000 fcad 	bl	8008f8c <_sbrk_r>
 8008632:	1c43      	adds	r3, r0, #1
 8008634:	d103      	bne.n	800863e <sbrk_aligned+0x26>
 8008636:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800863a:	4620      	mov	r0, r4
 800863c:	bd70      	pop	{r4, r5, r6, pc}
 800863e:	1cc4      	adds	r4, r0, #3
 8008640:	f024 0403 	bic.w	r4, r4, #3
 8008644:	42a0      	cmp	r0, r4
 8008646:	d0f8      	beq.n	800863a <sbrk_aligned+0x22>
 8008648:	1a21      	subs	r1, r4, r0
 800864a:	4628      	mov	r0, r5
 800864c:	f000 fc9e 	bl	8008f8c <_sbrk_r>
 8008650:	3001      	adds	r0, #1
 8008652:	d1f2      	bne.n	800863a <sbrk_aligned+0x22>
 8008654:	e7ef      	b.n	8008636 <sbrk_aligned+0x1e>
 8008656:	bf00      	nop
 8008658:	20001d28 	.word	0x20001d28

0800865c <_malloc_r>:
 800865c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008660:	1ccd      	adds	r5, r1, #3
 8008662:	f025 0503 	bic.w	r5, r5, #3
 8008666:	3508      	adds	r5, #8
 8008668:	2d0c      	cmp	r5, #12
 800866a:	bf38      	it	cc
 800866c:	250c      	movcc	r5, #12
 800866e:	2d00      	cmp	r5, #0
 8008670:	4606      	mov	r6, r0
 8008672:	db01      	blt.n	8008678 <_malloc_r+0x1c>
 8008674:	42a9      	cmp	r1, r5
 8008676:	d904      	bls.n	8008682 <_malloc_r+0x26>
 8008678:	230c      	movs	r3, #12
 800867a:	6033      	str	r3, [r6, #0]
 800867c:	2000      	movs	r0, #0
 800867e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008682:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008758 <_malloc_r+0xfc>
 8008686:	f000 f869 	bl	800875c <__malloc_lock>
 800868a:	f8d8 3000 	ldr.w	r3, [r8]
 800868e:	461c      	mov	r4, r3
 8008690:	bb44      	cbnz	r4, 80086e4 <_malloc_r+0x88>
 8008692:	4629      	mov	r1, r5
 8008694:	4630      	mov	r0, r6
 8008696:	f7ff ffbf 	bl	8008618 <sbrk_aligned>
 800869a:	1c43      	adds	r3, r0, #1
 800869c:	4604      	mov	r4, r0
 800869e:	d158      	bne.n	8008752 <_malloc_r+0xf6>
 80086a0:	f8d8 4000 	ldr.w	r4, [r8]
 80086a4:	4627      	mov	r7, r4
 80086a6:	2f00      	cmp	r7, #0
 80086a8:	d143      	bne.n	8008732 <_malloc_r+0xd6>
 80086aa:	2c00      	cmp	r4, #0
 80086ac:	d04b      	beq.n	8008746 <_malloc_r+0xea>
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	4639      	mov	r1, r7
 80086b2:	4630      	mov	r0, r6
 80086b4:	eb04 0903 	add.w	r9, r4, r3
 80086b8:	f000 fc68 	bl	8008f8c <_sbrk_r>
 80086bc:	4581      	cmp	r9, r0
 80086be:	d142      	bne.n	8008746 <_malloc_r+0xea>
 80086c0:	6821      	ldr	r1, [r4, #0]
 80086c2:	4630      	mov	r0, r6
 80086c4:	1a6d      	subs	r5, r5, r1
 80086c6:	4629      	mov	r1, r5
 80086c8:	f7ff ffa6 	bl	8008618 <sbrk_aligned>
 80086cc:	3001      	adds	r0, #1
 80086ce:	d03a      	beq.n	8008746 <_malloc_r+0xea>
 80086d0:	6823      	ldr	r3, [r4, #0]
 80086d2:	442b      	add	r3, r5
 80086d4:	6023      	str	r3, [r4, #0]
 80086d6:	f8d8 3000 	ldr.w	r3, [r8]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	bb62      	cbnz	r2, 8008738 <_malloc_r+0xdc>
 80086de:	f8c8 7000 	str.w	r7, [r8]
 80086e2:	e00f      	b.n	8008704 <_malloc_r+0xa8>
 80086e4:	6822      	ldr	r2, [r4, #0]
 80086e6:	1b52      	subs	r2, r2, r5
 80086e8:	d420      	bmi.n	800872c <_malloc_r+0xd0>
 80086ea:	2a0b      	cmp	r2, #11
 80086ec:	d917      	bls.n	800871e <_malloc_r+0xc2>
 80086ee:	1961      	adds	r1, r4, r5
 80086f0:	42a3      	cmp	r3, r4
 80086f2:	6025      	str	r5, [r4, #0]
 80086f4:	bf18      	it	ne
 80086f6:	6059      	strne	r1, [r3, #4]
 80086f8:	6863      	ldr	r3, [r4, #4]
 80086fa:	bf08      	it	eq
 80086fc:	f8c8 1000 	streq.w	r1, [r8]
 8008700:	5162      	str	r2, [r4, r5]
 8008702:	604b      	str	r3, [r1, #4]
 8008704:	4630      	mov	r0, r6
 8008706:	f000 f82f 	bl	8008768 <__malloc_unlock>
 800870a:	f104 000b 	add.w	r0, r4, #11
 800870e:	1d23      	adds	r3, r4, #4
 8008710:	f020 0007 	bic.w	r0, r0, #7
 8008714:	1ac2      	subs	r2, r0, r3
 8008716:	bf1c      	itt	ne
 8008718:	1a1b      	subne	r3, r3, r0
 800871a:	50a3      	strne	r3, [r4, r2]
 800871c:	e7af      	b.n	800867e <_malloc_r+0x22>
 800871e:	6862      	ldr	r2, [r4, #4]
 8008720:	42a3      	cmp	r3, r4
 8008722:	bf0c      	ite	eq
 8008724:	f8c8 2000 	streq.w	r2, [r8]
 8008728:	605a      	strne	r2, [r3, #4]
 800872a:	e7eb      	b.n	8008704 <_malloc_r+0xa8>
 800872c:	4623      	mov	r3, r4
 800872e:	6864      	ldr	r4, [r4, #4]
 8008730:	e7ae      	b.n	8008690 <_malloc_r+0x34>
 8008732:	463c      	mov	r4, r7
 8008734:	687f      	ldr	r7, [r7, #4]
 8008736:	e7b6      	b.n	80086a6 <_malloc_r+0x4a>
 8008738:	461a      	mov	r2, r3
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	42a3      	cmp	r3, r4
 800873e:	d1fb      	bne.n	8008738 <_malloc_r+0xdc>
 8008740:	2300      	movs	r3, #0
 8008742:	6053      	str	r3, [r2, #4]
 8008744:	e7de      	b.n	8008704 <_malloc_r+0xa8>
 8008746:	230c      	movs	r3, #12
 8008748:	4630      	mov	r0, r6
 800874a:	6033      	str	r3, [r6, #0]
 800874c:	f000 f80c 	bl	8008768 <__malloc_unlock>
 8008750:	e794      	b.n	800867c <_malloc_r+0x20>
 8008752:	6005      	str	r5, [r0, #0]
 8008754:	e7d6      	b.n	8008704 <_malloc_r+0xa8>
 8008756:	bf00      	nop
 8008758:	20001d2c 	.word	0x20001d2c

0800875c <__malloc_lock>:
 800875c:	4801      	ldr	r0, [pc, #4]	@ (8008764 <__malloc_lock+0x8>)
 800875e:	f7ff bf02 	b.w	8008566 <__retarget_lock_acquire_recursive>
 8008762:	bf00      	nop
 8008764:	20001d24 	.word	0x20001d24

08008768 <__malloc_unlock>:
 8008768:	4801      	ldr	r0, [pc, #4]	@ (8008770 <__malloc_unlock+0x8>)
 800876a:	f7ff befd 	b.w	8008568 <__retarget_lock_release_recursive>
 800876e:	bf00      	nop
 8008770:	20001d24 	.word	0x20001d24

08008774 <__sfputc_r>:
 8008774:	6893      	ldr	r3, [r2, #8]
 8008776:	b410      	push	{r4}
 8008778:	3b01      	subs	r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	6093      	str	r3, [r2, #8]
 800877e:	da07      	bge.n	8008790 <__sfputc_r+0x1c>
 8008780:	6994      	ldr	r4, [r2, #24]
 8008782:	42a3      	cmp	r3, r4
 8008784:	db01      	blt.n	800878a <__sfputc_r+0x16>
 8008786:	290a      	cmp	r1, #10
 8008788:	d102      	bne.n	8008790 <__sfputc_r+0x1c>
 800878a:	bc10      	pop	{r4}
 800878c:	f000 bb6a 	b.w	8008e64 <__swbuf_r>
 8008790:	6813      	ldr	r3, [r2, #0]
 8008792:	1c58      	adds	r0, r3, #1
 8008794:	6010      	str	r0, [r2, #0]
 8008796:	7019      	strb	r1, [r3, #0]
 8008798:	4608      	mov	r0, r1
 800879a:	bc10      	pop	{r4}
 800879c:	4770      	bx	lr

0800879e <__sfputs_r>:
 800879e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a0:	4606      	mov	r6, r0
 80087a2:	460f      	mov	r7, r1
 80087a4:	4614      	mov	r4, r2
 80087a6:	18d5      	adds	r5, r2, r3
 80087a8:	42ac      	cmp	r4, r5
 80087aa:	d101      	bne.n	80087b0 <__sfputs_r+0x12>
 80087ac:	2000      	movs	r0, #0
 80087ae:	e007      	b.n	80087c0 <__sfputs_r+0x22>
 80087b0:	463a      	mov	r2, r7
 80087b2:	4630      	mov	r0, r6
 80087b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b8:	f7ff ffdc 	bl	8008774 <__sfputc_r>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	d1f3      	bne.n	80087a8 <__sfputs_r+0xa>
 80087c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087c4 <_vfiprintf_r>:
 80087c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c8:	460d      	mov	r5, r1
 80087ca:	4614      	mov	r4, r2
 80087cc:	4698      	mov	r8, r3
 80087ce:	4606      	mov	r6, r0
 80087d0:	b09d      	sub	sp, #116	@ 0x74
 80087d2:	b118      	cbz	r0, 80087dc <_vfiprintf_r+0x18>
 80087d4:	6a03      	ldr	r3, [r0, #32]
 80087d6:	b90b      	cbnz	r3, 80087dc <_vfiprintf_r+0x18>
 80087d8:	f7ff fd62 	bl	80082a0 <__sinit>
 80087dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087de:	07d9      	lsls	r1, r3, #31
 80087e0:	d405      	bmi.n	80087ee <_vfiprintf_r+0x2a>
 80087e2:	89ab      	ldrh	r3, [r5, #12]
 80087e4:	059a      	lsls	r2, r3, #22
 80087e6:	d402      	bmi.n	80087ee <_vfiprintf_r+0x2a>
 80087e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ea:	f7ff febc 	bl	8008566 <__retarget_lock_acquire_recursive>
 80087ee:	89ab      	ldrh	r3, [r5, #12]
 80087f0:	071b      	lsls	r3, r3, #28
 80087f2:	d501      	bpl.n	80087f8 <_vfiprintf_r+0x34>
 80087f4:	692b      	ldr	r3, [r5, #16]
 80087f6:	b99b      	cbnz	r3, 8008820 <_vfiprintf_r+0x5c>
 80087f8:	4629      	mov	r1, r5
 80087fa:	4630      	mov	r0, r6
 80087fc:	f000 fb70 	bl	8008ee0 <__swsetup_r>
 8008800:	b170      	cbz	r0, 8008820 <_vfiprintf_r+0x5c>
 8008802:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008804:	07dc      	lsls	r4, r3, #31
 8008806:	d504      	bpl.n	8008812 <_vfiprintf_r+0x4e>
 8008808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800880c:	b01d      	add	sp, #116	@ 0x74
 800880e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008812:	89ab      	ldrh	r3, [r5, #12]
 8008814:	0598      	lsls	r0, r3, #22
 8008816:	d4f7      	bmi.n	8008808 <_vfiprintf_r+0x44>
 8008818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800881a:	f7ff fea5 	bl	8008568 <__retarget_lock_release_recursive>
 800881e:	e7f3      	b.n	8008808 <_vfiprintf_r+0x44>
 8008820:	2300      	movs	r3, #0
 8008822:	9309      	str	r3, [sp, #36]	@ 0x24
 8008824:	2320      	movs	r3, #32
 8008826:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800882a:	2330      	movs	r3, #48	@ 0x30
 800882c:	f04f 0901 	mov.w	r9, #1
 8008830:	f8cd 800c 	str.w	r8, [sp, #12]
 8008834:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80089e0 <_vfiprintf_r+0x21c>
 8008838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800883c:	4623      	mov	r3, r4
 800883e:	469a      	mov	sl, r3
 8008840:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008844:	b10a      	cbz	r2, 800884a <_vfiprintf_r+0x86>
 8008846:	2a25      	cmp	r2, #37	@ 0x25
 8008848:	d1f9      	bne.n	800883e <_vfiprintf_r+0x7a>
 800884a:	ebba 0b04 	subs.w	fp, sl, r4
 800884e:	d00b      	beq.n	8008868 <_vfiprintf_r+0xa4>
 8008850:	465b      	mov	r3, fp
 8008852:	4622      	mov	r2, r4
 8008854:	4629      	mov	r1, r5
 8008856:	4630      	mov	r0, r6
 8008858:	f7ff ffa1 	bl	800879e <__sfputs_r>
 800885c:	3001      	adds	r0, #1
 800885e:	f000 80a7 	beq.w	80089b0 <_vfiprintf_r+0x1ec>
 8008862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008864:	445a      	add	r2, fp
 8008866:	9209      	str	r2, [sp, #36]	@ 0x24
 8008868:	f89a 3000 	ldrb.w	r3, [sl]
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 809f 	beq.w	80089b0 <_vfiprintf_r+0x1ec>
 8008872:	2300      	movs	r3, #0
 8008874:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008878:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800887c:	f10a 0a01 	add.w	sl, sl, #1
 8008880:	9304      	str	r3, [sp, #16]
 8008882:	9307      	str	r3, [sp, #28]
 8008884:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008888:	931a      	str	r3, [sp, #104]	@ 0x68
 800888a:	4654      	mov	r4, sl
 800888c:	2205      	movs	r2, #5
 800888e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008892:	4853      	ldr	r0, [pc, #332]	@ (80089e0 <_vfiprintf_r+0x21c>)
 8008894:	f000 fb8a 	bl	8008fac <memchr>
 8008898:	9a04      	ldr	r2, [sp, #16]
 800889a:	b9d8      	cbnz	r0, 80088d4 <_vfiprintf_r+0x110>
 800889c:	06d1      	lsls	r1, r2, #27
 800889e:	bf44      	itt	mi
 80088a0:	2320      	movmi	r3, #32
 80088a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088a6:	0713      	lsls	r3, r2, #28
 80088a8:	bf44      	itt	mi
 80088aa:	232b      	movmi	r3, #43	@ 0x2b
 80088ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088b0:	f89a 3000 	ldrb.w	r3, [sl]
 80088b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80088b6:	d015      	beq.n	80088e4 <_vfiprintf_r+0x120>
 80088b8:	4654      	mov	r4, sl
 80088ba:	2000      	movs	r0, #0
 80088bc:	f04f 0c0a 	mov.w	ip, #10
 80088c0:	9a07      	ldr	r2, [sp, #28]
 80088c2:	4621      	mov	r1, r4
 80088c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088c8:	3b30      	subs	r3, #48	@ 0x30
 80088ca:	2b09      	cmp	r3, #9
 80088cc:	d94b      	bls.n	8008966 <_vfiprintf_r+0x1a2>
 80088ce:	b1b0      	cbz	r0, 80088fe <_vfiprintf_r+0x13a>
 80088d0:	9207      	str	r2, [sp, #28]
 80088d2:	e014      	b.n	80088fe <_vfiprintf_r+0x13a>
 80088d4:	eba0 0308 	sub.w	r3, r0, r8
 80088d8:	fa09 f303 	lsl.w	r3, r9, r3
 80088dc:	4313      	orrs	r3, r2
 80088de:	46a2      	mov	sl, r4
 80088e0:	9304      	str	r3, [sp, #16]
 80088e2:	e7d2      	b.n	800888a <_vfiprintf_r+0xc6>
 80088e4:	9b03      	ldr	r3, [sp, #12]
 80088e6:	1d19      	adds	r1, r3, #4
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	9103      	str	r1, [sp, #12]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	bfbb      	ittet	lt
 80088f0:	425b      	neglt	r3, r3
 80088f2:	f042 0202 	orrlt.w	r2, r2, #2
 80088f6:	9307      	strge	r3, [sp, #28]
 80088f8:	9307      	strlt	r3, [sp, #28]
 80088fa:	bfb8      	it	lt
 80088fc:	9204      	strlt	r2, [sp, #16]
 80088fe:	7823      	ldrb	r3, [r4, #0]
 8008900:	2b2e      	cmp	r3, #46	@ 0x2e
 8008902:	d10a      	bne.n	800891a <_vfiprintf_r+0x156>
 8008904:	7863      	ldrb	r3, [r4, #1]
 8008906:	2b2a      	cmp	r3, #42	@ 0x2a
 8008908:	d132      	bne.n	8008970 <_vfiprintf_r+0x1ac>
 800890a:	9b03      	ldr	r3, [sp, #12]
 800890c:	3402      	adds	r4, #2
 800890e:	1d1a      	adds	r2, r3, #4
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	9203      	str	r2, [sp, #12]
 8008914:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008918:	9305      	str	r3, [sp, #20]
 800891a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80089e4 <_vfiprintf_r+0x220>
 800891e:	2203      	movs	r2, #3
 8008920:	4650      	mov	r0, sl
 8008922:	7821      	ldrb	r1, [r4, #0]
 8008924:	f000 fb42 	bl	8008fac <memchr>
 8008928:	b138      	cbz	r0, 800893a <_vfiprintf_r+0x176>
 800892a:	2240      	movs	r2, #64	@ 0x40
 800892c:	9b04      	ldr	r3, [sp, #16]
 800892e:	eba0 000a 	sub.w	r0, r0, sl
 8008932:	4082      	lsls	r2, r0
 8008934:	4313      	orrs	r3, r2
 8008936:	3401      	adds	r4, #1
 8008938:	9304      	str	r3, [sp, #16]
 800893a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800893e:	2206      	movs	r2, #6
 8008940:	4829      	ldr	r0, [pc, #164]	@ (80089e8 <_vfiprintf_r+0x224>)
 8008942:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008946:	f000 fb31 	bl	8008fac <memchr>
 800894a:	2800      	cmp	r0, #0
 800894c:	d03f      	beq.n	80089ce <_vfiprintf_r+0x20a>
 800894e:	4b27      	ldr	r3, [pc, #156]	@ (80089ec <_vfiprintf_r+0x228>)
 8008950:	bb1b      	cbnz	r3, 800899a <_vfiprintf_r+0x1d6>
 8008952:	9b03      	ldr	r3, [sp, #12]
 8008954:	3307      	adds	r3, #7
 8008956:	f023 0307 	bic.w	r3, r3, #7
 800895a:	3308      	adds	r3, #8
 800895c:	9303      	str	r3, [sp, #12]
 800895e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008960:	443b      	add	r3, r7
 8008962:	9309      	str	r3, [sp, #36]	@ 0x24
 8008964:	e76a      	b.n	800883c <_vfiprintf_r+0x78>
 8008966:	460c      	mov	r4, r1
 8008968:	2001      	movs	r0, #1
 800896a:	fb0c 3202 	mla	r2, ip, r2, r3
 800896e:	e7a8      	b.n	80088c2 <_vfiprintf_r+0xfe>
 8008970:	2300      	movs	r3, #0
 8008972:	f04f 0c0a 	mov.w	ip, #10
 8008976:	4619      	mov	r1, r3
 8008978:	3401      	adds	r4, #1
 800897a:	9305      	str	r3, [sp, #20]
 800897c:	4620      	mov	r0, r4
 800897e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008982:	3a30      	subs	r2, #48	@ 0x30
 8008984:	2a09      	cmp	r2, #9
 8008986:	d903      	bls.n	8008990 <_vfiprintf_r+0x1cc>
 8008988:	2b00      	cmp	r3, #0
 800898a:	d0c6      	beq.n	800891a <_vfiprintf_r+0x156>
 800898c:	9105      	str	r1, [sp, #20]
 800898e:	e7c4      	b.n	800891a <_vfiprintf_r+0x156>
 8008990:	4604      	mov	r4, r0
 8008992:	2301      	movs	r3, #1
 8008994:	fb0c 2101 	mla	r1, ip, r1, r2
 8008998:	e7f0      	b.n	800897c <_vfiprintf_r+0x1b8>
 800899a:	ab03      	add	r3, sp, #12
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	462a      	mov	r2, r5
 80089a0:	4630      	mov	r0, r6
 80089a2:	4b13      	ldr	r3, [pc, #76]	@ (80089f0 <_vfiprintf_r+0x22c>)
 80089a4:	a904      	add	r1, sp, #16
 80089a6:	f3af 8000 	nop.w
 80089aa:	4607      	mov	r7, r0
 80089ac:	1c78      	adds	r0, r7, #1
 80089ae:	d1d6      	bne.n	800895e <_vfiprintf_r+0x19a>
 80089b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089b2:	07d9      	lsls	r1, r3, #31
 80089b4:	d405      	bmi.n	80089c2 <_vfiprintf_r+0x1fe>
 80089b6:	89ab      	ldrh	r3, [r5, #12]
 80089b8:	059a      	lsls	r2, r3, #22
 80089ba:	d402      	bmi.n	80089c2 <_vfiprintf_r+0x1fe>
 80089bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089be:	f7ff fdd3 	bl	8008568 <__retarget_lock_release_recursive>
 80089c2:	89ab      	ldrh	r3, [r5, #12]
 80089c4:	065b      	lsls	r3, r3, #25
 80089c6:	f53f af1f 	bmi.w	8008808 <_vfiprintf_r+0x44>
 80089ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089cc:	e71e      	b.n	800880c <_vfiprintf_r+0x48>
 80089ce:	ab03      	add	r3, sp, #12
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	462a      	mov	r2, r5
 80089d4:	4630      	mov	r0, r6
 80089d6:	4b06      	ldr	r3, [pc, #24]	@ (80089f0 <_vfiprintf_r+0x22c>)
 80089d8:	a904      	add	r1, sp, #16
 80089da:	f000 f87d 	bl	8008ad8 <_printf_i>
 80089de:	e7e4      	b.n	80089aa <_vfiprintf_r+0x1e6>
 80089e0:	080093e0 	.word	0x080093e0
 80089e4:	080093e6 	.word	0x080093e6
 80089e8:	080093ea 	.word	0x080093ea
 80089ec:	00000000 	.word	0x00000000
 80089f0:	0800879f 	.word	0x0800879f

080089f4 <_printf_common>:
 80089f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089f8:	4616      	mov	r6, r2
 80089fa:	4698      	mov	r8, r3
 80089fc:	688a      	ldr	r2, [r1, #8]
 80089fe:	690b      	ldr	r3, [r1, #16]
 8008a00:	4607      	mov	r7, r0
 8008a02:	4293      	cmp	r3, r2
 8008a04:	bfb8      	it	lt
 8008a06:	4613      	movlt	r3, r2
 8008a08:	6033      	str	r3, [r6, #0]
 8008a0a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a0e:	460c      	mov	r4, r1
 8008a10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a14:	b10a      	cbz	r2, 8008a1a <_printf_common+0x26>
 8008a16:	3301      	adds	r3, #1
 8008a18:	6033      	str	r3, [r6, #0]
 8008a1a:	6823      	ldr	r3, [r4, #0]
 8008a1c:	0699      	lsls	r1, r3, #26
 8008a1e:	bf42      	ittt	mi
 8008a20:	6833      	ldrmi	r3, [r6, #0]
 8008a22:	3302      	addmi	r3, #2
 8008a24:	6033      	strmi	r3, [r6, #0]
 8008a26:	6825      	ldr	r5, [r4, #0]
 8008a28:	f015 0506 	ands.w	r5, r5, #6
 8008a2c:	d106      	bne.n	8008a3c <_printf_common+0x48>
 8008a2e:	f104 0a19 	add.w	sl, r4, #25
 8008a32:	68e3      	ldr	r3, [r4, #12]
 8008a34:	6832      	ldr	r2, [r6, #0]
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	42ab      	cmp	r3, r5
 8008a3a:	dc2b      	bgt.n	8008a94 <_printf_common+0xa0>
 8008a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a40:	6822      	ldr	r2, [r4, #0]
 8008a42:	3b00      	subs	r3, #0
 8008a44:	bf18      	it	ne
 8008a46:	2301      	movne	r3, #1
 8008a48:	0692      	lsls	r2, r2, #26
 8008a4a:	d430      	bmi.n	8008aae <_printf_common+0xba>
 8008a4c:	4641      	mov	r1, r8
 8008a4e:	4638      	mov	r0, r7
 8008a50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a54:	47c8      	blx	r9
 8008a56:	3001      	adds	r0, #1
 8008a58:	d023      	beq.n	8008aa2 <_printf_common+0xae>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	6922      	ldr	r2, [r4, #16]
 8008a5e:	f003 0306 	and.w	r3, r3, #6
 8008a62:	2b04      	cmp	r3, #4
 8008a64:	bf14      	ite	ne
 8008a66:	2500      	movne	r5, #0
 8008a68:	6833      	ldreq	r3, [r6, #0]
 8008a6a:	f04f 0600 	mov.w	r6, #0
 8008a6e:	bf08      	it	eq
 8008a70:	68e5      	ldreq	r5, [r4, #12]
 8008a72:	f104 041a 	add.w	r4, r4, #26
 8008a76:	bf08      	it	eq
 8008a78:	1aed      	subeq	r5, r5, r3
 8008a7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008a7e:	bf08      	it	eq
 8008a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a84:	4293      	cmp	r3, r2
 8008a86:	bfc4      	itt	gt
 8008a88:	1a9b      	subgt	r3, r3, r2
 8008a8a:	18ed      	addgt	r5, r5, r3
 8008a8c:	42b5      	cmp	r5, r6
 8008a8e:	d11a      	bne.n	8008ac6 <_printf_common+0xd2>
 8008a90:	2000      	movs	r0, #0
 8008a92:	e008      	b.n	8008aa6 <_printf_common+0xb2>
 8008a94:	2301      	movs	r3, #1
 8008a96:	4652      	mov	r2, sl
 8008a98:	4641      	mov	r1, r8
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	47c8      	blx	r9
 8008a9e:	3001      	adds	r0, #1
 8008aa0:	d103      	bne.n	8008aaa <_printf_common+0xb6>
 8008aa2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aaa:	3501      	adds	r5, #1
 8008aac:	e7c1      	b.n	8008a32 <_printf_common+0x3e>
 8008aae:	2030      	movs	r0, #48	@ 0x30
 8008ab0:	18e1      	adds	r1, r4, r3
 8008ab2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008ab6:	1c5a      	adds	r2, r3, #1
 8008ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008abc:	4422      	add	r2, r4
 8008abe:	3302      	adds	r3, #2
 8008ac0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ac4:	e7c2      	b.n	8008a4c <_printf_common+0x58>
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	4622      	mov	r2, r4
 8008aca:	4641      	mov	r1, r8
 8008acc:	4638      	mov	r0, r7
 8008ace:	47c8      	blx	r9
 8008ad0:	3001      	adds	r0, #1
 8008ad2:	d0e6      	beq.n	8008aa2 <_printf_common+0xae>
 8008ad4:	3601      	adds	r6, #1
 8008ad6:	e7d9      	b.n	8008a8c <_printf_common+0x98>

08008ad8 <_printf_i>:
 8008ad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008adc:	7e0f      	ldrb	r7, [r1, #24]
 8008ade:	4691      	mov	r9, r2
 8008ae0:	2f78      	cmp	r7, #120	@ 0x78
 8008ae2:	4680      	mov	r8, r0
 8008ae4:	460c      	mov	r4, r1
 8008ae6:	469a      	mov	sl, r3
 8008ae8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008aea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008aee:	d807      	bhi.n	8008b00 <_printf_i+0x28>
 8008af0:	2f62      	cmp	r7, #98	@ 0x62
 8008af2:	d80a      	bhi.n	8008b0a <_printf_i+0x32>
 8008af4:	2f00      	cmp	r7, #0
 8008af6:	f000 80d1 	beq.w	8008c9c <_printf_i+0x1c4>
 8008afa:	2f58      	cmp	r7, #88	@ 0x58
 8008afc:	f000 80b8 	beq.w	8008c70 <_printf_i+0x198>
 8008b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b08:	e03a      	b.n	8008b80 <_printf_i+0xa8>
 8008b0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b0e:	2b15      	cmp	r3, #21
 8008b10:	d8f6      	bhi.n	8008b00 <_printf_i+0x28>
 8008b12:	a101      	add	r1, pc, #4	@ (adr r1, 8008b18 <_printf_i+0x40>)
 8008b14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b18:	08008b71 	.word	0x08008b71
 8008b1c:	08008b85 	.word	0x08008b85
 8008b20:	08008b01 	.word	0x08008b01
 8008b24:	08008b01 	.word	0x08008b01
 8008b28:	08008b01 	.word	0x08008b01
 8008b2c:	08008b01 	.word	0x08008b01
 8008b30:	08008b85 	.word	0x08008b85
 8008b34:	08008b01 	.word	0x08008b01
 8008b38:	08008b01 	.word	0x08008b01
 8008b3c:	08008b01 	.word	0x08008b01
 8008b40:	08008b01 	.word	0x08008b01
 8008b44:	08008c83 	.word	0x08008c83
 8008b48:	08008baf 	.word	0x08008baf
 8008b4c:	08008c3d 	.word	0x08008c3d
 8008b50:	08008b01 	.word	0x08008b01
 8008b54:	08008b01 	.word	0x08008b01
 8008b58:	08008ca5 	.word	0x08008ca5
 8008b5c:	08008b01 	.word	0x08008b01
 8008b60:	08008baf 	.word	0x08008baf
 8008b64:	08008b01 	.word	0x08008b01
 8008b68:	08008b01 	.word	0x08008b01
 8008b6c:	08008c45 	.word	0x08008c45
 8008b70:	6833      	ldr	r3, [r6, #0]
 8008b72:	1d1a      	adds	r2, r3, #4
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	6032      	str	r2, [r6, #0]
 8008b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b80:	2301      	movs	r3, #1
 8008b82:	e09c      	b.n	8008cbe <_printf_i+0x1e6>
 8008b84:	6833      	ldr	r3, [r6, #0]
 8008b86:	6820      	ldr	r0, [r4, #0]
 8008b88:	1d19      	adds	r1, r3, #4
 8008b8a:	6031      	str	r1, [r6, #0]
 8008b8c:	0606      	lsls	r6, r0, #24
 8008b8e:	d501      	bpl.n	8008b94 <_printf_i+0xbc>
 8008b90:	681d      	ldr	r5, [r3, #0]
 8008b92:	e003      	b.n	8008b9c <_printf_i+0xc4>
 8008b94:	0645      	lsls	r5, r0, #25
 8008b96:	d5fb      	bpl.n	8008b90 <_printf_i+0xb8>
 8008b98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b9c:	2d00      	cmp	r5, #0
 8008b9e:	da03      	bge.n	8008ba8 <_printf_i+0xd0>
 8008ba0:	232d      	movs	r3, #45	@ 0x2d
 8008ba2:	426d      	negs	r5, r5
 8008ba4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ba8:	230a      	movs	r3, #10
 8008baa:	4858      	ldr	r0, [pc, #352]	@ (8008d0c <_printf_i+0x234>)
 8008bac:	e011      	b.n	8008bd2 <_printf_i+0xfa>
 8008bae:	6821      	ldr	r1, [r4, #0]
 8008bb0:	6833      	ldr	r3, [r6, #0]
 8008bb2:	0608      	lsls	r0, r1, #24
 8008bb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bb8:	d402      	bmi.n	8008bc0 <_printf_i+0xe8>
 8008bba:	0649      	lsls	r1, r1, #25
 8008bbc:	bf48      	it	mi
 8008bbe:	b2ad      	uxthmi	r5, r5
 8008bc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bc2:	6033      	str	r3, [r6, #0]
 8008bc4:	bf14      	ite	ne
 8008bc6:	230a      	movne	r3, #10
 8008bc8:	2308      	moveq	r3, #8
 8008bca:	4850      	ldr	r0, [pc, #320]	@ (8008d0c <_printf_i+0x234>)
 8008bcc:	2100      	movs	r1, #0
 8008bce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bd2:	6866      	ldr	r6, [r4, #4]
 8008bd4:	2e00      	cmp	r6, #0
 8008bd6:	60a6      	str	r6, [r4, #8]
 8008bd8:	db05      	blt.n	8008be6 <_printf_i+0x10e>
 8008bda:	6821      	ldr	r1, [r4, #0]
 8008bdc:	432e      	orrs	r6, r5
 8008bde:	f021 0104 	bic.w	r1, r1, #4
 8008be2:	6021      	str	r1, [r4, #0]
 8008be4:	d04b      	beq.n	8008c7e <_printf_i+0x1a6>
 8008be6:	4616      	mov	r6, r2
 8008be8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bec:	fb03 5711 	mls	r7, r3, r1, r5
 8008bf0:	5dc7      	ldrb	r7, [r0, r7]
 8008bf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bf6:	462f      	mov	r7, r5
 8008bf8:	42bb      	cmp	r3, r7
 8008bfa:	460d      	mov	r5, r1
 8008bfc:	d9f4      	bls.n	8008be8 <_printf_i+0x110>
 8008bfe:	2b08      	cmp	r3, #8
 8008c00:	d10b      	bne.n	8008c1a <_printf_i+0x142>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	07df      	lsls	r7, r3, #31
 8008c06:	d508      	bpl.n	8008c1a <_printf_i+0x142>
 8008c08:	6923      	ldr	r3, [r4, #16]
 8008c0a:	6861      	ldr	r1, [r4, #4]
 8008c0c:	4299      	cmp	r1, r3
 8008c0e:	bfde      	ittt	le
 8008c10:	2330      	movle	r3, #48	@ 0x30
 8008c12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c16:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008c1a:	1b92      	subs	r2, r2, r6
 8008c1c:	6122      	str	r2, [r4, #16]
 8008c1e:	464b      	mov	r3, r9
 8008c20:	4621      	mov	r1, r4
 8008c22:	4640      	mov	r0, r8
 8008c24:	f8cd a000 	str.w	sl, [sp]
 8008c28:	aa03      	add	r2, sp, #12
 8008c2a:	f7ff fee3 	bl	80089f4 <_printf_common>
 8008c2e:	3001      	adds	r0, #1
 8008c30:	d14a      	bne.n	8008cc8 <_printf_i+0x1f0>
 8008c32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c36:	b004      	add	sp, #16
 8008c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	f043 0320 	orr.w	r3, r3, #32
 8008c42:	6023      	str	r3, [r4, #0]
 8008c44:	2778      	movs	r7, #120	@ 0x78
 8008c46:	4832      	ldr	r0, [pc, #200]	@ (8008d10 <_printf_i+0x238>)
 8008c48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c4c:	6823      	ldr	r3, [r4, #0]
 8008c4e:	6831      	ldr	r1, [r6, #0]
 8008c50:	061f      	lsls	r7, r3, #24
 8008c52:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c56:	d402      	bmi.n	8008c5e <_printf_i+0x186>
 8008c58:	065f      	lsls	r7, r3, #25
 8008c5a:	bf48      	it	mi
 8008c5c:	b2ad      	uxthmi	r5, r5
 8008c5e:	6031      	str	r1, [r6, #0]
 8008c60:	07d9      	lsls	r1, r3, #31
 8008c62:	bf44      	itt	mi
 8008c64:	f043 0320 	orrmi.w	r3, r3, #32
 8008c68:	6023      	strmi	r3, [r4, #0]
 8008c6a:	b11d      	cbz	r5, 8008c74 <_printf_i+0x19c>
 8008c6c:	2310      	movs	r3, #16
 8008c6e:	e7ad      	b.n	8008bcc <_printf_i+0xf4>
 8008c70:	4826      	ldr	r0, [pc, #152]	@ (8008d0c <_printf_i+0x234>)
 8008c72:	e7e9      	b.n	8008c48 <_printf_i+0x170>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	f023 0320 	bic.w	r3, r3, #32
 8008c7a:	6023      	str	r3, [r4, #0]
 8008c7c:	e7f6      	b.n	8008c6c <_printf_i+0x194>
 8008c7e:	4616      	mov	r6, r2
 8008c80:	e7bd      	b.n	8008bfe <_printf_i+0x126>
 8008c82:	6833      	ldr	r3, [r6, #0]
 8008c84:	6825      	ldr	r5, [r4, #0]
 8008c86:	1d18      	adds	r0, r3, #4
 8008c88:	6961      	ldr	r1, [r4, #20]
 8008c8a:	6030      	str	r0, [r6, #0]
 8008c8c:	062e      	lsls	r6, r5, #24
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	d501      	bpl.n	8008c96 <_printf_i+0x1be>
 8008c92:	6019      	str	r1, [r3, #0]
 8008c94:	e002      	b.n	8008c9c <_printf_i+0x1c4>
 8008c96:	0668      	lsls	r0, r5, #25
 8008c98:	d5fb      	bpl.n	8008c92 <_printf_i+0x1ba>
 8008c9a:	8019      	strh	r1, [r3, #0]
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	4616      	mov	r6, r2
 8008ca0:	6123      	str	r3, [r4, #16]
 8008ca2:	e7bc      	b.n	8008c1e <_printf_i+0x146>
 8008ca4:	6833      	ldr	r3, [r6, #0]
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	1d1a      	adds	r2, r3, #4
 8008caa:	6032      	str	r2, [r6, #0]
 8008cac:	681e      	ldr	r6, [r3, #0]
 8008cae:	6862      	ldr	r2, [r4, #4]
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f000 f97b 	bl	8008fac <memchr>
 8008cb6:	b108      	cbz	r0, 8008cbc <_printf_i+0x1e4>
 8008cb8:	1b80      	subs	r0, r0, r6
 8008cba:	6060      	str	r0, [r4, #4]
 8008cbc:	6863      	ldr	r3, [r4, #4]
 8008cbe:	6123      	str	r3, [r4, #16]
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cc6:	e7aa      	b.n	8008c1e <_printf_i+0x146>
 8008cc8:	4632      	mov	r2, r6
 8008cca:	4649      	mov	r1, r9
 8008ccc:	4640      	mov	r0, r8
 8008cce:	6923      	ldr	r3, [r4, #16]
 8008cd0:	47d0      	blx	sl
 8008cd2:	3001      	adds	r0, #1
 8008cd4:	d0ad      	beq.n	8008c32 <_printf_i+0x15a>
 8008cd6:	6823      	ldr	r3, [r4, #0]
 8008cd8:	079b      	lsls	r3, r3, #30
 8008cda:	d413      	bmi.n	8008d04 <_printf_i+0x22c>
 8008cdc:	68e0      	ldr	r0, [r4, #12]
 8008cde:	9b03      	ldr	r3, [sp, #12]
 8008ce0:	4298      	cmp	r0, r3
 8008ce2:	bfb8      	it	lt
 8008ce4:	4618      	movlt	r0, r3
 8008ce6:	e7a6      	b.n	8008c36 <_printf_i+0x15e>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	4632      	mov	r2, r6
 8008cec:	4649      	mov	r1, r9
 8008cee:	4640      	mov	r0, r8
 8008cf0:	47d0      	blx	sl
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	d09d      	beq.n	8008c32 <_printf_i+0x15a>
 8008cf6:	3501      	adds	r5, #1
 8008cf8:	68e3      	ldr	r3, [r4, #12]
 8008cfa:	9903      	ldr	r1, [sp, #12]
 8008cfc:	1a5b      	subs	r3, r3, r1
 8008cfe:	42ab      	cmp	r3, r5
 8008d00:	dcf2      	bgt.n	8008ce8 <_printf_i+0x210>
 8008d02:	e7eb      	b.n	8008cdc <_printf_i+0x204>
 8008d04:	2500      	movs	r5, #0
 8008d06:	f104 0619 	add.w	r6, r4, #25
 8008d0a:	e7f5      	b.n	8008cf8 <_printf_i+0x220>
 8008d0c:	080093f1 	.word	0x080093f1
 8008d10:	08009402 	.word	0x08009402

08008d14 <__sflush_r>:
 8008d14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1a:	0716      	lsls	r6, r2, #28
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	460c      	mov	r4, r1
 8008d20:	d454      	bmi.n	8008dcc <__sflush_r+0xb8>
 8008d22:	684b      	ldr	r3, [r1, #4]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dc02      	bgt.n	8008d2e <__sflush_r+0x1a>
 8008d28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	dd48      	ble.n	8008dc0 <__sflush_r+0xac>
 8008d2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d30:	2e00      	cmp	r6, #0
 8008d32:	d045      	beq.n	8008dc0 <__sflush_r+0xac>
 8008d34:	2300      	movs	r3, #0
 8008d36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d3a:	682f      	ldr	r7, [r5, #0]
 8008d3c:	6a21      	ldr	r1, [r4, #32]
 8008d3e:	602b      	str	r3, [r5, #0]
 8008d40:	d030      	beq.n	8008da4 <__sflush_r+0x90>
 8008d42:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d44:	89a3      	ldrh	r3, [r4, #12]
 8008d46:	0759      	lsls	r1, r3, #29
 8008d48:	d505      	bpl.n	8008d56 <__sflush_r+0x42>
 8008d4a:	6863      	ldr	r3, [r4, #4]
 8008d4c:	1ad2      	subs	r2, r2, r3
 8008d4e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d50:	b10b      	cbz	r3, 8008d56 <__sflush_r+0x42>
 8008d52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d54:	1ad2      	subs	r2, r2, r3
 8008d56:	2300      	movs	r3, #0
 8008d58:	4628      	mov	r0, r5
 8008d5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d5c:	6a21      	ldr	r1, [r4, #32]
 8008d5e:	47b0      	blx	r6
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	89a3      	ldrh	r3, [r4, #12]
 8008d64:	d106      	bne.n	8008d74 <__sflush_r+0x60>
 8008d66:	6829      	ldr	r1, [r5, #0]
 8008d68:	291d      	cmp	r1, #29
 8008d6a:	d82b      	bhi.n	8008dc4 <__sflush_r+0xb0>
 8008d6c:	4a28      	ldr	r2, [pc, #160]	@ (8008e10 <__sflush_r+0xfc>)
 8008d6e:	40ca      	lsrs	r2, r1
 8008d70:	07d6      	lsls	r6, r2, #31
 8008d72:	d527      	bpl.n	8008dc4 <__sflush_r+0xb0>
 8008d74:	2200      	movs	r2, #0
 8008d76:	6062      	str	r2, [r4, #4]
 8008d78:	6922      	ldr	r2, [r4, #16]
 8008d7a:	04d9      	lsls	r1, r3, #19
 8008d7c:	6022      	str	r2, [r4, #0]
 8008d7e:	d504      	bpl.n	8008d8a <__sflush_r+0x76>
 8008d80:	1c42      	adds	r2, r0, #1
 8008d82:	d101      	bne.n	8008d88 <__sflush_r+0x74>
 8008d84:	682b      	ldr	r3, [r5, #0]
 8008d86:	b903      	cbnz	r3, 8008d8a <__sflush_r+0x76>
 8008d88:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d8c:	602f      	str	r7, [r5, #0]
 8008d8e:	b1b9      	cbz	r1, 8008dc0 <__sflush_r+0xac>
 8008d90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d94:	4299      	cmp	r1, r3
 8008d96:	d002      	beq.n	8008d9e <__sflush_r+0x8a>
 8008d98:	4628      	mov	r0, r5
 8008d9a:	f7ff fbf5 	bl	8008588 <_free_r>
 8008d9e:	2300      	movs	r3, #0
 8008da0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008da2:	e00d      	b.n	8008dc0 <__sflush_r+0xac>
 8008da4:	2301      	movs	r3, #1
 8008da6:	4628      	mov	r0, r5
 8008da8:	47b0      	blx	r6
 8008daa:	4602      	mov	r2, r0
 8008dac:	1c50      	adds	r0, r2, #1
 8008dae:	d1c9      	bne.n	8008d44 <__sflush_r+0x30>
 8008db0:	682b      	ldr	r3, [r5, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d0c6      	beq.n	8008d44 <__sflush_r+0x30>
 8008db6:	2b1d      	cmp	r3, #29
 8008db8:	d001      	beq.n	8008dbe <__sflush_r+0xaa>
 8008dba:	2b16      	cmp	r3, #22
 8008dbc:	d11d      	bne.n	8008dfa <__sflush_r+0xe6>
 8008dbe:	602f      	str	r7, [r5, #0]
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	e021      	b.n	8008e08 <__sflush_r+0xf4>
 8008dc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dc8:	b21b      	sxth	r3, r3
 8008dca:	e01a      	b.n	8008e02 <__sflush_r+0xee>
 8008dcc:	690f      	ldr	r7, [r1, #16]
 8008dce:	2f00      	cmp	r7, #0
 8008dd0:	d0f6      	beq.n	8008dc0 <__sflush_r+0xac>
 8008dd2:	0793      	lsls	r3, r2, #30
 8008dd4:	bf18      	it	ne
 8008dd6:	2300      	movne	r3, #0
 8008dd8:	680e      	ldr	r6, [r1, #0]
 8008dda:	bf08      	it	eq
 8008ddc:	694b      	ldreq	r3, [r1, #20]
 8008dde:	1bf6      	subs	r6, r6, r7
 8008de0:	600f      	str	r7, [r1, #0]
 8008de2:	608b      	str	r3, [r1, #8]
 8008de4:	2e00      	cmp	r6, #0
 8008de6:	ddeb      	ble.n	8008dc0 <__sflush_r+0xac>
 8008de8:	4633      	mov	r3, r6
 8008dea:	463a      	mov	r2, r7
 8008dec:	4628      	mov	r0, r5
 8008dee:	6a21      	ldr	r1, [r4, #32]
 8008df0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008df4:	47e0      	blx	ip
 8008df6:	2800      	cmp	r0, #0
 8008df8:	dc07      	bgt.n	8008e0a <__sflush_r+0xf6>
 8008dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e06:	81a3      	strh	r3, [r4, #12]
 8008e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e0a:	4407      	add	r7, r0
 8008e0c:	1a36      	subs	r6, r6, r0
 8008e0e:	e7e9      	b.n	8008de4 <__sflush_r+0xd0>
 8008e10:	20400001 	.word	0x20400001

08008e14 <_fflush_r>:
 8008e14:	b538      	push	{r3, r4, r5, lr}
 8008e16:	690b      	ldr	r3, [r1, #16]
 8008e18:	4605      	mov	r5, r0
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	b913      	cbnz	r3, 8008e24 <_fflush_r+0x10>
 8008e1e:	2500      	movs	r5, #0
 8008e20:	4628      	mov	r0, r5
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	b118      	cbz	r0, 8008e2e <_fflush_r+0x1a>
 8008e26:	6a03      	ldr	r3, [r0, #32]
 8008e28:	b90b      	cbnz	r3, 8008e2e <_fflush_r+0x1a>
 8008e2a:	f7ff fa39 	bl	80082a0 <__sinit>
 8008e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d0f3      	beq.n	8008e1e <_fflush_r+0xa>
 8008e36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e38:	07d0      	lsls	r0, r2, #31
 8008e3a:	d404      	bmi.n	8008e46 <_fflush_r+0x32>
 8008e3c:	0599      	lsls	r1, r3, #22
 8008e3e:	d402      	bmi.n	8008e46 <_fflush_r+0x32>
 8008e40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e42:	f7ff fb90 	bl	8008566 <__retarget_lock_acquire_recursive>
 8008e46:	4628      	mov	r0, r5
 8008e48:	4621      	mov	r1, r4
 8008e4a:	f7ff ff63 	bl	8008d14 <__sflush_r>
 8008e4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e50:	4605      	mov	r5, r0
 8008e52:	07da      	lsls	r2, r3, #31
 8008e54:	d4e4      	bmi.n	8008e20 <_fflush_r+0xc>
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	059b      	lsls	r3, r3, #22
 8008e5a:	d4e1      	bmi.n	8008e20 <_fflush_r+0xc>
 8008e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e5e:	f7ff fb83 	bl	8008568 <__retarget_lock_release_recursive>
 8008e62:	e7dd      	b.n	8008e20 <_fflush_r+0xc>

08008e64 <__swbuf_r>:
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	460e      	mov	r6, r1
 8008e68:	4614      	mov	r4, r2
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	b118      	cbz	r0, 8008e76 <__swbuf_r+0x12>
 8008e6e:	6a03      	ldr	r3, [r0, #32]
 8008e70:	b90b      	cbnz	r3, 8008e76 <__swbuf_r+0x12>
 8008e72:	f7ff fa15 	bl	80082a0 <__sinit>
 8008e76:	69a3      	ldr	r3, [r4, #24]
 8008e78:	60a3      	str	r3, [r4, #8]
 8008e7a:	89a3      	ldrh	r3, [r4, #12]
 8008e7c:	071a      	lsls	r2, r3, #28
 8008e7e:	d501      	bpl.n	8008e84 <__swbuf_r+0x20>
 8008e80:	6923      	ldr	r3, [r4, #16]
 8008e82:	b943      	cbnz	r3, 8008e96 <__swbuf_r+0x32>
 8008e84:	4621      	mov	r1, r4
 8008e86:	4628      	mov	r0, r5
 8008e88:	f000 f82a 	bl	8008ee0 <__swsetup_r>
 8008e8c:	b118      	cbz	r0, 8008e96 <__swbuf_r+0x32>
 8008e8e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008e92:	4638      	mov	r0, r7
 8008e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e96:	6823      	ldr	r3, [r4, #0]
 8008e98:	6922      	ldr	r2, [r4, #16]
 8008e9a:	b2f6      	uxtb	r6, r6
 8008e9c:	1a98      	subs	r0, r3, r2
 8008e9e:	6963      	ldr	r3, [r4, #20]
 8008ea0:	4637      	mov	r7, r6
 8008ea2:	4283      	cmp	r3, r0
 8008ea4:	dc05      	bgt.n	8008eb2 <__swbuf_r+0x4e>
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	f7ff ffb3 	bl	8008e14 <_fflush_r>
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	d1ed      	bne.n	8008e8e <__swbuf_r+0x2a>
 8008eb2:	68a3      	ldr	r3, [r4, #8]
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	60a3      	str	r3, [r4, #8]
 8008eb8:	6823      	ldr	r3, [r4, #0]
 8008eba:	1c5a      	adds	r2, r3, #1
 8008ebc:	6022      	str	r2, [r4, #0]
 8008ebe:	701e      	strb	r6, [r3, #0]
 8008ec0:	6962      	ldr	r2, [r4, #20]
 8008ec2:	1c43      	adds	r3, r0, #1
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d004      	beq.n	8008ed2 <__swbuf_r+0x6e>
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	07db      	lsls	r3, r3, #31
 8008ecc:	d5e1      	bpl.n	8008e92 <__swbuf_r+0x2e>
 8008ece:	2e0a      	cmp	r6, #10
 8008ed0:	d1df      	bne.n	8008e92 <__swbuf_r+0x2e>
 8008ed2:	4621      	mov	r1, r4
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	f7ff ff9d 	bl	8008e14 <_fflush_r>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d0d9      	beq.n	8008e92 <__swbuf_r+0x2e>
 8008ede:	e7d6      	b.n	8008e8e <__swbuf_r+0x2a>

08008ee0 <__swsetup_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4b29      	ldr	r3, [pc, #164]	@ (8008f88 <__swsetup_r+0xa8>)
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	6818      	ldr	r0, [r3, #0]
 8008ee8:	460c      	mov	r4, r1
 8008eea:	b118      	cbz	r0, 8008ef4 <__swsetup_r+0x14>
 8008eec:	6a03      	ldr	r3, [r0, #32]
 8008eee:	b90b      	cbnz	r3, 8008ef4 <__swsetup_r+0x14>
 8008ef0:	f7ff f9d6 	bl	80082a0 <__sinit>
 8008ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ef8:	0719      	lsls	r1, r3, #28
 8008efa:	d422      	bmi.n	8008f42 <__swsetup_r+0x62>
 8008efc:	06da      	lsls	r2, r3, #27
 8008efe:	d407      	bmi.n	8008f10 <__swsetup_r+0x30>
 8008f00:	2209      	movs	r2, #9
 8008f02:	602a      	str	r2, [r5, #0]
 8008f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f0c:	81a3      	strh	r3, [r4, #12]
 8008f0e:	e033      	b.n	8008f78 <__swsetup_r+0x98>
 8008f10:	0758      	lsls	r0, r3, #29
 8008f12:	d512      	bpl.n	8008f3a <__swsetup_r+0x5a>
 8008f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f16:	b141      	cbz	r1, 8008f2a <__swsetup_r+0x4a>
 8008f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f1c:	4299      	cmp	r1, r3
 8008f1e:	d002      	beq.n	8008f26 <__swsetup_r+0x46>
 8008f20:	4628      	mov	r0, r5
 8008f22:	f7ff fb31 	bl	8008588 <_free_r>
 8008f26:	2300      	movs	r3, #0
 8008f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008f30:	81a3      	strh	r3, [r4, #12]
 8008f32:	2300      	movs	r3, #0
 8008f34:	6063      	str	r3, [r4, #4]
 8008f36:	6923      	ldr	r3, [r4, #16]
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	89a3      	ldrh	r3, [r4, #12]
 8008f3c:	f043 0308 	orr.w	r3, r3, #8
 8008f40:	81a3      	strh	r3, [r4, #12]
 8008f42:	6923      	ldr	r3, [r4, #16]
 8008f44:	b94b      	cbnz	r3, 8008f5a <__swsetup_r+0x7a>
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f50:	d003      	beq.n	8008f5a <__swsetup_r+0x7a>
 8008f52:	4621      	mov	r1, r4
 8008f54:	4628      	mov	r0, r5
 8008f56:	f000 f85c 	bl	8009012 <__smakebuf_r>
 8008f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f5e:	f013 0201 	ands.w	r2, r3, #1
 8008f62:	d00a      	beq.n	8008f7a <__swsetup_r+0x9a>
 8008f64:	2200      	movs	r2, #0
 8008f66:	60a2      	str	r2, [r4, #8]
 8008f68:	6962      	ldr	r2, [r4, #20]
 8008f6a:	4252      	negs	r2, r2
 8008f6c:	61a2      	str	r2, [r4, #24]
 8008f6e:	6922      	ldr	r2, [r4, #16]
 8008f70:	b942      	cbnz	r2, 8008f84 <__swsetup_r+0xa4>
 8008f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f76:	d1c5      	bne.n	8008f04 <__swsetup_r+0x24>
 8008f78:	bd38      	pop	{r3, r4, r5, pc}
 8008f7a:	0799      	lsls	r1, r3, #30
 8008f7c:	bf58      	it	pl
 8008f7e:	6962      	ldrpl	r2, [r4, #20]
 8008f80:	60a2      	str	r2, [r4, #8]
 8008f82:	e7f4      	b.n	8008f6e <__swsetup_r+0x8e>
 8008f84:	2000      	movs	r0, #0
 8008f86:	e7f7      	b.n	8008f78 <__swsetup_r+0x98>
 8008f88:	2000001c 	.word	0x2000001c

08008f8c <_sbrk_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	2300      	movs	r3, #0
 8008f90:	4d05      	ldr	r5, [pc, #20]	@ (8008fa8 <_sbrk_r+0x1c>)
 8008f92:	4604      	mov	r4, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	602b      	str	r3, [r5, #0]
 8008f98:	f7f9 feae 	bl	8002cf8 <_sbrk>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d102      	bne.n	8008fa6 <_sbrk_r+0x1a>
 8008fa0:	682b      	ldr	r3, [r5, #0]
 8008fa2:	b103      	cbz	r3, 8008fa6 <_sbrk_r+0x1a>
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	20001d20 	.word	0x20001d20

08008fac <memchr>:
 8008fac:	4603      	mov	r3, r0
 8008fae:	b510      	push	{r4, lr}
 8008fb0:	b2c9      	uxtb	r1, r1
 8008fb2:	4402      	add	r2, r0
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	d101      	bne.n	8008fbe <memchr+0x12>
 8008fba:	2000      	movs	r0, #0
 8008fbc:	e003      	b.n	8008fc6 <memchr+0x1a>
 8008fbe:	7804      	ldrb	r4, [r0, #0]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	428c      	cmp	r4, r1
 8008fc4:	d1f6      	bne.n	8008fb4 <memchr+0x8>
 8008fc6:	bd10      	pop	{r4, pc}

08008fc8 <__swhatbuf_r>:
 8008fc8:	b570      	push	{r4, r5, r6, lr}
 8008fca:	460c      	mov	r4, r1
 8008fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fd0:	4615      	mov	r5, r2
 8008fd2:	2900      	cmp	r1, #0
 8008fd4:	461e      	mov	r6, r3
 8008fd6:	b096      	sub	sp, #88	@ 0x58
 8008fd8:	da0c      	bge.n	8008ff4 <__swhatbuf_r+0x2c>
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	2100      	movs	r1, #0
 8008fde:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008fe2:	bf14      	ite	ne
 8008fe4:	2340      	movne	r3, #64	@ 0x40
 8008fe6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008fea:	2000      	movs	r0, #0
 8008fec:	6031      	str	r1, [r6, #0]
 8008fee:	602b      	str	r3, [r5, #0]
 8008ff0:	b016      	add	sp, #88	@ 0x58
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}
 8008ff4:	466a      	mov	r2, sp
 8008ff6:	f000 f849 	bl	800908c <_fstat_r>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	dbed      	blt.n	8008fda <__swhatbuf_r+0x12>
 8008ffe:	9901      	ldr	r1, [sp, #4]
 8009000:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009004:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009008:	4259      	negs	r1, r3
 800900a:	4159      	adcs	r1, r3
 800900c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009010:	e7eb      	b.n	8008fea <__swhatbuf_r+0x22>

08009012 <__smakebuf_r>:
 8009012:	898b      	ldrh	r3, [r1, #12]
 8009014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009016:	079d      	lsls	r5, r3, #30
 8009018:	4606      	mov	r6, r0
 800901a:	460c      	mov	r4, r1
 800901c:	d507      	bpl.n	800902e <__smakebuf_r+0x1c>
 800901e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009022:	6023      	str	r3, [r4, #0]
 8009024:	6123      	str	r3, [r4, #16]
 8009026:	2301      	movs	r3, #1
 8009028:	6163      	str	r3, [r4, #20]
 800902a:	b003      	add	sp, #12
 800902c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800902e:	466a      	mov	r2, sp
 8009030:	ab01      	add	r3, sp, #4
 8009032:	f7ff ffc9 	bl	8008fc8 <__swhatbuf_r>
 8009036:	9f00      	ldr	r7, [sp, #0]
 8009038:	4605      	mov	r5, r0
 800903a:	4639      	mov	r1, r7
 800903c:	4630      	mov	r0, r6
 800903e:	f7ff fb0d 	bl	800865c <_malloc_r>
 8009042:	b948      	cbnz	r0, 8009058 <__smakebuf_r+0x46>
 8009044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009048:	059a      	lsls	r2, r3, #22
 800904a:	d4ee      	bmi.n	800902a <__smakebuf_r+0x18>
 800904c:	f023 0303 	bic.w	r3, r3, #3
 8009050:	f043 0302 	orr.w	r3, r3, #2
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	e7e2      	b.n	800901e <__smakebuf_r+0xc>
 8009058:	89a3      	ldrh	r3, [r4, #12]
 800905a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800905e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009062:	81a3      	strh	r3, [r4, #12]
 8009064:	9b01      	ldr	r3, [sp, #4]
 8009066:	6020      	str	r0, [r4, #0]
 8009068:	b15b      	cbz	r3, 8009082 <__smakebuf_r+0x70>
 800906a:	4630      	mov	r0, r6
 800906c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009070:	f000 f81e 	bl	80090b0 <_isatty_r>
 8009074:	b128      	cbz	r0, 8009082 <__smakebuf_r+0x70>
 8009076:	89a3      	ldrh	r3, [r4, #12]
 8009078:	f023 0303 	bic.w	r3, r3, #3
 800907c:	f043 0301 	orr.w	r3, r3, #1
 8009080:	81a3      	strh	r3, [r4, #12]
 8009082:	89a3      	ldrh	r3, [r4, #12]
 8009084:	431d      	orrs	r5, r3
 8009086:	81a5      	strh	r5, [r4, #12]
 8009088:	e7cf      	b.n	800902a <__smakebuf_r+0x18>
	...

0800908c <_fstat_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	2300      	movs	r3, #0
 8009090:	4d06      	ldr	r5, [pc, #24]	@ (80090ac <_fstat_r+0x20>)
 8009092:	4604      	mov	r4, r0
 8009094:	4608      	mov	r0, r1
 8009096:	4611      	mov	r1, r2
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	f7f9 fe07 	bl	8002cac <_fstat>
 800909e:	1c43      	adds	r3, r0, #1
 80090a0:	d102      	bne.n	80090a8 <_fstat_r+0x1c>
 80090a2:	682b      	ldr	r3, [r5, #0]
 80090a4:	b103      	cbz	r3, 80090a8 <_fstat_r+0x1c>
 80090a6:	6023      	str	r3, [r4, #0]
 80090a8:	bd38      	pop	{r3, r4, r5, pc}
 80090aa:	bf00      	nop
 80090ac:	20001d20 	.word	0x20001d20

080090b0 <_isatty_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	2300      	movs	r3, #0
 80090b4:	4d05      	ldr	r5, [pc, #20]	@ (80090cc <_isatty_r+0x1c>)
 80090b6:	4604      	mov	r4, r0
 80090b8:	4608      	mov	r0, r1
 80090ba:	602b      	str	r3, [r5, #0]
 80090bc:	f7f9 fe05 	bl	8002cca <_isatty>
 80090c0:	1c43      	adds	r3, r0, #1
 80090c2:	d102      	bne.n	80090ca <_isatty_r+0x1a>
 80090c4:	682b      	ldr	r3, [r5, #0]
 80090c6:	b103      	cbz	r3, 80090ca <_isatty_r+0x1a>
 80090c8:	6023      	str	r3, [r4, #0]
 80090ca:	bd38      	pop	{r3, r4, r5, pc}
 80090cc:	20001d20 	.word	0x20001d20

080090d0 <_init>:
 80090d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d2:	bf00      	nop
 80090d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090d6:	bc08      	pop	{r3}
 80090d8:	469e      	mov	lr, r3
 80090da:	4770      	bx	lr

080090dc <_fini>:
 80090dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090de:	bf00      	nop
 80090e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090e2:	bc08      	pop	{r3}
 80090e4:	469e      	mov	lr, r3
 80090e6:	4770      	bx	lr
