Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 17:59:05 2022
| Host         : DESKTOP-GC7GFDQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file PROCESSOR_methodology_drc_routed.rpt -pb PROCESSOR_methodology_drc_routed.pb -rpx PROCESSOR_methodology_drc_routed.rpx
| Design       : PROCESSOR
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 15         |
| TIMING-20 | Warning  | Non-clocked latch           | 13         |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/D_FF0/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/D_FF1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Program_Counter_0/D_FF2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_6/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_6/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_6/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_6/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_7/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_7/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_7/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin Register_bank_0/Reg_7/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/AdSel_reg cannot be properly analyzed as its control pin Instruction_Decoder_0/AdSel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/ImVal_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/ImVal_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/ImVal_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/ImVal_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/JMPF_reg cannot be properly analyzed as its control pin Instruction_Decoder_0/JMPF_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Jmadd_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/Jmadd_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/Jmadd_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/Jmadd_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/LSel_reg cannot be properly analyzed as its control pin Instruction_Decoder_0/LSel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RCAEN_reg cannot be properly analyzed as its control pin Instruction_Decoder_0/RCAEN_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RegEN_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/RegEN_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RegEN_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/RegEN_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RegSel1_reg[0] cannot be properly analyzed as its control pin Instruction_Decoder_0/RegSel1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RegSel1_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/RegSel1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Instruction_Decoder_0/RegSel2_reg[1] cannot be properly analyzed as its control pin Instruction_Decoder_0/RegSel2_reg[1]/G is not reached by a timing clock
Related violations: <none>


