// Seed: 3846264715
module module_0 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd40
);
  defparam id_1 = id_1, id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
    , id_3
);
  wor id_4;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  assign id_4 = id_7[1];
  wire id_8;
  module_0();
  assign id_4 = 1;
  reg id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  always id_14 <= 1;
endmodule
