[1] K. Asanovic, R. Bodik, J. Demmel, T. Keaveny, K. Keutzer,
J. Kubiatowicz, N. Morgan, D. Patterson, K. Sen,
J. Wawrzynek, D. Wessel, and K. Yelick. A view of the
parallel computing landscape. Commun. ACM, 52(10):56-67,
Oct. 2009. ISSN 0001-0782. doi: 10.1145/1562764.1562783.

[2] G. E. Blelloch. Prefix Sums and Their Applications. Technical Report CMU-CS-90-190, School of Computer Science,
Carnegie Mellon University, Nov. 1990.

[3] L. Chen, P. Jiang, and G. Agrawal. Exploiting Recent SIMD
Architectural Advances for Irregular Applications. In Proceedings of the 2016 International Symposium on Code Generation and Optimization, CGO 2016, 2016.

[4] F. Franchetti and M. Puschel. A SIMD Vectorizing Compiler for Digital Signal Processing Algorithms. In Proceedings of the 2002 IEEE International Parallel and Distributed
Processing Symposium (IPDPS 2002), pages 20 —26. IEEE,
2002.

[5] C. Garca, R. Lario, M. Prieto, L. Piuel, and F. Tirado. Vectorization of Multigrid Codes Using SIMD ISA Extensions.
Proceedings of the 2003 IEEE Inernational Parallel and Distributed Processing Symposium (IPDPS 2003), 0:58a, 2003.

[6] W. D. Hillis and G. L. Steele, Jr. Data Parallel Algorithms.
Commun. ACM, 29(12), Dec. 1986.

[7] J. Holub and S. Stekr. On Parallel Implementations of Deterministic Finite Automata. In Proceedings of the 14th International Conference on Implementation and Application of
Automata, CIAA ’09, 2009.

[8] N. Ide, M. Hirano, Y. Endo, S. Yoshioka, H. Murakami,
A. Kunimatsu, T. Sato, T. Kamei, T. Okada, and M. Suzuoki.
2.44-GFLOPS 300-MHz Floating-Point Vector-Processing
Unit for High-Performance 3D Graphics Computing. [EEE
Journal of Solid-State Circuits, 35(7):1025 -1033, Jul 2000.

[9] P. Jiang, L. Chen, and G. Agrawal. Reusing data reorganization for efficient simd parallelization of adaptive irregular
applications. In Proceedings of the 2016 International Conference on Supercomputing, ICS ’16, 2016.

[10] F. Khorasani, K. Vora, R. Gupta, and L. N. Bhuyan. CuSha:
Vertex-centric Graph Processing on GPUs. In Proceedings
of the 23rd International Symposium on High-performance
Parallel and Distributed Computing, HPDC ’14, 2014.

[11] S. Kim and H. Han. Efficient simd code generation for
irregular kernels. In Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming, PPoPP *12, pages 55-64, New York, NY,
USA, 2012. ACM. ISBN 978-1-4503-1160-1. doi: 10.
1145/2145816.2145824. URL http://doi.acm.org/
10.1145/2145816.2145824.

[12] S. T. Klein and Y. Wiseman. Parallel Huffman Decoding with
Applications to JPEG Files. THE COMPUTER JOURNAL,
46:487-497, 2003.

[13] R. E. Ladner and M. J. Fischer. Parallel prefix computation.
J. ACM, 27(4), Oct. 1980.

[14] X. Liu, M. Smelyanskiy, E. Chow, and P. Dubey. Efficient
Sparse Matrix-vector Multiplication on x86-based Many-core
Processors. ICS 713, 2013.

[15] D. Luchaup, R. Smith, C. Estan, and S. Jha. Speculative
Parallel Pattern Matching. IEEE Transactions on Information
Forensics and Security, 6(2):438-451, June 2011.

[16] D. Merrill, M. Garland, and A. Grimshaw. Scalable gpu
graph traversal. In Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming, PPoPP *12, pages 117-128, New York, NY,
USA, 2012. ACM. ISBN 978-1-4503-1160-1. doi: 10.
1145/2145816.2145832. URL http://doi.acm.org/
10.1145/2145816.2145832.

[17] T. Mytkowicz, M. Musuvathi, and W. Schulte. Data-parallel
finite-state machines. In Proceedings of the 19th International
Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS ’ 14, pages 529-542,
New York, NY, USA, 2014. ACM. ISBN 978-1-4503-2305-5.

[18] Y. Pan, Y. Zhang, and K. Chiu. Simultaneous Transducers for
Data-Parallel XML Parsing. In Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium
on, pages 1-12, 2008.

[19] S. J. Pennycook, C. J. Hughes, M. Smelyanskiy, and S. A.
Jarvis. Exploring simd for molecular dynamics, using intel
xeon processors and intel xeon phi coprocessors. In Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing, IPDPS ’13, 2013.

[20] P. Prabhu, G. Ramalingam, and K. Vaswani. Safe Programmable Speculative Parallelism. In Proceedings of Programming Language Design and Implementation (PLDI). Association for Computing Machinery, Inc., June 2010.

[21] J. Qiu, Z. Zhao, and B. Ren. Microspec: Speculation-centric
fine-grained parallelization for fsm computations. In Proceedings of the 2016 International Conference on Parallel
Architectures and Compilation, PACT ’16, pages 221-233,
New York, NY, USA, 2016. ACM. ISBN 978-1-4503-4121-9.
doi: 10.1145/2967938.2967965. URL http://doi.acm.
org/10.1145/2967938.2967965.

[22] T. Rognes and E. Seeberg. Six-Fold Speed-up of Smithwaterman Sequence Database Searches Using Parallel Processing
on Common Microprocessors. 16(8):699-706, 2000.

[23] E. Saule and U. V. Catalyurek. An early evaluation of the
scalability of graph algorithms on the intel mic architecture.
In Proceedings of the 2012 IEEE 26th International Parallel
and Distributed Processing Symposium Workshops & PhD
Forum, IPDPSW °12, pages 1629-1639, Washington, DC,
USA, 2012. IEEE Computer Society. ISBN 978-0-76954676-6. doi: 10.1109/AIPDPSW.2012.204. URL http://
dx.doi.org/10.1109/IPDPSW.2012.204.

[24] W. T. Tang, R. Zhao, M. Lu, Y. Liang, H. P. Huynh, X. Li, and
R.S. M. Goh. Optimizing and Auto-tuning Scale-free Sparse
Matrix-vector Multiplication on Intel Xeon Phi. In Proceedings of the 13th Annual IEEE/ACM International Symposium
on Code Generation and Optimization, CGO ’15, 2015.

[25] Z. Zhao and X. Shen. On-the-Fly Principled Speculation for
FSM Parallelization. SIGARCH Comput. Archit. News, 43(1),
Mar. 2015.

[26] Z. Zhao, B. Wu, and X. Shen. Challenging the "Embarrassingly Sequential": Parallelizing Finite State Machine-based
Computations Through Principled Speculation. SIGPLAN
Not., 2014.
