# 2025-NSYSU-ESL
ELECTRONIC SYSTEM-LEVEL DESIGN AND VERIFICATION (電子系統層級設計與驗證)
### LAB 1
Implement the RGB to YUV circuit with three multipliers, three adders, and initiation interval = 3 by using structural (FSM+ Datapath) Verilog code.
### LAB 2
Complete the SystemC program of RGB to YUV with sc_fixed or sc_ufixed data type.
### LAB 3
HW/SW Co-Design of RGB2YUV and YUV2RGB.
### LAB 4
Power Measurement.
