#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 11:01:40 2025
# Process ID: 64126
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2440.379 ; gain = 115.992 ; free physical = 248517 ; free virtual = 368480
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64152
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.867 ; gain = 399.559 ; free physical = 243495 ; free virtual = 363710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3790.609 ; gain = 1326.301 ; free physical = 246287 ; free virtual = 366685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3790.609 ; gain = 1326.301 ; free physical = 242648 ; free virtual = 363054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3810.535 ; gain = 1346.227 ; free physical = 242383 ; free virtual = 362805
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3965.906 ; gain = 1501.598 ; free physical = 237642 ; free virtual = 359258
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 251   
	                8 Bit    Registers := 2371  
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input    8 Bit        Muxes := 2341  
	   2 Input    7 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i1733_i_i_reg_120754_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i300_i_i_i_i_reg_122314_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120479_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_120489_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_1_reg_120499_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_120509_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_120519_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_120529_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_1_reg_120539_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_120544_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120549_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i_i_reg_120534_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_reg_120524_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_120514_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_120504_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i225_i_i_i_reg_120494_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_reg_120484_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_reg_120474_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_120559_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_120569_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_reg_120564_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_reg_120554_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120799_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120809_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120809_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_120819_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_1_reg_120829_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_1_reg_120829_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i1419_i_i_1_reg_120839_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i1421_i_i_1_reg_120849_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i1421_i_i_1_reg_120849_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i1345_i_i_1_reg_120859_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_1_reg_120869_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_1_reg_120869_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i1573_i_i_1_reg_120799_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_120809_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i74_i_i_i_i_reg_122384_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42476_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_121059_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i616_i_i_i_reg_122164_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42466_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42616_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_122189_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_122414_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42358_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24206_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24202_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24194_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24190_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_24186_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_24182_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_24178_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_24174_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_24170_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_24166_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_24162_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_24158_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_24154_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_24150_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_24146_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_24142_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_24138_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_24134_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_24130_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_24126_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_24122_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_24118_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_24114_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_24110_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_25_copy_fu_24106_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_26_copy_fu_24102_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_27_copy_fu_24098_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_28_copy_fu_24094_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_29_copy_fu_24090_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42556_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i2053_i_i_reg_120674_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_reg_120234_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_120264_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i2367_i_i_reg_120594_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42526_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42586_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i_i_i2294_i_reg_121254_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i_i_reg_120394_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42566_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_120464_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:12 . Memory (MB): peak = 4246.312 ; gain = 1782.004 ; free physical = 227085 ; free virtual = 353268
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:23 . Memory (MB): peak = 4246.312 ; gain = 1782.004 ; free physical = 219315 ; free virtual = 345569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:29 . Memory (MB): peak = 4254.316 ; gain = 1790.008 ; free physical = 226453 ; free virtual = 352716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:41 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 225184 ; free virtual = 351485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:41 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 224046 ; free virtual = 350347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:44 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 219157 ; free virtual = 345458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:44 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 222208 ; free virtual = 348508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 226424 ; free virtual = 352725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 226432 ; free virtual = 352732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    31|
|3     |LUT2 |  2237|
|4     |LUT3 |  3812|
|5     |LUT4 | 10085|
|6     |LUT5 | 17770|
|7     |LUT6 | 21154|
|8     |FDRE | 19846|
|9     |FDSE |    91|
|10    |IBUF | 16004|
|11    |OBUF |   273|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 91304|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |   210|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |    31|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_57                                       |    21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |    30|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_56                                       |    21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |    31|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_55                                       |    21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |    31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_54                                       |    21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |    30|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_53                                       |    21|
|13    |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w8_d2_S_4                                                 |    30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_52                                       |    21|
|15    |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w8_d2_S_5                                                 |    32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_51                                       |    21|
|17    |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w8_d2_S_6                                                 |    33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_50                                       |    21|
|19    |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w8_d2_S_7                                                 |    31|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_49                                       |    21|
|21    |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w8_d2_S_8                                                 |    30|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_48                                       |    21|
|23    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |    32|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_47                                       |    21|
|25    |  sparse_arr_feat_reduce_out_20_U                                   |hls_dummy_fifo_w8_d2_S_10                                                |    30|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_46                                       |    21|
|27    |  sparse_arr_feat_reduce_out_21_U                                   |hls_dummy_fifo_w8_d2_S_11                                                |    31|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_45                                       |    21|
|29    |  sparse_arr_feat_reduce_out_22_U                                   |hls_dummy_fifo_w8_d2_S_12                                                |    34|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_44                                       |    21|
|31    |  sparse_arr_feat_reduce_out_23_U                                   |hls_dummy_fifo_w8_d2_S_13                                                |    30|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_43                                       |    21|
|33    |  sparse_arr_feat_reduce_out_24_U                                   |hls_dummy_fifo_w8_d2_S_14                                                |    30|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_42                                       |    21|
|35    |  sparse_arr_feat_reduce_out_25_U                                   |hls_dummy_fifo_w8_d2_S_15                                                |    31|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_41                                       |    21|
|37    |  sparse_arr_feat_reduce_out_26_U                                   |hls_dummy_fifo_w8_d2_S_16                                                |    31|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_40                                       |    21|
|39    |  sparse_arr_feat_reduce_out_27_U                                   |hls_dummy_fifo_w8_d2_S_17                                                |    31|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_39                                       |    21|
|41    |  sparse_arr_feat_reduce_out_28_U                                   |hls_dummy_fifo_w8_d2_S_18                                                |    30|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_38                                       |    21|
|43    |  sparse_arr_feat_reduce_out_29_U                                   |hls_dummy_fifo_w8_d2_S_19                                                |    30|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_37                                       |    21|
|45    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_20                                                |    30|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_36                                       |    21|
|47    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_21                                                |    30|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_35                                       |    21|
|49    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_22                                                |    30|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_34                                       |    21|
|51    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_23                                                |    39|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_33                                       |    21|
|53    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_24                                                |    31|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_32                                       |    21|
|55    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_25                                                |    30|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_31                                       |    21|
|57    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_26                                                |    30|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_30                                       |    21|
|59    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_27                                                |    31|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_29                                       |    21|
|61    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_28                                                |    33|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |    21|
|63    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4 | 73853|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4267.059 ; gain = 1802.750 ; free physical = 226408 ; free virtual = 352709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:55 . Memory (MB): peak = 4270.969 ; gain = 1806.660 ; free physical = 236888 ; free virtual = 363188
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:55 . Memory (MB): peak = 4270.969 ; gain = 1806.660 ; free physical = 236887 ; free virtual = 363175
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4270.969 ; gain = 0.000 ; free physical = 240212 ; free virtual = 366539
INFO: [Netlist 29-17] Analyzing 16005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4447.004 ; gain = 0.000 ; free physical = 239948 ; free virtual = 366396
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: 4dd4c2e1
INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:03:20 . Memory (MB): peak = 4447.004 ; gain = 2006.625 ; free physical = 237405 ; free virtual = 363852
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17346.762; main = 3699.538; forked = 14009.094
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22418.391; main = 4447.008; forked = 18151.328
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4511.035 ; gain = 64.031 ; free physical = 239853 ; free virtual = 366424

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14989091e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4606.426 ; gain = 95.391 ; free physical = 239320 ; free virtual = 366447

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14989091e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 239070 ; free virtual = 366205
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14989091e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 239070 ; free virtual = 366205
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1921f1ce3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 234882 ; free virtual = 362017
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16f1ef962

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 234963 ; free virtual = 362099
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10cdc8194

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 233345 ; free virtual = 360481
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fa885138

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 232734 ; free virtual = 359869

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fa885138

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 232128 ; free virtual = 359268

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fa885138

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 232128 ; free virtual = 359268

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 232128 ; free virtual = 359268
Ending Netlist Obfuscation Task | Checksum: fa885138

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4778.379 ; gain = 0.000 ; free physical = 232128 ; free virtual = 359267
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4778.379 ; gain = 331.375 ; free physical = 232128 ; free virtual = 359267
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 11:06:30 2025...
