// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.1 (64-bit)
// Version: 2022.2.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module axi_hls_tg_axi_hls_tg_Pipeline_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_wide_port_AWVALID,
        m_axi_wide_port_AWREADY,
        m_axi_wide_port_AWADDR,
        m_axi_wide_port_AWID,
        m_axi_wide_port_AWLEN,
        m_axi_wide_port_AWSIZE,
        m_axi_wide_port_AWBURST,
        m_axi_wide_port_AWLOCK,
        m_axi_wide_port_AWCACHE,
        m_axi_wide_port_AWPROT,
        m_axi_wide_port_AWQOS,
        m_axi_wide_port_AWREGION,
        m_axi_wide_port_AWUSER,
        m_axi_wide_port_WVALID,
        m_axi_wide_port_WREADY,
        m_axi_wide_port_WDATA,
        m_axi_wide_port_WSTRB,
        m_axi_wide_port_WLAST,
        m_axi_wide_port_WID,
        m_axi_wide_port_WUSER,
        m_axi_wide_port_ARVALID,
        m_axi_wide_port_ARREADY,
        m_axi_wide_port_ARADDR,
        m_axi_wide_port_ARID,
        m_axi_wide_port_ARLEN,
        m_axi_wide_port_ARSIZE,
        m_axi_wide_port_ARBURST,
        m_axi_wide_port_ARLOCK,
        m_axi_wide_port_ARCACHE,
        m_axi_wide_port_ARPROT,
        m_axi_wide_port_ARQOS,
        m_axi_wide_port_ARREGION,
        m_axi_wide_port_ARUSER,
        m_axi_wide_port_RVALID,
        m_axi_wide_port_RREADY,
        m_axi_wide_port_RDATA,
        m_axi_wide_port_RLAST,
        m_axi_wide_port_RID,
        m_axi_wide_port_RFIFONUM,
        m_axi_wide_port_RUSER,
        m_axi_wide_port_RRESP,
        m_axi_wide_port_BVALID,
        m_axi_wide_port_BREADY,
        m_axi_wide_port_BRESP,
        m_axi_wide_port_BID,
        m_axi_wide_port_BUSER,
        p_cast_cast,
        wide_buffer_V_address0,
        wide_buffer_V_ce0,
        wide_buffer_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_wide_port_AWVALID;
input   m_axi_wide_port_AWREADY;
output  [63:0] m_axi_wide_port_AWADDR;
output  [0:0] m_axi_wide_port_AWID;
output  [31:0] m_axi_wide_port_AWLEN;
output  [2:0] m_axi_wide_port_AWSIZE;
output  [1:0] m_axi_wide_port_AWBURST;
output  [1:0] m_axi_wide_port_AWLOCK;
output  [3:0] m_axi_wide_port_AWCACHE;
output  [2:0] m_axi_wide_port_AWPROT;
output  [3:0] m_axi_wide_port_AWQOS;
output  [3:0] m_axi_wide_port_AWREGION;
output  [0:0] m_axi_wide_port_AWUSER;
output   m_axi_wide_port_WVALID;
input   m_axi_wide_port_WREADY;
output  [63:0] m_axi_wide_port_WDATA;
output  [7:0] m_axi_wide_port_WSTRB;
output   m_axi_wide_port_WLAST;
output  [0:0] m_axi_wide_port_WID;
output  [0:0] m_axi_wide_port_WUSER;
output   m_axi_wide_port_ARVALID;
input   m_axi_wide_port_ARREADY;
output  [63:0] m_axi_wide_port_ARADDR;
output  [0:0] m_axi_wide_port_ARID;
output  [31:0] m_axi_wide_port_ARLEN;
output  [2:0] m_axi_wide_port_ARSIZE;
output  [1:0] m_axi_wide_port_ARBURST;
output  [1:0] m_axi_wide_port_ARLOCK;
output  [3:0] m_axi_wide_port_ARCACHE;
output  [2:0] m_axi_wide_port_ARPROT;
output  [3:0] m_axi_wide_port_ARQOS;
output  [3:0] m_axi_wide_port_ARREGION;
output  [0:0] m_axi_wide_port_ARUSER;
input   m_axi_wide_port_RVALID;
output   m_axi_wide_port_RREADY;
input  [63:0] m_axi_wide_port_RDATA;
input   m_axi_wide_port_RLAST;
input  [0:0] m_axi_wide_port_RID;
input  [8:0] m_axi_wide_port_RFIFONUM;
input  [0:0] m_axi_wide_port_RUSER;
input  [1:0] m_axi_wide_port_RRESP;
input   m_axi_wide_port_BVALID;
output   m_axi_wide_port_BREADY;
input  [1:0] m_axi_wide_port_BRESP;
input  [0:0] m_axi_wide_port_BID;
input  [0:0] m_axi_wide_port_BUSER;
input  [60:0] p_cast_cast;
output  [7:0] wide_buffer_V_address0;
output   wide_buffer_V_ce0;
input  [63:0] wide_buffer_V_q0;

reg ap_idle;
reg m_axi_wide_port_WVALID;
reg wide_buffer_V_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] exitcond_fu_102_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    wide_port_blk_n_W;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] wide_buffer_V_load_reg_140;
wire   [63:0] loop_index_i40_cast8_fu_91_p1;
wire    ap_block_pp0_stage0_01001;
reg   [7:0] loop_index_i40_fu_48;
wire   [7:0] p_cast4_fu_96_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_loop_index_i40_load;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

axi_hls_tg_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((exitcond_fu_102_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            loop_index_i40_fu_48 <= p_cast4_fu_96_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            loop_index_i40_fu_48 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        wide_buffer_V_load_reg_140 <= wide_buffer_V_q0;
    end
end

always @ (*) begin
    if (((exitcond_fu_102_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_loop_index_i40_load = 8'd0;
    end else begin
        ap_sig_allocacmp_loop_index_i40_load = loop_index_i40_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        m_axi_wide_port_WVALID = 1'b1;
    end else begin
        m_axi_wide_port_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wide_buffer_V_ce0 = 1'b1;
    end else begin
        wide_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wide_port_blk_n_W = m_axi_wide_port_WREADY;
    end else begin
        wide_port_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_wide_port_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_wide_port_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exitcond_fu_102_p2 = ((ap_sig_allocacmp_loop_index_i40_load == 8'd255) ? 1'b1 : 1'b0);

assign loop_index_i40_cast8_fu_91_p1 = ap_sig_allocacmp_loop_index_i40_load;

assign m_axi_wide_port_ARADDR = 64'd0;

assign m_axi_wide_port_ARBURST = 2'd0;

assign m_axi_wide_port_ARCACHE = 4'd0;

assign m_axi_wide_port_ARID = 1'd0;

assign m_axi_wide_port_ARLEN = 32'd0;

assign m_axi_wide_port_ARLOCK = 2'd0;

assign m_axi_wide_port_ARPROT = 3'd0;

assign m_axi_wide_port_ARQOS = 4'd0;

assign m_axi_wide_port_ARREGION = 4'd0;

assign m_axi_wide_port_ARSIZE = 3'd0;

assign m_axi_wide_port_ARUSER = 1'd0;

assign m_axi_wide_port_ARVALID = 1'b0;

assign m_axi_wide_port_AWADDR = 64'd0;

assign m_axi_wide_port_AWBURST = 2'd0;

assign m_axi_wide_port_AWCACHE = 4'd0;

assign m_axi_wide_port_AWID = 1'd0;

assign m_axi_wide_port_AWLEN = 32'd0;

assign m_axi_wide_port_AWLOCK = 2'd0;

assign m_axi_wide_port_AWPROT = 3'd0;

assign m_axi_wide_port_AWQOS = 4'd0;

assign m_axi_wide_port_AWREGION = 4'd0;

assign m_axi_wide_port_AWSIZE = 3'd0;

assign m_axi_wide_port_AWUSER = 1'd0;

assign m_axi_wide_port_AWVALID = 1'b0;

assign m_axi_wide_port_BREADY = 1'b0;

assign m_axi_wide_port_RREADY = 1'b0;

assign m_axi_wide_port_WDATA = wide_buffer_V_load_reg_140;

assign m_axi_wide_port_WID = 1'd0;

assign m_axi_wide_port_WLAST = 1'b0;

assign m_axi_wide_port_WSTRB = 8'd255;

assign m_axi_wide_port_WUSER = 1'd0;

assign p_cast4_fu_96_p2 = (ap_sig_allocacmp_loop_index_i40_load + 8'd1);

assign wide_buffer_V_address0 = loop_index_i40_cast8_fu_91_p1;

endmodule //axi_hls_tg_axi_hls_tg_Pipeline_6
