/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 240 104)
	(text "global_rst_n" (rect 84 -1 132 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 88 20 100)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "in_reset_n" (rect 0 0 42 12)(font "Arial" (font_size 8)))
		(text "in_reset_n" (rect 4 61 64 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 64 72)(line_width 1))
	)
	(port
		(pt 240 72)
		(output)
		(text "out_reset_n" (rect 0 0 48 12)(font "Arial" (font_size 8)))
		(text "out_reset_n" (rect 178 61 244 72)(font "Arial" (font_size 8)))
		(line (pt 240 72)(pt 160 72)(line_width 1))
	)
	(drawing
		(text "in_reset" (rect 17 43 82 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 69 67 180 144)(font "Arial" (color 0 0 0)))
		(text "out_reset" (rect 161 43 376 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 124 67 290 144)(font "Arial" (color 0 0 0)))
		(text " global_rst_n " (rect 184 88 452 186)(font "Arial" ))
		(line (pt 64 32)(pt 160 32)(line_width 1))
		(line (pt 160 32)(pt 160 88)(line_width 1))
		(line (pt 64 88)(pt 160 88)(line_width 1))
		(line (pt 64 32)(pt 64 88)(line_width 1))
		(line (pt 65 52)(pt 65 76)(line_width 1))
		(line (pt 66 52)(pt 66 76)(line_width 1))
		(line (pt 159 52)(pt 159 76)(line_width 1))
		(line (pt 158 52)(pt 158 76)(line_width 1))
		(line (pt 0 0)(pt 240 0)(line_width 1))
		(line (pt 240 0)(pt 240 104)(line_width 1))
		(line (pt 0 104)(pt 240 104)(line_width 1))
		(line (pt 0 0)(pt 0 104)(line_width 1))
	)
)
