{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[7].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[7].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[6].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[6].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[5].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[5].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[4].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[4].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[3].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[3].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[2].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[2].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[1].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[1].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "XSDB_V3",
                        "name": "core_inst/rpus[0].rpu_PR_inst/dbg_hub_1",
                        "spec": "labtools_xsdbm_v3",
                        "reconfigTop": "core_inst/rpus[0].rpu_PR_inst",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[0].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B34DFF4349495C229A61D592846141D9",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[0].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[1].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 1
                        },
                        "uuid": "E17536BAE46E5EAAA653DCF10ED9D907",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[1].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[2].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 2
                        },
                        "uuid": "020B2132515459569D1E5D3A159CF476",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 47,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 48,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 49,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 50,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[2].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[3].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 3
                        },
                        "uuid": "CFBE1F3D096950C5A5A7A3F99D08C73B",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 51,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 52,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 53,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 54,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 55,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 56,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 57,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 58,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 59,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 60,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 61,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 62,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 63,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 64,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 65,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 66,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 67,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[3].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[4].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 4
                        },
                        "uuid": "4C76ADB0AD97548F8452F896610D7F9C",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 68,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 69,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 70,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 71,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 72,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 73,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 74,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 75,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 76,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 77,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 78,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 79,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 80,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 81,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 82,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 83,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 84,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[4].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[5].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 5
                        },
                        "uuid": "F4300C3717735792B74A5BD789E7C2BB",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 85,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 86,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 87,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 88,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 89,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 90,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 91,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 92,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 93,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 94,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 95,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 96,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 97,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 98,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 99,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 100,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 101,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[5].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[6].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 6
                        },
                        "uuid": "FCC2C9793E7459D0A2DF274A211D3112",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 102,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 103,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 104,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 105,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 106,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 107,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 108,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 109,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 110,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 111,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 112,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 113,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 114,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 115,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 116,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 117,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 118,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[6].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/ila_vexriscv_soc",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "reconfigTop": "core_inst/rpus[7].rpu_PR_inst",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 7
                        },
                        "uuid": "D4C22FD4CFED591DB474EC723BC4C77E",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 119,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/serial_rx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 120,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/serial_tx",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 121,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 122,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_ren",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 123,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 124,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/imem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 125,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 126,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_swap",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 127,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_ready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 128,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wen",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 129,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/exio_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 130,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/pmem_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 131,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 132,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_strb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_strb[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_strb[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_strb[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_strb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 133,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 24,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 134,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 135,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[31]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[30]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[29]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[28]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[27]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[26]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[25]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[24]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[23]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[22]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[21]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[20]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[19]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[18]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[17]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[16]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[15]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[14]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[13]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[12]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[11]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[10]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[9]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[8]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[7]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[6]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[5]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[4]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[3]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[2]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[1]"
                                            },
                                            {
                                                "name": "core_inst/rpus[7].rpu_PR_inst/rpu_inst/core/mem_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}