Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed May  5 16:23:44 2021
| Host         : Recurse running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rst_hard (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: change_combination_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rst_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.635        0.000                      0                  219        0.120        0.000                      0                  219        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.635        0.000                      0                  179        0.120        0.000                      0                  179        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.401        0.000                      0                   40        0.640        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 active_seg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.643ns (30.866%)  route 3.680ns (69.134%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.630     5.233    clk_IBUF_BUFG
    SLICE_X42Y86         FDPE                                         r  active_seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_fdpe_C_Q)         0.478     5.711 r  active_seg_reg[2]/Q
                         net (fo=51, routed)          1.563     7.274    L0[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.295     7.569 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.569    data[28]_i_4_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.786 r  data_reg[28]_i_2/O
                         net (fo=23, routed)          1.223     9.009    data_reg[28]_i_2_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.327     9.336 r  data[30]_i_3/O
                         net (fo=3, routed)           0.894    10.230    data[30]_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.326    10.556 r  data[2]_i_1/O
                         net (fo=1, routed)           0.000    10.556    data[2]_i_1_n_0
    SLICE_X40Y86         FDCE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    clk_IBUF_BUFG
    SLICE_X40Y86         FDCE                                         r  data_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X40Y86         FDCE (Setup_fdce_C_D)        0.031    15.190    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.479ns (47.003%)  route 2.795ns (52.997%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.510 r  i0/current_state2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.510    i0/current_state2_reg[28]_i_1_n_6
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[29]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.384ns (46.031%)  route 2.795ns (53.969%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.415 r  i0/current_state2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.415    i0/current_state2_reg[28]_i_1_n_5
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[30]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.368ns (45.864%)  route 2.795ns (54.136%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.399 r  i0/current_state2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.399    i0/current_state2_reg[28]_i_1_n_7
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  i0/current_state2_reg[28]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 2.365ns (45.832%)  route 2.795ns (54.168%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.396 r  i0/current_state2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.396    i0/current_state2_reg[24]_i_1_n_6
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[25]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.344ns (45.611%)  route 2.795ns (54.389%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.375 r  i0/current_state2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.375    i0/current_state2_reg[24]_i_1_n_4
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[27]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.922ns (38.435%)  route 3.079ns (61.565%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.626     5.229    i0/clk_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  i0/current_state1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  i0/current_state1_reg[19]/Q
                         net (fo=2, routed)           0.811     6.496    i0/current_state1_reg[19]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.620 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.792     7.411    i0/current_state2[0]_i_11_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.535 f  i0/current_state1[0]_i_7/O
                         net (fo=9, routed)           1.475     9.011    i0/current_state1[0]_i_7_n_0
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     9.135 r  i0/current_state1[16]_i_3/O
                         net (fo=1, routed)           0.000     9.135    i0/current_state1[16]_i_3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.667 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.781    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.229 r  i0/current_state1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.229    i0/current_state1_reg[28]_i_1_n_6
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.489    14.911    i0/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[29]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    i0/current_state1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 active_seg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.649ns (32.379%)  route 3.444ns (67.621%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.630     5.233    clk_IBUF_BUFG
    SLICE_X42Y86         FDPE                                         r  active_seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE (Prop_fdpe_C_Q)         0.478     5.711 r  active_seg_reg[2]/Q
                         net (fo=51, routed)          1.563     7.274    L0[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.295     7.569 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.569    data[28]_i_4_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.786 r  data_reg[28]_i_2/O
                         net (fo=23, routed)          1.044     8.830    data_reg[28]_i_2_n_0
    SLICE_X38Y89         LUT5 (Prop_lut5_I3_O)        0.328     9.158 r  data[22]_i_2/O
                         net (fo=1, routed)           0.837     9.995    data[22]_i_2_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.331    10.326 r  data[22]_i_1/O
                         net (fo=1, routed)           0.000    10.326    data[22]_i_1_n_0
    SLICE_X38Y87         FDCE                                         r  data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.514    14.937    clk_IBUF_BUFG
    SLICE_X38Y87         FDCE                                         r  data_reg[22]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)        0.079    15.239    data_reg[22]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.270ns (44.816%)  route 2.795ns (55.184%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.301 r  i0/current_state2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.301    i0/current_state2_reg[24]_i_1_n_5
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.254ns (44.641%)  route 2.795ns (55.359%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.633     5.236    i0/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  i0/current_state2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  i0/current_state2_reg[8]/Q
                         net (fo=2, routed)           0.840     6.532    i0/current_state2_reg[8]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  i0/AN_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.401     7.057    i0/AN_OBUF[7]_inst_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.781     7.963    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.087 r  i0/AN_OBUF[7]_inst_i_2/O
                         net (fo=11, routed)          0.772     8.859    i0/AN_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.150     9.009 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     9.009    i0/current_state2[0]_i_6_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.492 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.492    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.285 r  i0/current_state2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.285    i0/current_state2_reg[24]_i_1_n_7
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    i0/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  i0/current_state2_reg[24]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    i0/current_state2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  i0/current_state1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    i0/current_state1_reg[24]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  i0/current_state1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    i0/current_state1_reg[24]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  i0/current_state1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    i0/current_state1_reg[24]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  i0/current_state1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    i0/current_state1_reg[28]_i_1_n_7
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 lock_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.528%)  route 0.082ns (30.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  lock_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  lock_state_reg[1]/Q
                         net (fo=8, routed)           0.082     1.709    lock_state[1]
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  state_locked_i_1/O
                         net (fo=1, routed)           0.000     1.754    state_locked_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  state_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X44Y90         FDRE                                         r  state_locked_reg/C
                         clock pessimism             -0.502     1.499    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.091     1.590    state_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  i0/current_state1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    i0/current_state1_reg[28]_i_1_n_5
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.296ns (53.215%)  route 0.260ns (46.785%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.559     1.478    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  i0/current_state1_reg[24]/Q
                         net (fo=2, routed)           0.129     1.748    i0/current_state1_reg[24]
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.793 f  i0/current_state1[0]_i_9/O
                         net (fo=10, routed)          0.132     1.925    i0/current_state1[0]_i_9_n_0
    SLICE_X52Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.970 r  i0/current_state1[16]_i_2/O
                         net (fo=1, routed)           0.000     1.970    i0/current_state1[16]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.035 r  i0/current_state1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    i0/current_state1_reg[16]_i_1_n_6
    SLICE_X52Y98         FDRE                                         r  i0/current_state1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  i0/current_state1_reg[17]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.859    i0/current_state1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.301ns (53.537%)  route 0.261ns (46.463%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.559     1.478    i0/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  i0/current_state1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  i0/current_state1_reg[24]/Q
                         net (fo=2, routed)           0.129     1.748    i0/current_state1_reg[24]
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.793 f  i0/current_state1[0]_i_9/O
                         net (fo=10, routed)          0.133     1.926    i0/current_state1[0]_i_9_n_0
    SLICE_X52Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.971 r  i0/current_state1[16]_i_3/O
                         net (fo=1, routed)           0.000     1.971    i0/current_state1[16]_i_3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.041 r  i0/current_state1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    i0/current_state1_reg[16]_i_1_n_7
    SLICE_X52Y98         FDRE                                         r  i0/current_state1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  i0/current_state1_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.859    i0/current_state1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    i0/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  i0/current_state1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i0/current_state1_reg[22]/Q
                         net (fo=2, routed)           0.133     1.758    i0/current_state1_reg[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  i0/current_state1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    i0/current_state1_reg[28]_i_1_n_6
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.994    i0/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  i0/current_state1_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    i0/current_state1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y90    BTNC_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y86    BTNL_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y86    BTNR_state_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y86    active_seg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y86    active_seg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y86    active_seg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y90    config_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y88    data_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y87    data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    i0/current_state1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   i0/current_state1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   i0/current_state1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   i0/current_state1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   i0/current_state1_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   i0/current_state1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   i0/current_state1_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    i0/current_state1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   i0/current_state1_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    i0/current_state1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y88    data_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    data_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    data_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y89    data_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88    data_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88    data_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88    data_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88    data_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    data_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    data_reg[29]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.606ns (15.470%)  route 3.311ns (84.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.557     9.152    reset
    SLICE_X37Y86         FDCE                                         f  data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.514    14.937    clk_IBUF_BUFG
    SLICE_X37Y86         FDCE                                         r  data_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.607    14.553    data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.606ns (15.470%)  route 3.311ns (84.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.557     9.152    reset
    SLICE_X37Y86         FDCE                                         f  data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.514    14.937    clk_IBUF_BUFG
    SLICE_X37Y86         FDCE                                         r  data_reg[5]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.607    14.553    data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.606ns (16.078%)  route 3.163ns (83.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.409     9.004    reset
    SLICE_X37Y89         FDCE                                         f  data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.517    14.940    clk_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  data_reg[23]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X37Y89         FDCE (Recov_fdce_C_CLR)     -0.607    14.556    data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.606ns (16.645%)  route 3.035ns (83.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.281     8.876    reset
    SLICE_X39Y85         FDCE                                         f  data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    clk_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  data_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.607    14.552    data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.606ns (16.825%)  route 2.996ns (83.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.242     8.836    reset
    SLICE_X39Y86         FDCE                                         f  data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    clk_IBUF_BUFG
    SLICE_X39Y86         FDCE                                         r  data_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.607    14.552    data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.606ns (16.825%)  route 2.996ns (83.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.242     8.836    reset
    SLICE_X39Y86         FDCE                                         f  data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.513    14.936    clk_IBUF_BUFG
    SLICE_X39Y86         FDCE                                         r  data_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.607    14.552    data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.606ns (16.823%)  route 2.996ns (83.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.242     8.837    reset
    SLICE_X39Y88         FDCE                                         f  data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X39Y88         FDCE                                         r  data_reg[14]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X39Y88         FDCE (Recov_fdce_C_CLR)     -0.607    14.554    data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.606ns (16.823%)  route 2.996ns (83.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          2.242     8.837    reset
    SLICE_X38Y88         FDCE                                         f  data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X38Y88         FDCE                                         r  data_reg[18]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.521    14.640    data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.606ns (18.345%)  route 2.697ns (81.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          1.943     8.538    reset
    SLICE_X39Y87         FDCE                                         f  data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.514    14.937    clk_IBUF_BUFG
    SLICE_X39Y87         FDCE                                         r  data_reg[11]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X39Y87         FDCE (Recov_fdce_C_CLR)     -0.607    14.553    data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.606ns (18.345%)  route 2.697ns (81.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.754     6.445    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.595 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          1.943     8.538    reset
    SLICE_X39Y87         FDCE                                         f  data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.514    14.937    clk_IBUF_BUFG
    SLICE_X39Y87         FDCE                                         r  data_reg[9]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X39Y87         FDCE (Recov_fdce_C_CLR)     -0.607    14.553    data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 change_combination_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_combination_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.960%)  route 0.362ns (66.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  change_combination_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  change_combination_reg/Q
                         net (fo=33, routed)          0.185     1.811    change_combination
    SLICE_X44Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.856 f  change_combination_i_2/O
                         net (fo=1, routed)           0.177     2.033    change_combination_i_2_n_0
    SLICE_X44Y89         FDCE                                         f  change_combination_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  change_combination_reg/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    change_combination_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.187ns (26.173%)  route 0.527ns (73.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.261     2.200    reset
    SLICE_X41Y88         FDCE                                         f  data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X41Y88         FDCE                                         r  data_reg[30]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X41Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.187ns (26.015%)  route 0.532ns (73.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.266     2.204    reset
    SLICE_X40Y88         FDCE                                         f  data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X40Y88         FDCE                                         r  data_reg[24]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X40Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.187ns (26.015%)  route 0.532ns (73.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.266     2.204    reset
    SLICE_X40Y88         FDCE                                         f  data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X40Y88         FDCE                                         r  data_reg[25]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X40Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.187ns (26.015%)  route 0.532ns (73.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.266     2.204    reset
    SLICE_X40Y88         FDCE                                         f  data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X40Y88         FDCE                                         r  data_reg[26]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X40Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.187ns (26.015%)  route 0.532ns (73.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.266     2.204    reset
    SLICE_X40Y88         FDCE                                         f  data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X40Y88         FDCE                                         r  data_reg[27]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X40Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.187ns (24.946%)  route 0.563ns (75.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.296     2.235    reset
    SLICE_X38Y89         FDCE                                         f  data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X38Y89         FDCE                                         r  data_reg[29]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.129     1.394    data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.187ns (24.946%)  route 0.563ns (75.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.296     2.235    reset
    SLICE_X39Y89         FDCE                                         f  data_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X39Y89         FDCE                                         r  data_reg[28]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.187ns (24.946%)  route 0.563ns (75.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.296     2.235    reset
    SLICE_X39Y89         FDCE                                         f  data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X39Y89         FDCE                                         r  data_reg[31]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNL_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.187ns (21.988%)  route 0.663ns (78.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  rst_sig_reg/Q
                         net (fo=8, routed)           0.266     1.892    rst_sig_reg_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.938 f  active_seg[2]_i_3/O
                         net (fo=39, routed)          0.397     2.336    reset
    SLICE_X41Y86         FDCE                                         f  BTNL_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  BTNL_state_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.154     1.366    BTNL_state_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.969    





