0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/hdl/design_1.vhd,1509478472,vhdl,,,,design_1;design_1_microblaze_0_axi_periph_0;microblaze_0_local_memory_imp_1k0vqxk;s00_couplers_imp_1rzp34u,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/sim/design_1_CCD_controller_AXI_0_0.vhd,1509478473,vhdl,,,,design_1_ccd_controller_axi_0_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,1509478474,verilog,,,,design_1_clk_wiz_1_0,,,../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,1509478474,verilog,,,,design_1_clk_wiz_1_0_clk_wiz,,,../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1509478476,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1509478476,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1509478477,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1509478476,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1509478477,verilog,,,,design_1_lmb_bram_0,,,../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1509478473,vhdl,,,,design_1_mdm_1_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1509478473,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,1509478475,vhdl,,,,design_1_rst_clk_wiz_1_100m_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd,1509478473,vhdl,,,,ccd_controller_axi_v1_0,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd,1509478473,vhdl,,,,ccd_controller_axi_v1_0_s00_axi,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd,1509478473,vhdl,,,,ccd_clocks_generator,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.srcs/sim_1/new/tb.v,1509480386,verilog,,,,test,,,../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f,,,,,
C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1509478472,vhdl,,,,design_1_wrapper,,,,,,,,
