--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TEST_preroute.twx TEST_map.ncd -o TEST_preroute.twr
TEST.pcf -ucf C:/Users/toto/Downloads/PONG-master/PONG-master/pong_spartan6.ucf

Design file:              TEST_map.ncd
Physical constraint file: TEST.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1709 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.461ns.
--------------------------------------------------------------------------------

Paths for end point d2/m0/clk_1ms (SLICE_X35Y61.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_7 (FF)
  Destination:          d2/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_7 to d2/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.DQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_7
    SLICE_X35Y45.B1      net (fanout=2)     e  0.615   d2/m0/cnt<7>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X35Y61.CE      net (fanout=5)     e  0.739   d2/m0/n0000_inv
    SLICE_X35Y61.CLK     Tceck                 0.150   d2/m0/clk_1ms
                                                       d2/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.737ns logic, 1.689ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_5 (FF)
  Destination:          d2/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_5 to d2/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.BQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_5
    SLICE_X35Y45.B2      net (fanout=2)     e  0.611   d2/m0/cnt<5>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X35Y61.CE      net (fanout=5)     e  0.739   d2/m0/n0000_inv
    SLICE_X35Y61.CLK     Tceck                 0.150   d2/m0/clk_1ms
                                                       d2/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.737ns logic, 1.685ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_4 (FF)
  Destination:          d2/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_4 to d2/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.AQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_4
    SLICE_X35Y45.B3      net (fanout=2)     e  0.478   d2/m0/cnt<4>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X35Y61.CE      net (fanout=5)     e  0.739   d2/m0/n0000_inv
    SLICE_X35Y61.CLK     Tceck                 0.150   d2/m0/clk_1ms
                                                       d2/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.737ns logic, 1.552ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point d2/m0/cnt_12 (SLICE_X34Y46.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_7 (FF)
  Destination:          d2/m0/cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_7 to d2/m0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.DQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_7
    SLICE_X35Y45.B1      net (fanout=2)     e  0.615   d2/m0/cnt<7>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.960ns logic, 1.418ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_5 (FF)
  Destination:          d2/m0/cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_5 to d2/m0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.BQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_5
    SLICE_X35Y45.B2      net (fanout=2)     e  0.611   d2/m0/cnt<5>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.960ns logic, 1.414ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_4 (FF)
  Destination:          d2/m0/cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_4 to d2/m0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.AQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_4
    SLICE_X35Y45.B3      net (fanout=2)     e  0.478   d2/m0/cnt<4>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.960ns logic, 1.281ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point d2/m0/cnt_13 (SLICE_X34Y46.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_7 (FF)
  Destination:          d2/m0/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_7 to d2/m0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.DQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_7
    SLICE_X35Y45.B1      net (fanout=2)     e  0.615   d2/m0/cnt<7>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.960ns logic, 1.418ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_5 (FF)
  Destination:          d2/m0/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_5 to d2/m0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.BQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_5
    SLICE_X35Y45.B2      net (fanout=2)     e  0.611   d2/m0/cnt<5>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.960ns logic, 1.414ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d2/m0/cnt_4 (FF)
  Destination:          d2/m0/cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d2/m0/cnt_4 to d2/m0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.AQ      Tcko                  0.393   d2/m0/cnt<7>
                                                       d2/m0/cnt_4
    SLICE_X35Y45.B3      net (fanout=2)     e  0.478   d2/m0/cnt<4>
    SLICE_X35Y45.B       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv2
    SLICE_X35Y45.A6      net (fanout=1)     e  0.335   d2/m0/n0000_inv2
    SLICE_X35Y45.A       Tilo                  0.097   d2/m0/n0000_inv2
                                                       d2/m0/n0000_inv3
    SLICE_X34Y46.SR      net (fanout=5)     e  0.468   d2/m0/n0000_inv
    SLICE_X34Y46.CLK     Tsrck                 0.373   d2/m0/cnt<15>
                                                       d2/m0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.960ns logic, 1.281ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v1/clk0/clk_pixel (SLICE_X52Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v1/clk0/cnt (FF)
  Destination:          v1/clk0/clk_pixel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v1/clk0/cnt to v1/clk0/clk_pixel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y82.DQ      Tcko                  0.141   v1/clk0/cnt
                                                       v1/clk0/cnt
    SLICE_X52Y83.CE      net (fanout=2)     e  0.245   v1/clk0/cnt
    SLICE_X52Y83.CLK     Tckce       (-Th)    -0.039   v1/clk0/clk_pixel
                                                       v1/clk0/clk_pixel
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.180ns logic, 0.245ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point cc/temp (SLICE_X51Y90.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc/temp (FF)
  Destination:          cc/temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cc/temp to cc/temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AQ      Tcko                  0.141   cc/temp
                                                       cc/temp
    SLICE_X51Y90.A4      net (fanout=2)     e  0.418   cc/temp
    SLICE_X51Y90.CLK     Tah         (-Th)     0.046   cc/temp
                                                       cc/temp_INV_1_o1_INV_0
                                                       cc/temp
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.095ns logic, 0.418ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point v1/clk0/cnt (SLICE_X52Y82.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v1/clk0/cnt (FF)
  Destination:          v1/clk0/cnt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v1/clk0/cnt to v1/clk0/cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y82.DQ      Tcko                  0.141   v1/clk0/cnt
                                                       v1/clk0/cnt
    SLICE_X52Y82.D4      net (fanout=2)     e  0.426   v1/clk0/cnt
    SLICE_X52Y82.CLK     Tah         (-Th)     0.047   v1/clk0/cnt
                                                       v1/clk0/GND_6_o_INV_6_o1_INV_0
                                                       v1/clk0/cnt
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.094ns logic, 0.426ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: d2/m0/cnt<3>/CLK
  Logical resource: d2/m0/cnt_0/CK
  Location pin: SLICE_X34Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: d2/m0/cnt<3>/CLK
  Logical resource: d2/m0/cnt_0/CK
  Location pin: SLICE_X34Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.461|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1709 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   2.461ns{1}   (Maximum frequency: 406.339MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 14 23:09:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 725 MB



