$comment
	File created using the following command:
		vcd file Project2.msim.vcd -direction
$end
$date
	Sun Jun 05 20:05:49 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module project2_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " AINVERT $end
$var wire 1 # B $end
$var wire 1 $ BINVERT $end
$var wire 1 % CARRY_IN $end
$var wire 1 & CARRY_OUT $end
$var wire 1 ' OPERATION [1] $end
$var wire 1 ( OPERATION [0] $end
$var wire 1 ) RESULT $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_A $end
$var wire 1 4 ww_B $end
$var wire 1 5 ww_CARRY_IN $end
$var wire 1 6 ww_OPERATION [1] $end
$var wire 1 7 ww_OPERATION [0] $end
$var wire 1 8 ww_AINVERT $end
$var wire 1 9 ww_BINVERT $end
$var wire 1 : ww_CARRY_OUT $end
$var wire 1 ; ww_RESULT $end
$var wire 1 < \B~combout\ $end
$var wire 1 = \BINVERT~combout\ $end
$var wire 1 > \I1|INVERTER~0_combout\ $end
$var wire 1 ? \CARRY_IN~combout\ $end
$var wire 1 @ \A~combout\ $end
$var wire 1 A \AINVERT~combout\ $end
$var wire 1 B \I4|CARRY_OUT~0_combout\ $end
$var wire 1 C \I6|RESULT~0_combout\ $end
$var wire 1 D \I6|RESULT~1_combout\ $end
$var wire 1 E \I0|INVERTER~0_combout\ $end
$var wire 1 F \I6|RESULT~2_combout\ $end
$var wire 1 G \OPERATION~combout\ [1] $end
$var wire 1 H \OPERATION~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
05
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
0E
0F
1'
1(
16
17
1G
1H
$end
#20000
1#
14
1<
1>
1C
1F
1;
1)
#40000
0#
1!
04
13
1@
0<
0>
1B
1E
1:
0B
1&
0:
0&
#60000
1#
14
1<
1>
0C
1B
0F
0;
1:
0)
1&
#80000
