{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711182037228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711182037241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 09:20:37 2024 " "Processing started: Sat Mar 23 09:20:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711182037241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182037241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182037241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711182038401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711182038401 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_annick.sv(158) " "Verilog HDL warning at de0_annick.sv(158): extended using \"x\" or \"z\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711182051324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LC SERVO_LC de0_annick.sv(219) " "Verilog HDL Declaration information at de0_annick.sv(219): object \"servo_LC\" differs only in case from object \"SERVO_LC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711182051324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LP SERVO_LP de0_annick.sv(219) " "Verilog HDL Declaration information at de0_annick.sv(219): object \"servo_LP\" differs only in case from object \"SERVO_LP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711182051324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RC SERVO_RC de0_annick.sv(219) " "Verilog HDL Declaration information at de0_annick.sv(219): object \"servo_RC\" differs only in case from object \"SERVO_RC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711182051324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RP SERVO_RP de0_annick.sv(219) " "Verilog HDL Declaration information at de0_annick.sv(219): object \"servo_RP\" differs only in case from object \"SERVO_RP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711182051324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_annick.sv 1 1 " "Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_ANNICK " "Found entity 1: DE0_ANNICK" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711182051334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711182051334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1_5 de0_annick.sv(306) " "Verilog HDL Implicit Net warning at de0_annick.sv(306): created implicit net for \"clk_1_5\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711182051334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "micro_switch_5 de0_annick.sv(403) " "Verilog HDL Implicit Net warning at de0_annick.sv(403): created implicit net for \"micro_switch_5\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711182051334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_ANNICK " "Elaborating entity \"DE0_ANNICK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711182051334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 de0_annick.sv(303) " "Verilog HDL assignment warning at de0_annick.sv(303): truncated value with size 32 to match size of target (5)" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[30..25\] 0 de0_annick.sv(335) " "Net \"micro_switch_data\[30..25\]\" at de0_annick.sv(335) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 335 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[23..17\] 0 de0_annick.sv(335) " "Net \"micro_switch_data\[23..17\]\" at de0_annick.sv(335) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 335 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[15..9\] 0 de0_annick.sv(335) " "Net \"micro_switch_data\[15..9\]\" at de0_annick.sv(335) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 335 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "micro_switch_data\[7..1\] 0 de0_annick.sv(335) " "Net \"micro_switch_data\[7..1\]\" at de0_annick.sv(335) has no driver or initial value, using a default initial value '0'" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 335 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_annick.sv(74) " "Output port \"LED\" at de0_annick.sv(74) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_annick.sv(83) " "Output port \"DRAM_ADDR\" at de0_annick.sv(83) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_annick.sv(84) " "Output port \"DRAM_BA\" at de0_annick.sv(84) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0_annick.sv(90) " "Output port \"DRAM_DQM\" at de0_annick.sv(90) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_annick.sv(85) " "Output port \"DRAM_CAS_N\" at de0_annick.sv(85) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_annick.sv(86) " "Output port \"DRAM_CKE\" at de0_annick.sv(86) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_annick.sv(87) " "Output port \"DRAM_CLK\" at de0_annick.sv(87) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_annick.sv(88) " "Output port \"DRAM_CS_N\" at de0_annick.sv(88) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_annick.sv(91) " "Output port \"DRAM_RAS_N\" at de0_annick.sv(91) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_annick.sv(92) " "Output port \"DRAM_WE_N\" at de0_annick.sv(92) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO de0_annick.sv(95) " "Output port \"EPCS_ASDO\" at de0_annick.sv(95) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK de0_annick.sv(97) " "Output port \"EPCS_DCLK\" at de0_annick.sv(97) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO de0_annick.sv(98) " "Output port \"EPCS_NCSO\" at de0_annick.sv(98) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_annick.sv(101) " "Output port \"I2C_SCLK\" at de0_annick.sv(101) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711182051376 "|DE0_ANNICK"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.sv 1 1 " "Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711182051416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711182051416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "de0_annick.sv" "spi_slave_inst" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711182051416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "odometer.sv 1 1 " "Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711182051467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711182051467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odoL " "Elaborating entity \"odometer\" for hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "odometer.sv(19) " "Verilog HDL Conditional Statement error at odometer.sv(19): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 19 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "odometer.sv(24) " "Verilog HDL Conditional Statement error at odometer.sv(24): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 24 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "odometer.sv(29) " "Verilog HDL Conditional Statement error at odometer.sv(29): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 29 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "odometer.sv(34) " "Verilog HDL Conditional Statement error at odometer.sv(34): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 34 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[31\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[31\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "odometer.sv(11) " "Constant driver at odometer.sv(11)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 11 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[30\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[30\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[29\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[29\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[28\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[28\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[27\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[27\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[26\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[26\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[25\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[25\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[24\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[24\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[23\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[23\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[22\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[22\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[21\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[21\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[20\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[20\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[19\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[19\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[18\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[18\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[17\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[17\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[16\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[16\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[15\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[15\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_odo_A_pos\[14\] odometer.sv(20) " "Can't resolve multiple constant drivers for net \"count_odo_A_pos\[14\]\" at odometer.sv(20)" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "odometer:odoL " "Can't elaborate user hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 207 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711182051476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711182051597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 23 09:20:51 2024 " "Processing ended: Sat Mar 23 09:20:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711182051597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711182051597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711182051597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711182051597 ""}
