// SPDX-License-Identifier: GPL-2.0-only
/dts-v1/;
/* Copyright (c) 2017, The Linux Foundation. All rights reserved.
 */
#include "ipq8074.dtsi"

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. IPQ8074-HK01";
	compatible = "qcom,ipq8074-hk01", "qcom,ipq8074";
	interrupt-parent = <&intc>;

	aliases {
		serial0 = &blsp1_uart5;
		serial1 = &blsp1_uart3;
		label-mac-device = &dp1;
		ethernet0 = &dp1;
		ethernet1 = &dp2;
		ethernet2 = &dp3;
		ethernet3 = &dp4;
		ethernet4 = &dp5;
		ethernet5 = &dp6;
	};

	chosen {
		stdout-path = "serial0";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x20000000>;
	};
};

&tlmm {
	pinctrl-0 = <&btcoex_pins>;
	pinctrl-names = "default";

	btcoex_pins: btcoex_pins {
		mux_0 {
			pins = "gpio64";
			function = "pta1_1";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_1 {
			pins = "gpio65";
			function = "pta1_2";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_2 {
			pins = "gpio66";
			function = "pta1_0";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_3 {
			pins = "gpio54";
			function = "pta2_0";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_4 {
			pins = "gpio55";
			function = "pta2_1";
			drive-strength = <6>;
			bias-pull-down;
		};
		mux_5 {
			pins = "gpio56";
			function = "pta2_2";
			drive-strength = <6>;
			bias-pull-down;
		};
	};

	mdio_pins: mdio-pins {
		mdc {
			pins = "gpio68";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio {
			pins = "gpio69";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	qpic_pins {
		data_0 {
			pins = "gpio15";
			function = "qpic_pad0";
			drive-strength = <8>;
			bias-disable;
		};
		data_1 {
			pins = "gpio12";
			function = "qpic_pad1";
			drive-strength = <8>;
			bias-disable;
		};
		data_2 {
			pins = "gpio13";
			function = "qpic_pad2";
			drive-strength = <8>;
			bias-disable;
		};
		data_3 {
			pins = "gpio14";
			function = "qpic_pad3";
			drive-strength = <8>;
			bias-disable;
		};
		data_4 {
			pins = "gpio5";
			function = "qpic_pad4";
			drive-strength = <8>;
			bias-disable;
		};
		data_5 {
			pins = "gpio6";
			function = "qpic_pad5";
			drive-strength = <8>;
			bias-disable;
		};
		data_6 {
			pins = "gpio7";
			function = "qpic_pad6";
			drive-strength = <8>;
			bias-disable;
		};
		data_7 {
			pins = "gpio8";
			function = "qpic_pad7";
			drive-strength = <8>;
			bias-disable;
		};
		data_8 {
			pins = "gpio16";
			function = "qpic_pad8";
			drive-strength = <8>;
			bias-disable;
		};
		qpic_pad {
			pins = "gpio0", "gpio1", "gpio2", "gpio3", "gpio4",
			       "gpio9", "gpio10", "gpio11", "gpio17";
			function = "qpic_pad";
			drive-strength = <8>;
			bias-disable;
		};
	};

		ledc_pins: ledc_pinmux {
		led_clk {
			pins = "gpio18";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		led_data {
			pins = "gpio19";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		led_clr {
			pins = "gpio20";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
		gpio_usb1_enable{
			pins = "gpio30";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		gpio_usb2_enable{
			pins = "gpio31";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};
	
	button_pins: button_pins {
		wps_button {
			pins = "gpio57";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	uniphy_pins: uniphy_pinmux {
		mux {
			pins = "gpio60";
			function = "rx2";
			bias-disable;
		};
		sfp_tx {
			pins = "gpio59";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
			output-low;
		};
	};
	
	pwm_pins: pwm_pinmux {
		mux_1 {
			pins = "gpio25";
			function = "pwm02";
			drive-strength = <8>;
		};
	};
};

&soc {
	dp1: dp1 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <1>;
		reg = <0x3a001000 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <0>;
		phy-mode = "sgmii";
	};

	dp2: dp2 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <2>;
		reg = <0x3a001200 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <1>;
		phy-mode = "sgmii";
	};
	dp3: dp3 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <3>;
		reg = <0x3a001400 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <2>;
		phy-mode = "sgmii";
	};
	dp4: dp4 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <4>;
		reg = <0x3a001600 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <3>;
		phy-mode = "sgmii";
	};
	dp5: dp5 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <5>;
		reg = <0x3a001800 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <4>;
		phy-mode = "sgmii";
	};
	dp6: dp6 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <6>;
		reg = <0x3a007000 0x3fff>;
		qcom,mactype = <1>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <7>;
		phy-mode = "sgmii";
	};
	ess-switch@3a000000 {
		status = "okay";
		compatible = "qcom,ess-switch-ipq807x";
		reg = <0x3a000000 0x1000000>;
		switch_access_mode = "local bus";
		pinctrl-0 = <&uniphy_pins>;
		pinctrl-names = "default";
		
		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
		switch_lan_bmp = <0x3e>; /* lan port bitmap */
		switch_wan_bmp = <0x40>; /* wan port bitmap */
		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
		switch_mac_mode2 = <0xd>; /* mac mode for uniphy instance2*/
		bm_tick_mode = <0>; /* bm tick mode */
		tm_tick_mode = <0>; /* tm tick mode */

		clocks = <&gcc GCC_CMN_12GPLL_AHB_CLK>,
			<&gcc GCC_CMN_12GPLL_SYS_CLK>,
			<&gcc GCC_UNIPHY0_AHB_CLK>,
			<&gcc GCC_UNIPHY0_SYS_CLK>,
			<&gcc GCC_UNIPHY1_AHB_CLK>,
			<&gcc GCC_UNIPHY1_SYS_CLK>,
			<&gcc GCC_UNIPHY2_AHB_CLK>,
			<&gcc GCC_UNIPHY2_SYS_CLK>,
			<&gcc GCC_PORT1_MAC_CLK>,
			<&gcc GCC_PORT2_MAC_CLK>,
			<&gcc GCC_PORT3_MAC_CLK>,
			<&gcc GCC_PORT4_MAC_CLK>,
			<&gcc GCC_PORT5_MAC_CLK>,
			<&gcc GCC_PORT6_MAC_CLK>,
			<&gcc GCC_NSS_PPE_CLK>,
			<&gcc GCC_NSS_PPE_CFG_CLK>,
			<&gcc GCC_NSSNOC_PPE_CLK>,
			<&gcc GCC_NSSNOC_PPE_CFG_CLK>,
			<&gcc GCC_NSS_EDMA_CLK>,
			<&gcc GCC_NSS_EDMA_CFG_CLK>,
			<&gcc GCC_NSS_PPE_IPE_CLK>,
			<&gcc GCC_NSS_PPE_BTQ_CLK>,
			<&gcc GCC_MDIO_AHB_CLK>,
			<&gcc GCC_NSS_NOC_CLK>,
			<&gcc GCC_NSSNOC_SNOC_CLK>,
			<&gcc GCC_MEM_NOC_NSS_AXI_CLK>,
			<&gcc GCC_NSS_CRYPTO_CLK>,
			<&gcc GCC_NSS_IMEM_CLK>,
			<&gcc GCC_NSS_PTP_REF_CLK>,
			<&gcc GCC_NSS_PORT1_RX_CLK>,
			<&gcc GCC_NSS_PORT1_TX_CLK>,
			<&gcc GCC_NSS_PORT2_RX_CLK>,
			<&gcc GCC_NSS_PORT2_TX_CLK>,
			<&gcc GCC_NSS_PORT3_RX_CLK>,
			<&gcc GCC_NSS_PORT3_TX_CLK>,
			<&gcc GCC_NSS_PORT4_RX_CLK>,
			<&gcc GCC_NSS_PORT4_TX_CLK>,
			<&gcc GCC_NSS_PORT5_RX_CLK>,
			<&gcc GCC_NSS_PORT5_TX_CLK>,
			<&gcc GCC_NSS_PORT6_RX_CLK>,
			<&gcc GCC_NSS_PORT6_TX_CLK>,
			<&gcc GCC_UNIPHY0_PORT1_RX_CLK>,
			<&gcc GCC_UNIPHY0_PORT1_TX_CLK>,
			<&gcc GCC_UNIPHY0_PORT2_RX_CLK>,
			<&gcc GCC_UNIPHY0_PORT2_TX_CLK>,
			<&gcc GCC_UNIPHY0_PORT3_RX_CLK>,
			<&gcc GCC_UNIPHY0_PORT3_TX_CLK>,
			<&gcc GCC_UNIPHY0_PORT4_RX_CLK>,
			<&gcc GCC_UNIPHY0_PORT4_TX_CLK>,
			<&gcc GCC_UNIPHY0_PORT5_RX_CLK>,
			<&gcc GCC_UNIPHY0_PORT5_TX_CLK>,
			<&gcc GCC_UNIPHY1_PORT5_RX_CLK>,
			<&gcc GCC_UNIPHY1_PORT5_TX_CLK>,
			<&gcc GCC_UNIPHY2_PORT6_RX_CLK>,
			<&gcc GCC_UNIPHY2_PORT6_TX_CLK>,
			<&gcc NSS_PORT5_RX_CLK_SRC>,
			<&gcc NSS_PORT5_TX_CLK_SRC>;
   		clock-names = "cmn_ahb_clk", "cmn_sys_clk",
		   "uniphy0_ahb_clk", "uniphy0_sys_clk",
		   "uniphy1_ahb_clk", "uniphy1_sys_clk",
		   "uniphy2_ahb_clk", "uniphy2_sys_clk",
		   "port1_mac_clk", "port2_mac_clk",
		   "port3_mac_clk", "port4_mac_clk",
		   "port5_mac_clk", "port6_mac_clk",
		   "nss_ppe_clk", "nss_ppe_cfg_clk",
		   "nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
		   "nss_edma_clk", "nss_edma_cfg_clk",
		   "nss_ppe_ipe_clk", "nss_ppe_btq_clk",
		   "gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
		   "gcc_nssnoc_snoc_clk",
		   "gcc_mem_noc_nss_axi_clk",
		   "gcc_nss_crypto_clk",
		   "gcc_nss_imem_clk",
		   "gcc_nss_ptp_ref_clk",
		   "nss_port1_rx_clk", "nss_port1_tx_clk",
		   "nss_port2_rx_clk", "nss_port2_tx_clk",
		   "nss_port3_rx_clk", "nss_port3_tx_clk",
		   "nss_port4_rx_clk", "nss_port4_tx_clk",
		   "nss_port5_rx_clk", "nss_port5_tx_clk",
		   "nss_port6_rx_clk", "nss_port6_tx_clk",
		   "uniphy0_port1_rx_clk",
		   "uniphy0_port1_tx_clk",
		   "uniphy0_port2_rx_clk",
		   "uniphy0_port2_tx_clk",
		   "uniphy0_port3_rx_clk",
		   "uniphy0_port3_tx_clk",
		   "uniphy0_port4_rx_clk",
		   "uniphy0_port4_tx_clk",
		   "uniphy0_port5_rx_clk",
		   "uniphy0_port5_tx_clk",
		   "uniphy1_port5_rx_clk",
		   "uniphy1_port5_tx_clk",
		   "uniphy2_port6_rx_clk",
		   "uniphy2_port6_tx_clk",
		   "nss_port5_rx_clk_src",
		   "nss_port5_tx_clk_src";

   		resets = <&gcc GCC_PPE_FULL_RESET>,
			<&gcc GCC_UNIPHY0_SOFT_RESET>,
			<&gcc GCC_UNIPHY0_XPCS_RESET>,
			<&gcc GCC_UNIPHY1_SOFT_RESET>,
			<&gcc GCC_UNIPHY1_XPCS_RESET>,
			<&gcc GCC_UNIPHY2_SOFT_RESET>,
			<&gcc GCC_UNIPHY2_XPCS_RESET>,
			<&gcc GCC_NSSPORT1_RESET>,
			<&gcc GCC_NSSPORT2_RESET>,
			<&gcc GCC_NSSPORT3_RESET>,
			<&gcc GCC_NSSPORT4_RESET>,
			<&gcc GCC_NSSPORT5_RESET>,
			<&gcc GCC_NSSPORT6_RESET>;
   		reset-names = "ppe_rst", "uniphy0_soft_rst",
		   "uniphy0_xpcs_rst", "uniphy1_soft_rst",
		   "uniphy1_xpcs_rst", "uniphy2_soft_rst",
		   "uniphy2_xpcs_rst", "nss_port1_rst",
		   "nss_port2_rst", "nss_port3_rst",
		   "nss_port4_rst", "nss_port5_rst",
		   "nss_port6_rst";

		mdio-bus = <&mdio>;
		port_scheduler_resource {
			port@0 {
				port_id = <0>;
				ucast_queue = <0 143>;
				mcast_queue = <256 271>;
				l0sp = <0 35>;
				l0cdrr = <0 47>;
				l0edrr = <0 47>;
				l1cdrr = <0 7>;
				l1edrr = <0 7>;
			};
			port@1 {
				port_id = <1>;
				ucast_queue = <144 159>;
				mcast_queue = <272 275>;
				l0sp = <36 39>;
				l0cdrr = <48 63>;
				l0edrr = <48 63>;
				l1cdrr = <8 11>;
				l1edrr = <8 11>;
			};
			port@2 {
				port_id = <2>;
				ucast_queue = <160 175>;
				mcast_queue = <276 279>;
				l0sp = <40 43>;
				l0cdrr = <64 79>;
				l0edrr = <64 79>;
				l1cdrr = <12 15>;
				l1edrr = <12 15>;
			};
			port@3 {
				port_id = <3>;
				ucast_queue = <176 191>;
				mcast_queue = <280 283>;
				l0sp = <44 47>;
				l0cdrr = <80 95>;
				l0edrr = <80 95>;
				l1cdrr = <16 19>;
				l1edrr = <16 19>;
			};
			port@4 {
				port_id = <4>;
				ucast_queue = <192 207>;
				mcast_queue = <284 287>;
				l0sp = <48 51>;
				l0cdrr = <96 111>;
				l0edrr = <96 111>;
				l1cdrr = <20 23>;
				l1edrr = <20 23>;
			};
			port@5 {
				port_id = <5>;
				ucast_queue = <208 223>;
				mcast_queue = <288 291>;
				l0sp = <52 55>;
				l0cdrr = <112 127>;
				l0edrr = <112 127>;
				l1cdrr = <24 27>;
				l1edrr = <24 27>;
			};
			port@6 {
				port_id = <6>;
				ucast_queue = <224 239>;
				mcast_queue = <292 295>;
				l0sp = <56 59>;
				l0cdrr = <128 143>;
				l0edrr = <128 143>;
				l1cdrr = <28 31>;
				l1edrr = <28 31>;
			};
			port@7 {
				port_id = <7>;
				ucast_queue = <240 255>;
				mcast_queue = <296 299>;
				l0sp = <60 63>;
				l0cdrr = <144 159>;
				l0edrr = <144 159>;
				l1cdrr = <32 35>;
				l1edrr = <32 35>;
			};
		};
		
		port_scheduler_config {
			port@0 {
				port_id = <0>;
				l1scheduler {
					group@0 {
						sp = <0 1>; /*L0 SPs*/
						/*cpri cdrr epri edrr*/
						cfg = <0 0 0 0>;
					};
				};
				l0scheduler {
					group@0 {
						/*unicast queues*/
						ucast_queue = <0 4 8>;
						/*multicast queues*/
						mcast_queue = <256 260>;
						/*sp cpri cdrr epri edrr*/
						cfg = <0 0 0 0 0>;
					};
					group@1 {
						ucast_queue = <1 5 9>;
						mcast_queue = <257 261>;
						cfg = <0 1 1 1 1>;
					};
					group@2 {
						ucast_queue = <2 6 10>;
						mcast_queue = <258 262>;
						cfg = <0 2 2 2 2>;
					};
					group@3 {
						ucast_queue = <3 7 11>;
						mcast_queue = <259 263>;
						cfg = <0 3 3 3 3>;
					};
				};
			};
			port@1 {
				port_id = <1>;
				l1scheduler {
					group@0 {
						sp = <36>;
						cfg = <0 8 0 8>;
					};
					group@1 {
						sp = <37>;
						cfg = <1 9 1 9>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <144>;
						ucast_loop_pri = <16>;
						mcast_queue = <272>;
						mcast_loop_pri = <4>;
						cfg = <36 0 48 0 48>;
					};
				};
			};
			port@2 {
				port_id = <2>;
				l1scheduler {
					group@0 {
						sp = <40>;
						cfg = <0 12 0 12>;
					};
					group@1 {
						sp = <41>;
						cfg = <1 13 1 13>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <160>;
						ucast_loop_pri = <16>;
						mcast_queue = <276>;
						mcast_loop_pri = <4>;
						cfg = <40 0 64 0 64>;
					};
				};
			};
			port@3 {
				port_id = <3>;
				l1scheduler {
					group@0 {
						sp = <44>;
						cfg = <0 16 0 16>;
					};
					group@1 {
						sp = <45>;
						cfg = <1 17 1 17>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <176>;
						ucast_loop_pri = <16>;
						mcast_queue = <280>;
						mcast_loop_pri = <4>;
						cfg = <44 0 80 0 80>;
					};
				};
			};
			port@4 {
				port_id = <4>;
				l1scheduler {
					group@0 {
						sp = <48>;
						cfg = <0 20 0 20>;
					};
					group@1 {
						sp = <49>;
						cfg = <1 21 1 21>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <192>;
						ucast_loop_pri = <16>;
						mcast_queue = <284>;
						mcast_loop_pri = <4>;
						cfg = <48 0 96 0 96>;
					};
				};
			};
			port@5 {
				port_id = <5>;
				l1scheduler {
					group@0 {
						sp = <52>;
						cfg = <0 24 0 24>;
					};
					group@1 {
						sp = <53>;
						cfg = <1 25 1 25>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <208>;
						ucast_loop_pri = <16>;
						mcast_queue = <288>;
						mcast_loop_pri = <4>;
						cfg = <52 0 112 0 112>;
					};
				};
			};
			port@6 {
				port_id = <6>;
				l1scheduler {
					group@0 {
						sp = <56>;
						cfg = <0 28 0 28>;
					};
					group@1 {
						sp = <57>;
						cfg = <1 29 1 29>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <224>;
						ucast_loop_pri = <16>;
						mcast_queue = <292>;
						mcast_loop_pri = <4>;
						cfg = <56 0 128 0 128>;
					};
				};
			};
			port@7 {
				port_id = <7>;
				l1scheduler {
					group@0 {
						sp = <60>;
						cfg = <0 32 0 32>;
					};
					group@1 {
						sp = <61>;
						cfg = <1 33 1 33>;
					};
				};
				l0scheduler {
					group@0 {
						ucast_queue = <240>;
						ucast_loop_pri = <16>;
						mcast_queue = <296>;
						cfg = <60 0 144 0 144>;
					};
				};
			};
		};		
	};	

	ess-uniphy@7a00000 {
		compatible = "qcom,ess-uniphy";
		reg = <0x7a00000 0x30000>;
		uniphy_access_mode = "local bus";
	};
	blsp1_spi2: spi@78b8000 {
		compatible = "qcom,spi-qup-v2.2.1";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x78b8000 0x600>;
		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
		spi-max-frequency = <50000000>;
		clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
			<&gcc GCC_BLSP1_AHB_CLK>;
		clock-names = "core", "iface";
		dmas = <&blsp_dma 18>, <&blsp_dma 19>;
		dma-names = "tx", "rx";	
		status = "okay";
	};
	pcie_qmp2: phy@86000 {
		compatible = "qcom,ipq8074-qmp-pcie-phy";
		reg = <0x86000 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;		

		clocks = <&gcc GCC_PCIE0_AUX_CLK>,
			<&gcc GCC_PCIE0_AHB_CLK>;
		clock-names = "aux", "cfg_ahb";
		resets = <&gcc GCC_PCIE0_PHY_BCR>,
			<&gcc GCC_PCIE0PHY_PHY_BCR>;
		reset-names = "phy",
				  "common";
		status = "disabled";

		pcie_phy2: phy@86200 {
			reg = <0x86200 0x16c>,
				  <0x86400 0x200>,
				  <0x86800 0x4f4>;
			#phy-cells = <0>;
			#clock-cells = <0>;
			clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
			clock-names = "pipe0";
			clock-output-names = "pcie_0_pipe_clk";
			clock-output-rate = <250000000>;
			
		};
	};
	wifi@c0000000 {	
		compatible = "qcom,ipq8074-wifi";
		reg = <0xc000000 0x2000000>;	
		qcom,hw-mode-id = <1>;
		qcom,tgt-mem-mode = <1>;
		qcom,bdf-addr = <0x4B0C0000 0x4B0C0000 0x4B0C0000>;
		qcom,caldb-addr = <0x4BA00000 0x4BA00000 0x0>;
		interrupts = <0 320 1>, /* o_wcss_apps_intr[0] =  */
			<0 319 1>,
			<0 318 1>,
			<0 317 1>,
			<0 316 1>,
			<0 315 1>,
			<0 314 1>,
			<0 311 1>,
			<0 310 1>,
			<0 411 1>,
			<0 410 1>,
			<0 40 1>,
			<0 39 1>,
			<0 302 1>,
			<0 301 1>,
			<0 37 1>,
			<0 36 1>,
			<0 296 1>,
			<0 295 1>,
			<0 294 1>,
			<0 293 1>,
			<0 292 1>,
			<0 291 1>,
			<0 290 1>,
			<0 289 1>,
			<0 288 1>, /* o_wcss_apps_intr[25] */
	
			<0 239 1>,
			<0 236 1>,
			<0 235 1>,
			<0 234 1>,
			<0 233 1>,
			<0 232 1>,
			<0 231 1>,
			<0 230 1>,
			<0 229 1>,
			<0 228 1>,
			<0 224 1>,
			<0 223 1>,
	
			<0 203 1>,
	
			<0 183 1>,
			<0 180 1>,
			<0 179 1>,
			<0 178 1>,
			<0 177 1>,
			<0 176 1>,
	
			<0 163 1>,
			<0 162 1>,
			<0 160 1>,
			<0 159 1>,
			<0 158 1>,
			<0 157 1>,
			<0 156 1>; /* o_wcss_apps_intr[51] */
	
		interrupt-names = "misc-pulse1",
			"misc-latch",
			"sw-exception",
			"watchdog",
			"ce0",
			"ce1",
			"ce2",
			"ce3",
			"ce4",
			"ce5",
			"ce6",
			"ce7",
			"ce8",
			"ce9",
			"ce10",
			"ce11",
			"host2wbm-desc-feed",
			"host2reo-re-injection",
			"host2reo-command",
			"host2rxdma-monitor-ring3",
			"host2rxdma-monitor-ring2",
			"host2rxdma-monitor-ring1",
			"reo2ost-exception",
			"wbm2host-rx-release",
			"reo2host-status",
			"reo2host-destination-ring4",
			"reo2host-destination-ring3",
			"reo2host-destination-ring2",
			"reo2host-destination-ring1",
			"rxdma2host-monitor-destination-mac3",
			"rxdma2host-monitor-destination-mac2",
			"rxdma2host-monitor-destination-mac1",
			"ppdu-end-interrupts-mac3",
			"ppdu-end-interrupts-mac2",
			"ppdu-end-interrupts-mac1",
			"rxdma2host-monitor-status-ring-mac3",
			"rxdma2host-monitor-status-ring-mac2",
			"rxdma2host-monitor-status-ring-mac1",
			"host2rxdma-host-buf-ring-mac3",
			"host2rxdma-host-buf-ring-mac2",
			"host2rxdma-host-buf-ring-mac1",
			"rxdma2host-destination-ring-mac3",
			"rxdma2host-destination-ring-mac2",
			"rxdma2host-destination-ring-mac1",
			"host2tcl-input-ring4",
			"host2tcl-input-ring3",
			"host2tcl-input-ring2",
			"host2tcl-input-ring1",
			"wbm2host-tx-completions-ring3",
			"wbm2host-tx-completions-ring2",
			"wbm2host-tx-completions-ring1",
			"tcl2host-status-ring";
		status = "okay";	
	};

	wifi2: wifi2@f00000 {
		compatible  = "qcom,cnss-qca6290";
		status = "okay";
	};
};
&blsp1_i2c2 {
	status = "okay";
	};
&blsp1_i2c3 {
	status = "okay";
	};
&blsp1_spi1 {
	status = "okay";
	m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;
		};
	};

&mdio {
	status = "okay";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	
	phy0: ethernet-phy@0 {
		reg = <0>;
	};
	phy1: ethernet-phy@1 {
		reg = <1>;
	};
	phy2: ethernet-phy@2 {
		reg = <2>;
	};
	phy3: ethernet-phy@3 {
		reg = <3>;
	};
	phy4: ethernet-phy@4 {
		reg = <4>;
	};
	phy5: ethernet-phy@5 {
		compatible ="ethernet-phy-ieee802.3-c45";
		reg = <7>;
	};
	
	};

&blsp1_uart3 {
	status = "okay";
	};
&blsp1_uart5 {
	status = "okay";
	};

&pcie_qmp0 { 
	//84000
	status = "okay";	
	};
&pcie_phy0 {
	//84200
	status = "okay";
	};	
&pcie0 {
	//phy0 and phy2
	status = "okay";
	phys = <&pcie_phy0>, <&pcie_phy2>;
	phy-names = "pciephy", "pciephy";	
	};
&pcie_qmp1 {
	//8e000
	status = "okay";
	};
&pcie_phy1 {
	//8e200
	status = "okay";
	};
&pcie1 {
	//phy1
	status = "okay";		
	};
&qpic_bam {
	status = "okay";
	};
&qpic_nand {
	status = "okay";
	nand@0 {
		reg = <0>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
		};
	};
&sdhc_1 {
	status = "okay";
	};
&qusb_phy_0 {
	status = "okay";
	};
&qusb_phy_1 {
	status = "okay";
	};
&ssphy_0 {
	status = "okay";
	};
&ssphy_1 {
	status = "okay";
	};
&usb_0 {
	status = "okay";
	};
&usb_1 {
	status = "okay";
	};
&cryptobam {
	status = "okay";
	};
&crypto {
	status = "okay";
	};
&prng {
	status = "okay";
	};
