Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 22 13:55:16 2022
| Host         : Yun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu3_control_sets_placed.rpt
| Design       : alu3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              70 |           29 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+---------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+---------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                   |                     |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/button_r1_reg_0[0] | status[2]_i_3_n_0   |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/status_reg[1]_0[0] | status[2]_i_3_n_0   |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG | IP/jitter_clr/sel                 | IP/jitter_clr/clear |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/E[0]               | status[2]_i_3_n_0   |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/status_reg[1][0]   | status[2]_i_3_n_0   |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/status_reg[1][1]   | status[2]_i_3_n_0   |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG | IP/signal_edge/E[1]               | status[2]_i_3_n_0   |                7 |             16 |
+----------------------+-----------------------------------+---------------------+------------------+----------------+


