[
  {
    "sample_id": 0,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects \u2192 localized contamination\n- Fixed relative to chuck (not notch) \u2192 post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position \u2192 not wafer-carried\n- Post-alignment \u2192 chuck coordinate system\n- 3 o'clock specific \u2192 localized chuck defect\n- All wafers same location \u2192 persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Fixed position = Chuck\n- Contamination = Edge\n- Post-alignment = Deposition\n\n**Evidence**:\n- Fixed position = Chuck\n- Contamination = Edge\n- Deposition = Post-alignment\n\n## Corrective Actions\n\n1. **Clean**: Chuck edge\n2. **Verify**: No contamination\n3. **Validate**: No defects\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "rouge1": 0.47191011235955055,
    "rouge2": 0.23863636363636365,
    "rougeL": 0.3820224719101124,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 12.0,
    "yield_pred": 12.0,
    "yield_match": true,
    "structure_score": 0.7142857142857143,
    "latency_ms": 2689.53013420105,
    "error": null
  },
  {
    "sample_id": 1,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle alignment issue\n- Edge die only = probe card edge\n- Edge profile = needle path\n- Dragging = needle not lifting cleanly\n\n**Correlation Reasoning**:\n- Edge die pattern = edge needles\n- Profile match = needle geometry\n- Dragging = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card edge needles on PROBE-TEL-04\n2. **Realign**: Needles for proper lift\n3. **Replace**: If needles bent\n4. **Validate**: No edge die scratches\n\n## Prevention Measures\n\n- Monitor probe card needle condition\n- Track edge die defects\n- Schedule probe card maintenance\n\n**Severity**: Major\n**Yield Impact**: Edge die only",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle dragging\n- Only edge die affected\n- Probe card dragging edge die\n- Probe card not properly aligned\n- Edge die damaged during test\n\n**Evidence**:\n- Only edge die affected\n- Probe card dragging\n- Edge die damaged\n- Probe card not aligned\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PROBE-TEL-04\n2. **Probe card inspection**: Check edge needle position\n3. **Replace probe card**: If damaged\n4. **Verify alignment**: Check probe card alignment\n5. **Test edge die**: Verify edge die is intact\n\n## Prevention Measures\n\n- Add probe card inspection to weekly\n- Track probe card condition\n- Include probe card in inspection list\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.5786802030456852,
    "rouge2": 0.2871794871794872,
    "rougeL": 0.4467005076142132,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": null,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 4015.047073364258,
    "error": null
  },
  {
    "sample_id": 2,
    "defect_type": "near_full",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: FDC temperature drift causing O2 flow variability\n- Temperature stable at 1050\u00b0C but spacing 4mm\n- O2 flow rate varies with temperature\n- Film thickness variation from temperature\n\n**Contributing Factors**:\n- FDC temperature monitoring not synchronized\n- Temperature drift causing O2 flow variability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down FDC\n2. **Temperature verification**: Check temperature at 1050\u00b0C\n3. **Temperature compensation**: Add temperature compensation to FDC\n4. **O2 flow verification**: Verify flow rate at 1050\u00b0C\n5. **Validation**: Run wafer with 1000nm film thickness\n\n## Prevention Measures\n\n- Add temperature monitoring to FDC\n- Implement temperature compensation for FDC\n- Add O2 flow rate to FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 100% yield loss",
    "rouge1": 0.275,
    "rouge2": 0.06289308176100629,
    "rougeL": 0.19375,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 100.0,
    "yield_pred": 100.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4530.904531478882,
    "error": null
  },
  {
    "sample_id": 3,
    "defect_type": "near_full",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling system failure - complete defocus\n- Electrical shorts = pattern transfer failure\n- All wafers = systematic focus loss\n- Leveling failure = height measurement error\n\n**Timeline Analysis**:\n- Leveling system failed\n- All exposures grossly defocused\n- Pattern not resolved\n- Shorts from merged features\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-04\n2. **Quarantine**: All exposed wafers\n3. **Diagnose**: Leveling system failure\n4. **Repair**: Height sensor system\n5. **Validate**: Focus calibration and test exposure\n\n## Investigation Steps\n\n1. Review leveling sensor data\n2. Check focus monitor data\n3. Identify sensor failure mode\n4. Verify no stage mechanical issue\n\n## Prevention Measures\n\n- Focus/leveling pre-lot verification\n- Auto-stop on focus deviation\n- Leveling system health monitoring\n- Regular focus calibration\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling system failure\n- Massive electrical shorts = stage leveling failure\n- Complete focus loss = stage leveling system failure\n- >85% defect coverage = stage leveling system failure\n- Stage leveling system failure = cause\n\n**Timeline Analysis**:\n- Stage leveling system failure = immediate\n- Complete focus loss = system failure\n- Massive electrical shorts = stage leveling failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-04\n2. **Replace**: Stage leveling system\n3. **Verify**: Focus loss <5%\n4. **Validate**: No electrical shorts\n\n## Prevention Measures\n\n- Replace stage leveling system after failure\n- Monitor focus loss trends\n- Track stage leveling system failure trends\n\n**Severity**: Critical\n**Yield Impact**: 85%",
    "rouge1": 0.5363636363636363,
    "rouge2": 0.2844036697247707,
    "rougeL": 0.4272727272727273,
    "severity_gt": "critical",
    "severity_pred": "critical",
    "severity_match": true,
    "yield_gt": null,
    "yield_pred": 85.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 3977.187156677246,
    "error": null
  },
  {
    "sample_id": 4,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion focusing plasma at mid-radius\n- Eroded edge ring geometry changed\n- Plasma focusing at 60-90mm ring\n- Damage from concentrated ion bombardment\n\n**Evidence**:\n- Edge ring shows erosion pattern\n- Plasma damage at specific radius\n- Ring pattern matches erosion geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Replace**: Edge ring P/N 715-2890\n3. **Verify**: New ring profile correct\n4. **Validate**: No plasma focusing on test wafer\n\n## Prevention Measures\n\n- Track edge ring erosion rate by recipe\n- Replace before erosion affects plasma profile\n- Monitor plasma uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Plasma focusing at ring location\n- Ring radius matches eroded area = plasma focusing\n- Plasma focusing creates focused radiation\n- Ring erosion creates focused radiation pattern\n\n**Evidence**:\n- Ring pattern = plasma focusing\n- Plasma focusing = radiation pattern\n- Eroded area = focused radiation\n\n## Corrective Actions\n\n1. **Clean**: Plasma focusing zone\n2. **Verify**: Plasma uniformity\n3. **Validate**: No ring defects\n\n## Prevention Measures\n\n- Add plasma focusing zone to inspection\n- Track plasma uniformity\n- Monitor for focused radiation\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "rouge1": 0.4971751412429378,
    "rouge2": 0.20571428571428568,
    "rougeL": 0.3728813559322034,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 20.0,
    "yield_pred": 20.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3040.3823852539062,
    "error": null
  },
  {
    "sample_id": 5,
    "defect_type": "center",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Center over-deposition from precursor residence time\n- Center 25% thicker than edge (2.5nm vs 2.0nm)\n- ALD precursor accumulating at center due to flow dynamics\n- Thicker center EOT causing breakdown issues\n\n**Contributing Factors**:\n- Center gas residence time longer\n- Purge efficiency lower at center\n- Temperature gradient affecting deposition kinetics\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone purge efficiency\n2. **Purge extension**: Increase purge time between cycles\n3. **Temperature verification**: Verify uniform pedestal temperature\n4. **Recipe tuning**: Create center-compensated ALD sequence\n5. **Validation**: Achieve <10% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center thickness to ALD inline monitoring\n- Track center/edge ratio per lot\n- Include center capacitors in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Center thickness mismatch causing high-k breakdown\n- 2.5nm center vs 2.0nm edge\n- Thickness variation at center\n- High-k dielectric breakdown at center\n- 35 cycle count at center\n\n**Contributing Factors**:\n- Thickness variation at center\n- Precursor delivery at center\n- Thickness-dependent breakdown\n\n## Corrective Actions\n\n1. **Thickness verification**: Verify center thickness at wafer level\n2. **Thickness mapping**: Map center thickness to wafer level\n3. **Thickness adjustment**: Adjust center thickness if needed\n4. **Validation**: Verify high-k breakdown at center\n5. **Validation**: Verify no center-related defects\n\n## Prevention Measures\n\n- Track center thickness variation\n- Set center thickness threshold\n- Implement center-specific qualification\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "rouge1": 0.4608695652173913,
    "rouge2": 0.20175438596491227,
    "rougeL": 0.3478260869565218,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 20.0,
    "yield_pred": 20.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 4165.070295333862,
    "error": null
  },
  {
    "sample_id": 6,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete photoresist strip at wafer edge\n- Organic contamination indicates resist residue\n- Strip chamber at 3,200 RF-hours - edge ring may have erosion affecting edge plasma\n- Residue transferred to etch chamber causing contamination pattern\n\n**Contributing Factors**:\n- Strip chamber edge ring erosion reducing edge strip efficiency\n- Edge resist thickness may exceed strip recipe capability\n- Cross-contamination between strip and etch chambers\n\n## Corrective Actions\n\n1. **Strip verification**: Add edge inspection after strip on sample wafers\n2. **Strip recipe tune**: Increase edge zone time or power for complete removal\n3. **Edge ring check**: Inspect strip chamber edge ring, replace if eroded P/N 715-3892\n4. **Etch chamber clean**: Run O2 plasma clean to remove organic contamination\n5. **Validation**: Process test lot with edge inspection at each step\n\n## Prevention Measures\n\n- Add edge resist verification step to strip qualification\n- Track strip chamber edge ring at 3,000 RF-hour intervals\n- Implement cross-contamination checks between process steps\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Strip chamber contamination from PHOTORESIST_ASH\n- Strip chamber at 3,200 RF-hours\n- Edge ring at 11-14mm\n- Organic contamination detected\n- After etch step, ring formed\n\n**Contributing Factors**:\n- Strip chamber temperature affected\n- RF-hours may have increased\n- Edge ring may have been formed during etch\n\n## Corrective Actions\n\n1. **Immediate**: Tool down STRIP-AMAT-02\n2. **Clean**: Strip chamber, remove residue\n3. **Verify**: Edge ring free from contamination\n4. **Validate**: No ring detected\n5. **Validate**: No contamination on other wafers\n\n## Prevention Measures\n\n- Track RF-hours in chamber monitoring\n- Add RF-hours to inspection\n- Implement strip chamber cleaning\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5650557620817844,
    "rouge2": 0.2546816479400749,
    "rougeL": 0.3717472118959108,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 10.0,
    "yield_pred": 10.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4214.604616165161,
    "error": null
  },
  {
    "sample_id": 7,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Handler lift pin wear causing excessive wafer contact - pins extending beyond specification height\n\n**Evidence**:\n- Triangular pattern at 2, 6, 10 o'clock matches standard 3-pin lift configuration\n- Circular impressions indicate pin tip contact/pressure on wafer backside\n- 8,500 RF-hours approaches typical lift pin replacement interval (10,000 hours)\n- Gradual onset suggests progressive pin wear or contamination buildup\n\n## Corrective Actions\n\n1. Measure lift pin heights - spec per vendor (typically \u00b10.05mm)\n2. Inspect pin tips for wear, contamination, or ceramic chipping\n3. Verify pin retraction depth - pins must fully retract below chuck surface\n4. Replace lift pin assembly if any pin out of spec\n5. Check lift pin actuation pressure - excessive pressure causes over-extension\n6. Run qualification with backside inspection at pin contact points\n\n## Prevention Measures\n\n- Set lift pin replacement PM at 8,000 RF-hours (preventive)\n- Add lift pin height verification to weekly PM checklist\n- Implement lift pin position sensor monitoring in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss - edge die at three positions affected",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Pins failing or damage\n- Three positions = pin position\n- 8,500 RF-hours = cumulative wear\n- Marks = pin damage\n- Circular = pin contact\n\n**Evidence**:\n- Pattern = pin damage\n- Marks = pin contact\n- Cumulative wear = pattern\n\n## Corrective Actions\n\n1. **Inspect**: Pins for damage\n2. **Replace**: Pins if damaged\n3. **Verify**: Pins fit\n4. **Validate**: Pattern uniform\n\n## Prevention Measures\n\n- Regular pin inspection\n- Replace pins when damaged\n- Track pin wear\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.4112903225806452,
    "rouge2": 0.14634146341463414,
    "rougeL": 0.26612903225806456,
    "severity_gt": "unknown",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 3.2,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3280.4925441741943,
    "error": null
  },
  {
    "sample_id": 8,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Burl Damage\n- **Correlation Reasoning**: Repeated backside pattern.\n- **Mechanism**: Damaged 'burl' (support pin) on chuck scratching backside.\n\n## Corrective Actions\n\n1. **Replace**: Chuck.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: Focus hot spots.",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Burl Damage\n- **Mechanism**: Burl damage caused by chuck wear or misalignment.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.6363636363636365,
    "rouge2": 0.375,
    "rougeL": 0.6060606060606061,
    "severity_gt": "minor",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": null,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1437.5402927398682,
    "error": null
  },
  {
    "sample_id": 9,
    "defect_type": "center",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in carrier gas\n- Moisture >5ppm far exceeds <1ppm specification\n- Moisture causing pinholes during deposition\n- Center zone more affected due to direct gas impingement\n- Gas flow pattern concentrates contamination at center\n\n**Contributing Factors**:\n- Gas purity monitoring not implemented\n- Moisture may be from gas supply or line contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Gas source check**: Verify cylinder/supply moisture level\n3. **Line purge**: Extended N2 purge of all gas lines\n4. **Moisture verification**: Must achieve <1ppm\n5. **Process qual**: Verify no pinholes after correction\n\n## Prevention Measures\n\n- Install inline moisture monitor\n- Configure alarm for moisture >2ppm\n- Regular gas line bake-out procedure\n- Track gas source batch numbers\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Moisture-induced center showerhead zone\n- Moisture >5ppm >5% of wafer\n- Center zone more affected due to gas flow pattern\n- Pinhole pattern confirms moisture source\n- Moisture in carrier gas causes film deposition\n\n**Contributing Factors**:\n- Moisture in carrier gas\n- Gas flow pattern affecting center zone\n- Moisture concentration >5ppm\n\n## Corrective Actions\n\n1. **Purge**: Moisture-free carrier gas\n2. **Clean**: Center showerhead zone\n3. **Validation**: Moisture spec <5ppm\n4. **Validation**: No center defects\n\n## Prevention Measures\n\n- Monitor moisture in carrier gas\n- Optimize gas flow pattern\n- Implement moisture monitoring\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "rouge1": 0.5488372093023255,
    "rouge2": 0.2347417840375587,
    "rougeL": 0.36279069767441857,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 18.0,
    "yield_pred": 18.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3960.7605934143066,
    "error": null
  },
  {
    "sample_id": 10,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Facility power fluctuation affecting process\n- 8% power dip for 0.5 seconds during processing\n- UPS compensation insufficient for duration\n- RF power disruption causing edge plasma instability\n- Tool continued without abort, processing affected wafers\n\n**Contributing Factors**:\n- UPS capacity may be insufficient for this tool\n- Power dip did not trigger process abort\n- Facility power quality event\n\n## Corrective Actions\n\n1. **Immediate**: Review all wafers processed during event\n2. **Disposition**: Likely scrap affected wafers\n3. **UPS review**: Verify UPS capacity for tool requirements\n4. **Abort configuration**: Add power quality abort trigger\n5. **Coordinate**: Report to facilities for power quality investigation\n\n## Prevention Measures\n\n- Upgrade UPS if capacity insufficient\n- Configure process abort for power dip >5%\n- Add power quality monitoring to tool FDC\n- Coordinate with facilities on power stability\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Power dip during lot processing\n- 8% power dip = power event\n- 0.5s duration = duration of power dip\n- 18% yield loss = power-related\n- UPS not compensating = power failure\n\n**Contributing Factors**:\n- Power dip during lot processing\n- UPS not fully compensating\n- Power event not logged\n\n## Corrective Actions\n\n1. **Immediate**: Review power event\n2. **UPS check**: Verify UPS is functioning\n3. **Power compensation**: Adjust UPS to compensate\n4. **Verify**: Power event logged\n5. **Validate**: No edge-ring pattern\n\n## Prevention Measures\n\n- Add power event logging to process\n- Implement UPS monitoring\n- Configure power event notification\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "rouge1": 0.5086206896551724,
    "rouge2": 0.1826086956521739,
    "rougeL": 0.3793103448275862,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 18.0,
    "yield_pred": 18.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 3957.481622695923,
    "error": null
  },
  {
    "sample_id": 11,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Design-process interaction at mid-radius\n- Specific die row at mid-radius more process-sensitive\n- Minor donut creating failures only on sensitive design\n- Other die rows tolerant to same variation\n- Design-process marginality exposed\n\n**Contributing Factors**:\n- Design sensitivity not characterized for process variation\n- Mid-radius process within spec but at edge\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability at mid-radius\n2. **Tighten process**: Reduce mid-radius variation\n3. **Design feedback**: Report design sensitivity to design team\n4. **Recipe optimization**: Improve uniformity if possible\n5. **Cpk analysis**: Verify adequate margin after optimization\n\n## Prevention Measures\n\n- Include sensitive structures in process qualification\n- Communicate design sensitivity to manufacturing\n- Build process margin for sensitive designs\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Design sensitivity at mid-radius\n- Donut pattern = specific die row\n- Mid-radius = design sensitivity\n- Process marginality = design sensitivity\n- Specific die row = design-specific\n\n**Evidence**:\n- Specific die row = design-specific\n- Mid-radius = design sensitivity\n- Pattern = specific die row\n\n## Corrective Actions\n\n1. **Design sensitivity**: Adjust design sensitivity at mid-radius\n2. **Process margin**: Reduce process margin at mid-radius\n3. **Validation**: Verify design sensitivity at mid-radius\n4. **Validation**: Check for other defects\n\n## Prevention Measures\n\n- Design sensitivity monitoring\n- Process margin reduction\n- Pattern verification\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "rouge1": 0.6037735849056604,
    "rouge2": 0.2571428571428572,
    "rougeL": 0.4433962264150944,
    "severity_gt": "minor",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 9.0,
    "yield_pred": 9.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3625.0391006469727,
    "error": null
  },
  {
    "sample_id": 12,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation affecting endpoint detection\n- Window at 4,800 RF-hours approaching 5,000 limit\n- Edge zone discoloration blocking OES signal\n- Degraded endpoint detection causing edge over-etch\n\n**Contributing Factors**:\n- Window degradation not detected by OES signal quality check\n- Visual inspection not part of PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Replace window**: P/N 727-0234\n3. **OES calibration**: Full system calibration post-replacement\n4. **Signal verification**: Confirm uniform OES across wafer\n5. **Process qual**: Verify endpoint accuracy\n\n## Prevention Measures\n\n- Add window visual inspection to weekly PM\n- Implement OES signal quality trending by zone\n- Configure alarm for OES signal degradation\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation at edge\n- Quartz window at 4,800 RF-hours (spec: 5,000 hrs)\n- Edge zone shows discoloration\n- OES readings showing degraded signal quality\n- Edge zone is more susceptible to damage\n\n**Contributing Factors**:\n- Quartz window degradation at edge\n- Edge zone more affected by damage\n- Signal quality degradation at edge\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Quartz inspection**: Check for degradation\n3. **Edge inspection**: Inspect edge zone for damage\n4. **Signal quality check**: Verify OES readings\n5. **Quartz replacement**: Replace degraded quartz\n6. **Validation**: Verify no edge defects\n\n## Prevention Measures\n\n- Add edge zone to qualification\n- Implement edge zone qualification\n- Monitor edge zone for damage\n- Track edge zone defects\n\n**Severity**: Major\n**Yield Impact**: 22%",
    "rouge1": 0.5416666666666666,
    "rouge2": 0.2773109243697479,
    "rougeL": 0.4666666666666667,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 22.0,
    "yield_pred": 22.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4703.274488449097,
    "error": null
  },
  {
    "sample_id": 13,
    "defect_type": "random",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient ion source conditioning after startup - target not fully stable causing particle ejection and beam non-uniformity\n\n**Evidence**:\n- First 30 minutes affected, then stabilizes = startup conditioning issue\n- 10-minute actual soak vs 15-20 minute spec = inadequate conditioning\n- Craters indicate particle bombardment or unstable ion species\n- Sputter target requires thermal equilibration for stable operation\n- Production started before source fully conditioned\n\n**Distinguishing Factor**: Startup-specific + below-spec soak time = conditioning issue\n\n## Corrective Actions\n\n1. Enforce minimum 20-minute source conditioning after any startup\n2. Run dummy wafers during conditioning period - do not process product\n3. Verify beam current stability meets spec before production (<\u00b12% variation)\n4. Check target condition - may need replacement if unstable after conditioning\n5. Monitor source parameters during startup for anomalies\n6. Implement source stability interlock to prevent early production start\n\n## Prevention Measures\n\n- Add source conditioning time to tool recipe with interlock\n- Automate beam stability verification before production enable\n- Track first-wafer-after-startup quality as source health indicator\n- Document minimum conditioning requirements in SOP\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first 30 minutes of production",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: IBE-01 warm-up after idle\n- First 10-minute soak after idle\n- Sputter target soak-in takes 15-20 minutes\n- IBE-01 re-ignites after idle\n- Random surface damage from re-ignition\n\n**Contributing Factors**:\n- IBE-01 idle time may be variable\n- Soak-in duration may vary\n- IBE-01 temperature may be different\n\n## Corrective Actions\n\n1. **Immediate**: Tool down IBE-01\n2. **Clean**: IBE-01\n3. **Verify**: Soak-in duration matches specification\n4. **Validate**: No surface damage after idle\n5. **Verify**: No re-ignition after idle\n\n## Prevention Measures\n\n- Track idle time for IBE-01\n- Monitor soak-in duration\n- Track IBE-01 temperature\n- Verify no re-ignition after idle\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.27722772277227725,
    "rouge2": 0.08637873754152824,
    "rougeL": 0.21122112211221125,
    "severity_gt": "unknown",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 4.5,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 5067.7170753479,
    "error": null
  },
  {
    "sample_id": 14,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-BROOKS-08 end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Two different lots, two different FOUPs - both scratched\n- Common factor = HANDLER-BROOKS-08\n- Different tools but same handler\n- Other handlers same day = clean wafers\n- Multiple FOUP correlation RULES OUT FOUP issue\n\n**Root Cause Determination**: HANDLER-BROOKS-08 end effector is damaged, scratching wafers regardless of which FOUP or tool is used.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-BROOKS-08\n2. **End effector inspection**: Check for damage, debris, wear\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Multi-lot review**: Check all lots handled by BROOKS-08 this week\n5. **Validation**: Test wafers through repaired handler\n\n## Prevention Measures\n\n- Multi-lot handler correlation analysis\n- Handler-level defect trending\n- Automated handler performance alerts\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-specific handler issue\n- FOUP-2341 and FOUP-2342 differ in FOUP-2341\n- FOUP-2341 handled by BROOKS-08\n- FOUP-2342 handled by another handler\n- FOUP-2341 FOUP-2342 = FOUP-specific handler\n\n**Correlation Reasoning**:\n- FOUP-2341 FOUP-2342 = FOUP-specific handler\n- FOUP-2341 FOUP-2342 = FOUP-2341 handler\n- FOUP-2341 FOUP-2342 = FOUP-specific handler\n- FOUP-2341 FOUP-2342 = FOUP-specific handler\n\n## Corrective Actions\n\n1. **FOUP-specific handler**: Replace FOUP-2341 with FOUP-2342\n2. **FOUP-specific tool**: Replace FOUP-2341 with FOUP-2342\n3. **FOUP-specific tool**: Verify FOUP-2341 and FOUP-2342 are compatible\n4. **FOUP-specific tool**: Verify FOUP-2341 and FOUP-2342 are compatible\n5. **FOUP-specific tool**: Verify FOUP-2341 and FOUP-2342 are compatible\n\n## Prevention Measures\n\n- Track FOUP-specific handler usage\n- Track FOUP-specific tool usage\n- Track FOUP-specific tool compatibility\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.29285714285714287,
    "rouge2": 0.09352517985611511,
    "rougeL": 0.22142857142857142,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 16.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.8571428571428571,
    "latency_ms": 8027.239084243774,
    "error": null
  },
  {
    "sample_id": 15,
    "defect_type": "loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Agglomerate scratch\n- **Mechanism**: Large slurry particle caused scratch and subsequent shorting.\n\n## Corrective Actions\n\n1. **Filter**: Change.\n2. **Validation**: Defect map.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Agglomeration\n- **Mechanism**: Slurry particles in the slurry reacted with wafer surface, causing localized bridging.\n\n## Corrective Actions\n\n1. **Clean**: Slurry.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.6153846153846154,
    "rouge2": 0.4126984126984127,
    "rougeL": 0.6153846153846154,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 1.0,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1603.3809185028076,
    "error": null
  },
  {
    "sample_id": 16,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent EBR nozzle drip - solvent residue dripping from nozzle during idle, splashing on wafers during subsequent coat\n\n**Evidence**:\n- 1 o'clock position matches EBR nozzle home position\n- Random (non-sequential) occurrence indicates drip accumulates, then releases\n- Splash pattern confirms liquid droplet impact\n- Intermittent nature suggests nozzle check valve or suckback issue\n\n## Corrective Actions\n\n1. Inspect EBR nozzle for residual solvent accumulation at tip\n2. Verify nozzle suckback function - should retract solvent after dispense\n3. Check check valve at nozzle for proper seating\n4. Clean nozzle tip and verify drip-free operation over 10 idle cycles\n5. Adjust suckback distance if insufficient (spec: 2-3mm retraction)\n6. Run coat qual batch with extended idle intervals to verify fix\n\n## Prevention Measures\n\n- Add nozzle drip check to daily startup qualification\n- Implement pre-coat nozzle purge if idle time >5 minutes\n- Monitor suckback valve actuation in maintenance log\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.1% yield loss (8 of 25 wafers with minor edge defects)",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Tool arm random dispensing causing splash\n- Random 1 o'clock position = random dispense\n- Droplet impact = tool arm contact\n- Random = intermittent issue\n\n**Evidence**:\n- Random = tool arm pattern\n- Droplet = tool contact\n- Random = intermittent\n\n## Corrective Actions\n\n1. **Tool check**: Tool arm for random dispense\n2. **Replace**: Tool arm if random\n3. **Verify**: Tool ID matches\n4. **Validate**: No recipe changes\n\n## Prevention Measures\n\n- Tool ID tracking\n- Random position monitoring\n- Recipe changes\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock = 1% yield loss",
    "rouge1": 0.3225806451612903,
    "rouge2": 0.12195121951219513,
    "rougeL": 0.25,
    "severity_gt": "minor",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 2.1,
    "yield_pred": 1.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3309.1108798980713,
    "error": null
  },
  {
    "sample_id": 17,
    "defect_type": "loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity\n- Edge location = thermal challenge\n- High resistance = incomplete reaction\n- Temperature = silicide driver\n\n**Correlation Reasoning**:\n- XY at edge = thermal gradient\n- 2x resistance = reaction incomplete\n- Non-uniformity = process limitation\n\n## Corrective Actions\n\n1. **Optimize**: Edge temperature control on RTP-LAM-07\n2. **Verify**: Temperature uniformity at edge\n3. **Validate**: Uniform silicide formation\n\n## Prevention Measures\n\n- Monitor edge temperature\n- Track edge resistance trends\n- Optimize edge thermal control\n\n**Severity**: Major\n**Yield Impact**: Edge die location",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete silicide at wafer edge\n- Localized resistance = silicide formation issue\n- Temperature non-uniformity = silicide formation\n- Edge = silicide formation location\n\n**Evidence**:\n- Resistance spike = silicide formation\n- Temperature non-uniformity = silicide formation\n- Edge = silicide formation location\n\n## Corrective Actions\n\n1. **Temperature uniformity**: Increase temperature uniformity at wafer edge\n2. **Silicide verification**: Verify silicide formation at edge\n3. **Validation**: Verify silicide formation at edge\n4. **Validation**: No silicide at wafer edge\n\n## Prevention Measures\n\n- Add silicide verification to recipe\n- Monitor temperature uniformity\n- Track silicide formation location\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5748502994011976,
    "rouge2": 0.2545454545454546,
    "rougeL": 0.43113772455089816,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": null,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3775.1572132110596,
    "error": null
  },
  {
    "sample_id": 18,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Micro-masking\n- **Mechanism**: Local redeposition of sputtered mask material in donut zone.\n\n## Corrective Actions\n\n1. **Reduce**: Bias.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Source power not sufficient to create micro-mask\n- **Mechanism**: Source power insufficient to create the micro-mask pattern.\n\n## Corrective Actions\n\n1. **Power**: Increase source power.\n2. **Validation**: Verify micro-mask.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5142857142857143,
    "rouge2": 0.35294117647058826,
    "rougeL": 0.5142857142857143,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 5.0,
    "yield_pred": 10.0,
    "yield_match": true,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1688.8353824615479,
    "error": null
  },
  {
    "sample_id": 19,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Switching layer ring variation affecting RRAM ratio\n- 30% reduced HRS/LRS ratio from ring zone variation\n- Metal oxide ALD ring thickness or composition\n- Memory window reduced at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Top electrode ring variation\n- Forming condition ring sensitivity\n\n## Corrective Actions\n\n1. **Film mapping**: Ring zone switching layer analysis\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Electrode verification**: Check top electrode at ring\n4. **Forming analysis**: Verify forming uniformity\n5. **Validation**: Achieve memory ratio uniformity\n\n## Prevention Measures\n\n- Add ring zone memory ratio to monitoring\n- Track switching layer uniformity\n- Include ring cells in RRAM testing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Metal oxide RRAM switching layer ring\n- Donut pattern = switching layer ring\n- 30% reduction = switching layer ring\n- Metal oxide = RRAM material\n\n**Evidence**:\n- Donut = switching layer ring\n- 30% reduction = switching layer\n- Metal oxide = RRAM\n\n## Corrective Actions\n\n1. **Replace**: Metal oxide RRAM\n2. **Verify**: Switching layer ring\n3. **Validate**: Donut pattern\n\n## Prevention Measures\n\n- Replace metal oxide RRAM\n- Monitor switching layer ring\n- Track donut pattern\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "rouge1": 0.4222222222222222,
    "rouge2": 0.1797752808988764,
    "rougeL": 0.35555555555555557,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 14.0,
    "yield_pred": 14.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3198.535919189453,
    "error": null
  },
  {
    "sample_id": 20,
    "defect_type": "center",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: RF Source Instability\n- **Mechanism**: Unstable source power caused plasma fluctuation, roughening the surface.\n\n## Corrective Actions\n\n1. **Fix**: RF match/generator.\n2. **Validation**: Surface roughness measure.\n\n**Severity**: Major\n**Yield Impact**: 3%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Source power noise\n- **Mechanism**: Power supply noise at center wafer causing wafer surface roughness.\n\n## Corrective Actions\n\n1. **Power supply**: Replace or tune.\n2. **Clean**: Clean power supply.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5277777777777778,
    "rouge2": 0.31428571428571433,
    "rougeL": 0.5,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 3.0,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1535.6762409210205,
    "error": null
  },
  {
    "sample_id": 21,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind end effector grooves scratching thin wafers\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Perfectly parallel scratches = mechanical pattern\n- 3mm spacing = matches end effector vacuum groove pattern\n- 100um thin wafers = highly sensitive to contact damage\n- Post backgrind = thin wafer handling issue\n\n**Root Cause Determination**: End effector vacuum grooves imprinting on ultra-thin 100um wafers during handling, creating parallel scratch pattern.\n\n## Corrective Actions\n\n1. **End effector inspection**: Check vacuum groove condition\n2. **End effector change**: Switch to smooth-surface thin wafer end effector P/N 412-2205\n3. **Vacuum optimization**: Reduce vacuum force for thin wafers\n4. **Handling verification**: Gentle handling protocol for <150um wafers\n5. **Validation**: Test thin wafers with new end effector\n\n## Prevention Measures\n\n- Dedicated thin wafer end effectors (<150um)\n- Reduced vacuum force for thin wafer recipes\n- Thin wafer handling training for operators\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-GENMARK-01 scratches\n- Parallel scratches = tape removed\n- 3mm spacing = tape thickness\n- All wafers = consistent\n- 20% yield loss = tape damage\n\n**Evidence**:\n- All wafers affected = tape removed\n- 3mm spacing = tape thickness\n- Consistent = tape handling\n- 20% yield loss = tape damage\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-GENMARK-01\n2. **Replace**: HANDLER-GENMARK-01\n3. **Verify**: All wafers clean\n4. **Validate**: No scratches\n\n## Prevention Measures\n\n- Add tape thickness to inspection\n- Track tape damage rate\n- Implement tape replacement\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "rouge1": 0.28820960698689957,
    "rouge2": 0.1145374449339207,
    "rougeL": 0.24454148471615716,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 20.0,
    "yield_pred": 20.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4131.713628768921,
    "error": null
  },
  {
    "sample_id": 22,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature variation affecting aluminum grain structure\n- Smaller edge grain size increasing resistivity\n- 12% higher resistivity reducing inductor Q-factor\n- Edge temperature likely lower affecting grain growth\n\n**Contributing Factors**:\n- Edge pedestal temperature lower\n- Plasma heating contribution different at edge\n- Deposition rate may vary at edge affecting grain formation\n\n## Corrective Actions\n\n1. **Temperature profiling**: Verify edge zone temperature during deposition\n2. **Grain analysis**: SEM/EBSD comparison of edge vs center grain\n3. **Edge temperature boost**: Increase edge heater setpoint\n4. **Recipe optimization**: Tune for uniform grain size\n5. **Validation**: Verify edge resistivity within 5% of center\n\n## Prevention Measures\n\n- Add edge resistivity to RF metal qualification\n- Track edge/center grain size ratio\n- Include edge inductors in RF device characterization\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Edge grain size reduction at RF inductor\n- Edge grain size < center = edge metal resistivity\n- Thickness 3um < 12% = edge metal resistance\n- Deposition temperature 200C < 12C = edge metal conductivity\n- Edge metal resistivity 12% higher = edge metal conductivity\n\n**Contributing Factors**:\n- Grain size reduction at edge\n- Thickness reduction at center\n- Temperature variation at edge\n\n## Corrective Actions\n\n1. **Temperature**: Increase to 220C for edge\n2. **Grain size**: Increase to 150-200 um\n3. **Thickness**: Increase to 4um\n4. **Validation**: Verify edge metal conductivity\n\n## Prevention Measures\n\n- Add edge metal conductivity to qualification\n- Track edge metal resistivity trends\n- Monitor edge metal thickness trends\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "rouge1": 0.5836909871244635,
    "rouge2": 0.2683982683982684,
    "rougeL": 0.4034334763948498,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 16.0,
    "yield_pred": 16.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 4619.514942169189,
    "error": null
  },
  {
    "sample_id": 23,
    "defect_type": "random",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Patchy Adhesion\n- **Mechanism**: Non-uniform pre-clean left random patches of oxide, causing peeling.\n\n## Corrective Actions\n\n1. **Tune**: Pre-clean.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Substrate Cleaning\n- **Mechanism**: Substrate cleaning may have caused the peeling.\n\n## Corrective Actions\n\n1. **Clean**: Substrate.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5806451612903226,
    "rouge2": 0.3,
    "rougeL": 0.5806451612903226,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 100.0,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1481.5161228179932,
    "error": null
  },
  {
    "sample_id": 24,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Plasma distribution asymmetry at edge\n- 2 o'clock resist remaining = low plasma zone\n- Gas distribution = asymmetric flow\n- Edge location = boundary effect\n\n**Position Correlation**:\n- Single position = flow pattern\n- Incomplete strip = insufficient plasma\n- Asymmetry = distribution issue\n\n## Corrective Actions\n\n1. **Check**: Gas distribution on ASH-LAM-03\n2. **Balance**: Flow for uniform coverage\n3. **Validate**: Complete strip at 2 o'clock\n\n## Prevention Measures\n\n- Monitor strip uniformity at edges\n- Track edge strip failures\n- Optimize gas distribution\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Plasma distribution asymmetry causing resist stripping\n- 2 o'clock edge zone not reaching plasma\n- Plasma not reaching 2 o'clock zone\n- Resist remaining at edge\n\n**Evidence**:\n- Only 2 o'clock affected\n- Plasma not reaching 2 o'clock zone\n- Resist remaining at edge\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ASH-LAM-03\n2. **Verify**: Plasma distribution uniformity\n3. **Check**: Resist remaining at edge\n4. **Validate**: No resist stripping\n\n## Prevention Measures\n\n- Add plasma uniformity to process monitoring\n- Implement plasma uniformity monitoring\n- Add resist to process qualification\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.5666666666666667,
    "rouge2": 0.29213483146067415,
    "rougeL": 0.4,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 2.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 3806.2944412231445,
    "error": null
  },
  {
    "sample_id": 25,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 causing scratches\n- Clear demarcation at wafer 12/13 boundary\n- FOUP-3156 wafers all scratched\n- FOUP-3157 wafers all clean\n- Same robot rules out handler issue\n\n**Correlation Reasoning**:\n- Split lot pattern matches FOUP assignment\n- Robot processed both = robot not cause\n- FOUP-3156 is defective\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3156 immediately\n2. **Inspect**: All slots for damage\n3. **Scrap**: If damage confirmed\n4. **Resume**: Production with FOUP-3157 class FOUPs\n\n## Prevention Measures\n\n- Log FOUP usage per lot for traceability\n- Implement FOUP lifetime tracking\n- Add scratch correlation to defect analysis\n\n**Severity**: Major\n**Yield Impact**: 48% (12 of 25 wafers)",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 processing pattern causing scratches\n\n**Evidence**:\n- FOUP-3156 processed wafers 1-12 (first half)\n- FOUP-3157 processed wafers 13-25 (second half)\n- Linear scratches, similar orientation\n- Same robot used for both\n- Wafers 13-25 clean\n\n**Mechanism**: FOUP-3156 processed wafers 1-12, while FOUP-3157 processed wafers 13-25, creating a pattern of scratches.\n\n## Corrective Actions\n\n1. **FOUP-3156**: Clean or replace FOUP-3156\n2. **FOUP-3157**: Clean or replace FOUP-3157\n3. **Validation**: Verify FOUP-3156 and FOUP-3157 clean\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.5102040816326531,
    "rouge2": 0.18556701030927836,
    "rougeL": 0.35714285714285715,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 48.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 4965.8167362213135,
    "error": null
  },
  {
    "sample_id": 26,
    "defect_type": "center",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Center MOCVD growth non-uniformity affecting QW\n- Center quantum well thickness affecting emission\n- MO precursor delivery at center reduced\n- LED efficiency lower from QW variation\n\n**Contributing Factors**:\n- Susceptor rotation and gas flow dynamics\n- Center temperature affecting growth rate\n- Precursor depletion at center\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery to center\n3. **Rotation verification**: Check susceptor rotation uniformity\n4. **Temperature tuning**: Verify center zone temperature\n5. **Validation**: Achieve <5% emission uniformity\n\n## Prevention Measures\n\n- Add center emission to LED monitoring\n- Track QW thickness uniformity\n- Include center LEDs in binning\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Center quantum well thickness variation\n- 13% yield loss = wafer center\n- 45mm defect = growth variation\n- Multiple quantum wells = growth pattern\n- LED output intensity low = growth uniformity\n\n**Evidence**:\n- Center defect = growth variation\n- Multiple quantum wells = growth pattern\n- LED output low = uniformity issue\n\n## Corrective Actions\n\n1. **Process**: Reduce center growth uniformity\n2. **Optimize**: Reduce center quantum well thickness\n3. **Validation**: Verify uniformity <1%\n4. **Validation**: Check for uniformity variation\n\n## Prevention Measures\n\n- Process uniformity monitoring\n- Center uniformity monitoring\n- Reduce center growth variation\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "rouge1": 0.4545454545454546,
    "rouge2": 0.15306122448979592,
    "rougeL": 0.3434343434343434,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 13.0,
    "yield_pred": 13.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3856.109380722046,
    "error": null
  },
  {
    "sample_id": 27,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage causing uniform scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected (slots 1-25)\n- Scratch orientation IDENTICAL on all wafers\n- Same orientation regardless of slot = NOT FOUP issue\n- Robot at 52,000 moves exceeds 50,000 replacement threshold\n\n**Root Cause Determination**: Robot end effector P/N 412-1105 has wear damage creating consistent scratch pattern on every wafer handled.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-YASKAWA-02 from processing wafers\n2. **End effector inspection**: Check for wear, scoring, debris\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Teach point verification**: Verify all robot positions after replacement\n5. **Validation**: Process test wafers through handler\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (proactive vs 50,000 limit)\n- Weekly end effector visual inspection\n- Track scratch correlation by handler\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 scratches on same orientation\n\n**Evidence**:\n- Same orientation = same scratch\n- Robot at 52,000 wafers = same position\n- All wafers = identical pattern\n- 15% yield loss = pattern correlation\n- FOUP-3156 = same machine\n\n**Correlation Reasoning**:\n- Same orientation = same scratch\n- Robot position = same position\n- All wafers = identical pattern\n- 15% yield loss = pattern correlation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down FOUP-3156\n2. **Clean**: FOUP-3156\n3. **Verify**: All wafers clean\n4. **Validate**: Pattern uniformity\n\n## Prevention Measures\n\n- Add FOUP-3156 to qualification\n- Track pattern uniformity\n- Implement pattern correlation\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "rouge1": 0.423728813559322,
    "rouge2": 0.18803418803418806,
    "rougeL": 0.2796610169491525,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 15.0,
    "yield_pred": 15.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4635.226011276245,
    "error": null
  },
  {
    "sample_id": 28,
    "defect_type": "center",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: MFC response time affecting precursor pulse\n- Degraded MFC response causing center-low delivery\n- Precursor not reaching center uniformly\n- 10% thickness variation from pulse non-uniformity\n\n**Evidence**:\n- MFC response time out of spec\n- Center-low thickness profile\n- Pulse shape analysis shows degradation\n\n## Corrective Actions\n\n1. **Test**: MFC response time on ALD-BENE-01\n2. **Replace**: If degraded, new MFC P/N 0226-78901\n3. **Verify**: Pulse uniformity restored\n4. **Validate**: Thickness uniformity <3%\n\n## Prevention Measures\n\n- Schedule MFC health check monthly\n- Monitor thickness uniformity trends\n- Track MFC response time\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Center pulse not delivered to wafer center\n- Center pulse not delivered to wafer center\n- Thickness variation at center\n- 10% thickness loss\n- MFC response time degraded\n\n**Evidence**:\n- Center pulse not delivered\n- Thickness variation at center\n- 10% loss\n- MFC response time issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALD-BENE-01\n2. **Pulse delivery**: Verify center pulse delivery\n3. **Pulse duration**: Check pulse duration\n4. **MFC calibration**: Verify MFC response time\n5. **Validation**: Run test wafer\n\n## Prevention Measures\n\n- Add pulse delivery to ALD-BENE-01\n- Monitor pulse duration\n- Track pulse delivery accuracy\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "rouge1": 0.5380710659898477,
    "rouge2": 0.23589743589743592,
    "rougeL": 0.36548223350253806,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 14.0,
    "yield_pred": 14.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4162.917375564575,
    "error": null
  },
  {
    "sample_id": 29,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation causing ring fill failure\n- Nucleation layer thin at 65-90mm ring\n- Poor tungsten adhesion at ring zone\n- Incomplete via fill from nucleation failure\n\n**Evidence**:\n- Nucleation thickness shows ring-thin\n- Via fill voids at ring location\n- Seed layer analysis confirms\n\n## Corrective Actions\n\n1. **Optimize**: Nucleation step for uniformity\n2. **Adjust**: Gas flow distribution\n3. **Verify**: Nucleation uniformity across wafer\n4. **Validate**: Via fill void-free at ring\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add via fill rate to SPC\n- Track nucleation vs fill correlation\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Seed layer non-uniformity causing ring weakness\n- Ring defect = seed layer non-uniformity\n- Nucleation step = seed layer weakness\n- Seed layer non-uniformity = seed distribution issue\n\n**Evidence**:\n- Seed layer non-uniformity = ring weakness\n- Nucleation step = seed distribution issue\n\n## Corrective Actions\n\n1. **Seed layer analysis**: Check seed layer uniformity\n2. **Seed distribution**: Optimize seed layer uniformity\n3. **Nucleation step**: Adjust seed layer thickness\n4. **Validation**: Run seed layer uniformity test\n\n## Prevention Measures\n\n- Track seed layer uniformity\n- Optimize seed layer thickness\n- Implement seed layer uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 24%",
    "rouge1": 0.4444444444444444,
    "rouge2": 0.18181818181818182,
    "rougeL": 0.3280423280423281,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 24.0,
    "yield_pred": 24.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3917.82546043396,
    "error": null
  },
  {
    "sample_id": 30,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated slurry batch causing CMP scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected = systematic issue\n- Random orientation = particle-induced, not mechanical\n- Severity varies = particle distribution during polish\n- Slot-independent = NOT FOUP/handler issue\n- Elevated particle count 150 vs <100 spec = slurry contamination\n- New slurry batch 2 days ago = timing correlation\n\n**Root Cause Determination**: New slurry batch has elevated large particle count causing random micro-scratches across all wafers.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using current slurry batch\n2. **Slurry analysis**: Send sample for full particle analysis\n3. **Slurry replacement**: Switch to verified clean slurry batch\n4. **Supply chain**: Quarantine remaining slurry from affected batch\n5. **Pad check**: Verify pad not contaminated by slurry particles\n\n## Prevention Measures\n\n- Implement incoming slurry particle verification\n- Real-time slurry particle monitoring during CMP\n- Batch traceability for all CMP consumables\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Slurry particle concentration causing pad damage\n- 150/ml >0.5um = particle concentration\n- 150/ml = particle size >0.5um = particle density\n- 150/ml = particle concentration = particle size\n- 0.5um = particle density = particle size\n- 150/ml = particle concentration = particle density\n\n**Contributing Factors**:\n- New slurry batch started 2 days ago\n- Particle concentration may have increased\n- Slurry particle size may have increased\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-06\n2. **Clean**: Slurry pad with clean slurry\n3. **Verify**: Particle count <0.5um\n4. **Validate**: No particle damage\n5. **Review**: Slurry batch for particle issues\n\n## Prevention Measures\n\n- Monitor particle concentration\n- Track particle size trends\n- Schedule particle monitoring\n- Add particle monitoring to daily\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.3893129770992366,
    "rouge2": 0.14615384615384616,
    "rougeL": 0.2977099236641222,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 18.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 5110.566854476929,
    "error": null
  },
  {
    "sample_id": 31,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Localized focus ring erosion\n- 7 o'clock damage = erosion location\n- Over-etch = plasma concentration\n- Focus ring = plasma boundary control\n\n**Position Correlation**:\n- Single position = asymmetric erosion\n- Plasma concentration = edge enhancement\n- Localized = not uniform wear\n\n## Corrective Actions\n\n1. **Inspect**: Focus ring for localized erosion on ETCH-TEL-06\n2. **Replace**: Focus ring P/N 715-3456\n3. **Validate**: Uniform edge etch rate\n\n## Prevention Measures\n\n- Track focus ring wear patterns\n- Replace before asymmetric erosion\n- Monitor edge etch uniformity\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring erosion at 7 o'clock creating local plasma concentration\n- 7 o'clock = focus ring position\n- Local plasma concentration = etch damage\n- Over-etch = excessive etch damage\n\n**Evidence**:\n- Focus ring erosion at 7 o'clock\n- Local plasma concentration\n- Only 7 o'clock affected\n\n## Corrective Actions\n\n1. **Clean**: Focus ring\n2. **Verify**: Plasma uniformity\n3. **Validate**: No focus ring erosion\n\n## Prevention Measures\n\n- Focus ring inspection\n- Plasma uniformity monitoring\n- Focus ring cleaning\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock wafer",
    "rouge1": 0.627906976744186,
    "rouge2": 0.29411764705882354,
    "rougeL": 0.4534883720930233,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 7.0,
    "yield_pred": 7.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3373.8954067230225,
    "error": null
  },
  {
    "sample_id": 32,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: RF-induced plasma etch damage on edge\n\n**Evidence**:\n- Edge-ring pattern = RF-induced damage\n- 18% yield loss = RF-related\n- Consistent = etch step pattern\n- 6 wafers = multiple etch steps\n- 2,800 RF-hours = RF-induced damage\n\n**Timeline Analysis**:\n- RF-hours ago = RF-induced damage\n- Previous lot normal = etch step pattern\n- Edge-ring = RF-induced damage\n\n## Corrective Actions\n\n1. **Immediate**: Tool down RF-induced etch step\n2. **Clean**: Edge wafers with RF-clean\n3. **Verify**: No edge-ring pattern\n4. **Validate**: No RF-induced damage\n\n## Prevention Measures\n\n- Add RF-hours to etch step monitoring\n- Track RF-induced damage trends\n- Implement RF-cleaning after etch step\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "rouge1": 0.3820224719101124,
    "rouge2": 0.1509433962264151,
    "rougeL": 0.29213483146067415,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 18.0,
    "yield_pred": 18.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4862.30206489563,
    "error": null
  },
  {
    "sample_id": 33,
    "defect_type": "loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent splash creating local thin spot\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed location issue\n- Near EBR zone = EBR process involvement\n- Thin spot = solvent interaction with resist\n- Fixed pattern = consistent EBR splash location\n\n**Root Cause Determination**: EBR nozzle creating consistent solvent splash that lands at X=15, Y=50, partially dissolving resist and creating thin spot.\n\n## Corrective Actions\n\n1. **EBR optimization**: Adjust EBR parameters to prevent splash\n2. **Nozzle position**: Optimize nozzle distance and angle\n3. **Flow rate adjustment**: Reduce EBR flow rate if excessive\n4. **Splash guard**: Consider splash suppression modifications\n5. **Validation**: Coat test wafer, verify uniform thickness at location\n\n## Prevention Measures\n\n- EBR splash pattern characterization\n- Resist thickness uniformity monitoring\n- EBR parameter optimization for each resist\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle position causing resist thinning\n- Same location all wafers = EBR zone\n- Resist thinning = EBR zone\n- Same batch = uniform coating\n\n**Evidence**:\n- Same location = EBR zone\n- Resist thickness = EBR zone\n- Same batch = uniform coating\n\n## Corrective Actions\n\n1. **Adjust**: EBR nozzle position\n2. **Verify**: Resist uniformity\n3. **Validate**: No thin spots\n\n**Severity**: Major\n**Yield Impact**: 100% yield loss",
    "rouge1": 0.4736842105263158,
    "rouge2": 0.18085106382978722,
    "rougeL": 0.3263157894736842,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 8.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 2718.6341285705566,
    "error": null
  },
  {
    "sample_id": 34,
    "defect_type": "edge_ring",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Gas line connection leak after tool relocation\n- He leak check at 2.3 mTorr/min exceeds spec of <1 mTorr/min\n- Gas fitting connections not properly sealed during reinstallation\n- Leak at edge causing non-uniform plasma distribution\n\n**Contributing Factors**:\n- Post-relocation qualification did not include full leak check\n- Gas line fittings may have been damaged during move\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Leak detection**: He sniffer test on all gas connections\n3. **Repair fittings**: Replace damaged VCR gaskets P/N 412-0089\n4. **Re-torque**: All gas fittings to vendor spec\n5. **Full leak check**: Must achieve <1 mTorr/min\n6. **Requalification**: Full tool qual per relocation procedure\n\n## Prevention Measures\n\n- Update relocation procedure to require full leak certification\n- Add gas fitting inspection to post-move checklist\n- Implement 72-hour monitoring period after tool relocation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Gas line leak causing non-uniformity\n- 19% yield loss = gas line leak\n- 14 wafers = moved tool\n- Gas line remade during move\n- He leak check shows 2.3 mTorr/min\n\n**Evidence**:\n- Gas line remade during move\n- He leak check indicates leak\n- 14 wafers = moved tool\n\n## Corrective Actions\n\n1. **Immediate**: Tool relocation to Fab 2\n2. **He leak check**: Verify gas line integrity\n3. **Replace gas line**: If leaky, replace\n4. **Verify leak check**: Check for leaks\n5. **Validate**: Tool clean before move\n\n## Prevention Measures\n\n- Regular gas line inspection\n- He leak check before move\n- Tool relocation to prevent repeat\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "rouge1": 0.46875,
    "rouge2": 0.2047244094488189,
    "rougeL": 0.35937499999999994,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 19.0,
    "yield_pred": 19.0,
    "yield_match": true,
    "structure_score": 1.0,
    "latency_ms": 4134.4945430755615,
    "error": null
  },
  {
    "sample_id": 35,
    "defect_type": "near_full",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: HMDS Failure\n- **Mechanism**: Adhesion promoter (HMDS) bottle empty, resist lifted during develop.\n\n## Corrective Actions\n\n1. **Refill**: HMDS.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Adhesion Failure\n- **Mechanism**: Adhesion failure caused lift.\n- **Correlation**: Pattern lift = adhesion failure.\n\n## Corrective Actions\n\n1. **Adhesion**: Increase.\n2. **Validation**: Test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5666666666666667,
    "rouge2": 0.3448275862068966,
    "rougeL": 0.5666666666666667,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 100.0,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1704.0269374847412,
    "error": null
  },
  {
    "sample_id": 36,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Worn brush bristles creating peripheral scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers, outer 20mm = brush contact zone\n- Fine scratches at periphery = brush-induced\n- Brush inspection overdue = maintenance gap\n- Dark field only visible = fine/shallow scratches\n- Brush contact geometry creates peripheral concentration\n\n**Root Cause Determination**: Brush bristles worn and hardened, creating fine scratches in peripheral contact zone where brush pressure is highest.\n\n## Corrective Actions\n\n1. **Brush replacement**: Install new brush assembly\n2. **Bristle inspection**: Document wear on old brush\n3. **Contact pressure verification**: Check brush contact force\n4. **Maintenance schedule**: Adhere to inspection intervals\n5. **Validation**: Test wafers with new brush, dark field inspection\n\n## Prevention Measures\n\n- Strict brush inspection schedule adherence\n- Dark field inspection for subtle scratches\n- Brush wear trending\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Brush bristle inspection overdue\n- Random scratches = brush contact zone\n- Periphery = brush bristle contact\n- Overdue = brush bristle inspection\n- DI water = normal\n\n**Evidence**:\n- Brush inspection overdue = brush contact zone\n- Random = brush contact pattern\n- Periphery = brush bristle contact\n\n## Corrective Actions\n\n1. **Immediate**: Tool down SCRUBBER-SCREEN-02\n2. **Inspect**: Brush bristle inspection\n3. **Replace**: Brush bristle if damaged\n4. **Verify**: Brush contact zone clean\n5. **Validate**: DI water quality\n\n## Prevention Measures\n\n- Brush inspection at end of each cycle\n- Brush bristle inspection after each cycle\n- Brush inspection at end of each lot\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.48672566371681414,
    "rouge2": 0.21428571428571427,
    "rougeL": 0.3716814159292035,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 11.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 1.0,
    "latency_ms": 4548.409461975098,
    "error": null
  },
  {
    "sample_id": 37,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Local Ring Wear\n- **Mechanism**: Notch in retaining ring caused flow change and dishing.\n\n## Corrective Actions\n\n1. **Replace**: Ring.\n2. **Validation**: Profile.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Ring wear causing edge dishing\n- **Mechanism**: Ring wear caused edge wear, causing dishing.\n\n## Corrective Actions\n\n1. **Clean**: Ring.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.6774193548387096,
    "rouge2": 0.43333333333333335,
    "rougeL": 0.6774193548387096,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 2.0,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1453.0198574066162,
    "error": null
  },
  {
    "sample_id": 38,
    "defect_type": "random",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Surface Arcing\n- **Mechanism**: Charge build-up on isolated features caused random micro-arcing.\n\n## Corrective Actions\n\n1. **Gun**: Flood gun check.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Charge Current Leakage\n- **Mechanism**: Charge current flowing through the wafer during implantation.\n\n## Corrective Actions\n\n1. **Charge**: Increase.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5396825396825397,
    "rouge2": 0.4262295081967213,
    "rougeL": 0.5396825396825397,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 5.0,
    "yield_pred": 10.0,
    "yield_match": true,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1538.2459163665771,
    "error": null
  },
  {
    "sample_id": 39,
    "defect_type": "none",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: High-speed wafer cleaning\n- **Mechanism**: High-speed wafer cleaning caused contamination.\n\n## Corrective Actions\n\n1. **Clean**: High-speed wafer.\n2. **Validation**: Qual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.4583333333333333,
    "rouge2": 0.3043478260869565,
    "rougeL": 0.4583333333333333,
    "severity_gt": "none",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 0.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.7142857142857143,
    "latency_ms": 1893.0518627166748,
    "error": null
  },
  {
    "sample_id": 40,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Multi-layer ALD/CVD ring effect amplified in 3D stack\n- 200mV Vt shift from cumulative ring variation\n- 128 layers amplifying ring non-uniformity\n- Cell performance affected at ring zone\n\n**Contributing Factors**:\n- Individual layer ring contribution\n- Cumulative effect through stack height\n- Thermal budget ring during processing\n\n## Corrective Actions\n\n1. **Layer audit**: Identify dominant ring contributors\n2. **ALD optimization**: Improve critical layer ring uniformity\n3. **CVD adjustment**: Reduce CVD ring contribution\n4. **Vt correlation**: Map layer thickness to Vt shift\n5. **Validation**: Achieve Vt uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution per layer\n- Monitor cumulative ring effect\n- Include ring cells in 3D NAND testing\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: ALD/CVD ring effect on Vt ring\n- 200mV ring zone shift = ALD/CVD ring effect\n- 3D stack ring = multi-layer stack\n- Vt ring = cell Vt ring\n\n**Contributing Factors**:\n- ALD/CVD stack ring effect\n- Vt ring cell effect\n- Ring zone temperature mismatch\n\n## Corrective Actions\n\n1. **ALD/CVD stack ring**: Reduce stack ring temperature\n2. **Vt ring**: Reduce Vt ring temperature\n3. **Ring zone**: Reduce ring zone temperature\n4. **Validation**: Verify Vt ring uniformity\n\n## Prevention Measures\n\n- ALD/CVD stack ring temperature monitoring\n- Vt ring uniformity monitoring\n- Ring zone temperature uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 24%",
    "rouge1": 0.5660377358490567,
    "rouge2": 0.2095238095238095,
    "rougeL": 0.41509433962264153,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 24.0,
    "yield_pred": 24.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 4243.426561355591,
    "error": null
  },
  {
    "sample_id": 41,
    "defect_type": "loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal heater zone boundary creating thermal stress\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position\n- Over heater zone boundary = thermal discontinuity\n- Hillock = thermal stress relief in Al\n- Dual-zone pedestal = zone boundary effect\n\n**Root Cause Determination**: Pedestal heater zone boundary at X=35, Y=-35 creates temperature step during deposition, inducing thermal stress that forms hillocks in aluminum.\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify zone boundary temperature profile\n2. **Zone balancing**: Optimize zone setpoints for uniform temperature\n3. **Transition smoothing**: Implement gradual zone transition\n4. **Process temperature**: Consider lower deposition temperature\n5. **Validation**: Deposit test film, verify no hillocks\n\n## Prevention Measures\n\n- Zone boundary temperature monitoring\n- Pedestal uniformity specification\n- Hillock monitoring at zone boundaries\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal heater zone stress relief failure\n- Localized hillock formation = stress relief failure\n- Same location = heating zone boundary\n- Al film stress relief = only at pedestal\n- Temperature: 350C = heating zone\n\n**Evidence**:\n- Same location = heating zone\n- Stress relief only at pedestal\n- Temperature correlation\n\n## Corrective Actions\n\n1. **Temperature verification**: Check pedestal temperature at 350C\n2. **Zone boundary verification**: Confirm heating zone boundary\n3. **Pedestal inspection**: Check heating zone condition\n4. **Validation**: Verify stress relief at pedestal\n\n## Prevention Measures\n\n- Add pedestal temperature monitoring\n- Track stress relief at heating zone\n- Include pedestal in qualification\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "rouge1": 0.4796380090497738,
    "rouge2": 0.182648401826484,
    "rougeL": 0.38009049773755654,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 10.0,
    "yield_pred": 100.0,
    "yield_match": false,
    "structure_score": 0.8571428571428571,
    "latency_ms": 4025.0444412231445,
    "error": null
  },
  {
    "sample_id": 42,
    "defect_type": "scratch",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Slurry pH drift causing aggressive polish\n- Micro-scratches = fine abrasion\n- pH low = more aggressive chemistry\n- Device performance = electrical impact\n\n**Correlation Reasoning**:\n- Micro scale = chemical effect\n- pH correlation = chemistry change\n- Performance impact = device-level damage\n\n## Corrective Actions\n\n1. **Adjust**: Slurry pH to specification\n2. **Replace**: Slurry batch if degraded\n3. **Verify**: pH within range\n4. **Validate**: No micro-scratches on test wafer\n\n## Prevention Measures\n\n- Monitor slurry pH continuously\n- Set pH drift alarms\n- Track micro-scratch trends\n\n**Severity**: Critical\n**Yield Impact**: Device performance",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Slurry pH drift causing micro-scratches\n- pH low = aggressive chemistry\n- Micro-scratches = chemical attack\n- Slurry chemistry = aggressive\n\n**Evidence**:\n- pH low = chemical attack\n- Micro-scratches = chemical damage\n- Aggressive chemistry = aggressive\n\n## Corrective Actions\n\n1. **pH**: Increase to 7-8\n2. **Clean**: Scrub wafer with 100% ethanol\n3. **Validation**: SEM, XRD, etc.\n\n## Prevention Measures\n\n- Monitor pH\n- Track chemical attack\n- Regular pH calibration\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.5548387096774193,
    "rouge2": 0.23529411764705882,
    "rougeL": 0.45161290322580644,
    "severity_gt": "critical",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": null,
    "yield_pred": 10.0,
    "yield_match": false,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3304.8691749572754,
    "error": null
  },
  {
    "sample_id": 43,
    "defect_type": "donut",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: RF coupling non-uniformity at mid-radius\n- RF power coupling stronger at 50-80mm ring\n- Mid-radius receiving excess plasma density\n- Over-etch from localized high ion bombardment\n\n**Evidence**:\n- RF coupling measurement shows mid-radius peak\n- Over-etch pattern at 50-80mm\n- Power distribution not flat\n\n## Corrective Actions\n\n1. **Diagnose**: RF field mapping on ETCH-AMAT-03\n2. **Adjust**: Tune RF matching network for uniformity\n3. **Verify**: Power distribution flat across wafer\n4. **Validate**: Etch uniformity <5%\n\n## Prevention Measures\n\n- Add RF uniformity to quarterly calibration\n- Monitor etch rate uniformity trends\n- Track power distribution metrics\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: RF coupling enhancement causing non-uniform power distribution\n- RF coupling at 50-80mm shows ring pattern\n- Over-etch at center and edge\n- Power distribution non-uniform\n\n**Evidence**:\n- RF coupling at 50-80mm shows ring pattern\n- Over-etch at center and edge\n- Power distribution non-uniform\n\n## Corrective Actions\n\n1. **Clean**: RF coupling at 50-80mm\n2. **Verify**: RF coupling uniformity\n3. **Validate**: Power distribution uniformity\n\n## Prevention Measures\n\n- RF coupling uniformity monitoring\n- RF coupling optimization\n- Power distribution uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "rouge1": 0.5968586387434556,
    "rouge2": 0.2751322751322751,
    "rougeL": 0.5130890052356021,
    "severity_gt": "major",
    "severity_pred": "major",
    "severity_match": true,
    "yield_gt": 15.0,
    "yield_pred": 15.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 3727.7534008026123,
    "error": null
  },
  {
    "sample_id": 44,
    "defect_type": "edge_loc",
    "ground_truth": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor distribution at 1 o'clock - gas injection point creates localized oversaturation affecting via fill nucleation\n\n**Evidence**:\n- 1 o'clock at gas injection = highest precursor concentration\n- Bottom-of-via voids indicate nucleation failure at via bottom\n- Oversaturation can cause precursor self-reaction before reaching via bottom\n- Other positions with normal precursor levels show good fill\n\n## Corrective Actions\n\n1. Adjust gas injection uniformity - reduce flow or spread injection points\n2. Verify showerhead distribution at 1 o'clock sector\n3. Optimize precursor pulse timing for better via bottom coverage\n4. Consider lower deposition rate at 1 o'clock (reduced gas flow)\n5. Add RF bias to improve via bottom coverage uniformity\n6. Run metal fill qual with via voiding inspection at all positions\n\n## Prevention Measures\n\n- Implement precursor distribution uniformity monitoring\n- Add via fill inspection at gas injection vicinity to qualification\n- Optimize injection geometry for uniform coverage\n\n**Severity**: High - via voids cause interconnect failure\n**Yield Impact**: 5.5% yield loss at 1 o'clock edge",
    "predicted": "## Root Cause Analysis\n\n**Primary Cause**: Precursor gas injection point temperature causing void formation\n- 1 o'clock at precursor gas injection point \u2192 gas temperature 300\u00b0C\n- Deposition temperature 300\u00b0C \u2192 gas temperature causing voids\n- Void at 1 o'clock \u2192 gas temperature not uniform\n\n**Contributing Factors**:\n- Gas injection point temperature not uniform\n- Gas flow rate not uniform\n- Void formation at gas injection point\n\n## Corrective Actions\n\n1. **Temperature verification**: Check gas injection point temperature\n2. **Gas flow verification**: Verify gas flow uniformity\n3. **Gas injection point optimization**: Adjust gas injection point temperature\n4. **Gas flow optimization**: Optimize gas flow to uniformity\n5. **Validation**: Run PVD + CVD test to confirm uniformity\n\n## Prevention Measures\n\n- Implement gas injection point temperature monitoring\n- Add gas flow uniformity to PVD qualification\n- Include gas injection point temperature in PVD qualification\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "rouge1": 0.43421052631578944,
    "rouge2": 0.17880794701986757,
    "rougeL": 0.30921052631578944,
    "severity_gt": "unknown",
    "severity_pred": "major",
    "severity_match": false,
    "yield_gt": 5.5,
    "yield_pred": 10.0,
    "yield_match": true,
    "structure_score": 0.8571428571428571,
    "latency_ms": 4781.036376953125,
    "error": null
  }
]