# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:50 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins_valid[0] ins_valid[1] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs_valid \
 index[0] index[1] index_valid

.latch       n146 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n151 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n156 control.tehb.dataReg[0]  0
.latch       n161 control.tehb.dataReg[1]  0
.latch       n166 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n89
01 1
.names control.tehb.control.fullReg new_n89 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n92
11 1
.names ins_ready[1] new_n92 index[0]
00 0
.names ins[20] index[0] new_n94
11 1
.names ins[0] index[0] new_n95
10 1
.names new_n94 new_n95 new_n96
00 1
.names index[1] new_n96 outs[0]
00 1
.names ins[21] index[0] new_n98
11 1
.names ins[1] index[0] new_n99
10 1
.names new_n98 new_n99 new_n100
00 1
.names index[1] new_n100 outs[1]
00 1
.names ins[22] index[0] new_n102
11 1
.names ins[2] index[0] new_n103
10 1
.names new_n102 new_n103 new_n104
00 1
.names index[1] new_n104 outs[2]
00 1
.names ins[23] index[0] new_n106
11 1
.names ins[3] index[0] new_n107
10 1
.names new_n106 new_n107 new_n108
00 1
.names index[1] new_n108 outs[3]
00 1
.names ins[24] index[0] new_n110
11 1
.names ins[4] index[0] new_n111
10 1
.names new_n110 new_n111 new_n112
00 1
.names index[1] new_n112 outs[4]
00 1
.names ins[25] index[0] new_n114
11 1
.names ins[5] index[0] new_n115
10 1
.names new_n114 new_n115 new_n116
00 1
.names index[1] new_n116 outs[5]
00 1
.names ins[26] index[0] new_n118
11 1
.names ins[6] index[0] new_n119
10 1
.names new_n118 new_n119 new_n120
00 1
.names index[1] new_n120 outs[6]
00 1
.names ins[27] index[0] new_n122
11 1
.names ins[7] index[0] new_n123
10 1
.names new_n122 new_n123 new_n124
00 1
.names index[1] new_n124 outs[7]
00 1
.names ins[28] index[0] new_n126
11 1
.names ins[8] index[0] new_n127
10 1
.names new_n126 new_n127 new_n128
00 1
.names index[1] new_n128 outs[8]
00 1
.names ins[29] index[0] new_n130
11 1
.names ins[9] index[0] new_n131
10 1
.names new_n130 new_n131 new_n132
00 1
.names index[1] new_n132 outs[9]
00 1
.names ins[30] index[0] new_n134
11 1
.names ins[10] index[0] new_n135
10 1
.names new_n134 new_n135 new_n136
00 1
.names index[1] new_n136 outs[10]
00 1
.names ins[31] index[0] new_n138
11 1
.names ins[11] index[0] new_n139
10 1
.names new_n138 new_n139 new_n140
00 1
.names index[1] new_n140 outs[11]
00 1
.names ins[32] index[0] new_n142
11 1
.names ins[12] index[0] new_n143
10 1
.names new_n142 new_n143 new_n144
00 1
.names index[1] new_n144 outs[12]
00 1
.names ins[33] index[0] new_n146_1
11 1
.names ins[13] index[0] new_n147
10 1
.names new_n146_1 new_n147 new_n148
00 1
.names index[1] new_n148 outs[13]
00 1
.names ins[34] index[0] new_n150
11 1
.names ins[14] index[0] new_n151_1
10 1
.names new_n150 new_n151_1 new_n152
00 1
.names index[1] new_n152 outs[14]
00 1
.names ins[35] index[0] new_n154
11 1
.names ins[15] index[0] new_n155
10 1
.names new_n154 new_n155 new_n156_1
00 1
.names index[1] new_n156_1 outs[15]
00 1
.names ins[36] index[0] new_n158
11 1
.names ins[16] index[0] new_n159
10 1
.names new_n158 new_n159 new_n160
00 1
.names index[1] new_n160 outs[16]
00 1
.names ins[37] index[0] new_n162
11 1
.names ins[17] index[0] new_n163
10 1
.names new_n162 new_n163 new_n164
00 1
.names index[1] new_n164 outs[17]
00 1
.names ins[38] index[0] new_n166_1
11 1
.names ins[18] index[0] new_n167
10 1
.names new_n166_1 new_n167 new_n168
00 1
.names index[1] new_n168 outs[18]
00 1
.names ins[39] index[0] new_n170
11 1
.names ins[19] index[0] new_n171
10 1
.names new_n170 new_n171 new_n172
00 1
.names index[1] new_n172 outs[19]
00 1
.names ins_valid[0] new_n89 new_n174
00 1
.names control.tehb.control.fullReg new_n174 new_n175
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n175 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n175 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n178
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n179
01 1
.names new_n178 new_n179 new_n180
00 1
.names rst new_n180 new_n181
00 1
.names new_n175 new_n181 n166
01 1
.names new_n178 n166 n146
01 0
.names new_n179 n166 n151
01 0
.names control.tehb.control.fullReg new_n174 new_n185
00 1
.names new_n180 new_n185 new_n186
01 1
.names control.tehb.dataReg[0] new_n186 new_n187
10 1
.names new_n89 new_n186 new_n188
11 1
.names new_n187 new_n188 new_n189
00 1
.names rst new_n189 n156
00 1
.names rst control.tehb.dataReg[1] new_n191
01 1
.names new_n186 new_n191 n161
01 1
.end
