// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/21/2022 19:58:58"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accumulatorFull (
	IOIn,
	reset,
	CLK,
	\Output );
input 	[15:0] IOIn;
input 	[0:0] reset;
input 	CLK;
output 	[15:0] \Output ;

// Design Ports Information
// Output[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[1]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[2]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[3]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[4]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[6]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[7]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[8]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[9]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[10]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[11]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[12]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[13]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[14]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Output[15]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset[0]	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[0]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[1]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[3]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[4]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[5]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[6]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[7]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[8]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[9]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[10]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[11]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[12]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[13]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[14]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOIn[15]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("16bAccumulator_v.sdo");
// synopsys translate_on

wire \Output[0]~output_o ;
wire \Output[1]~output_o ;
wire \Output[2]~output_o ;
wire \Output[3]~output_o ;
wire \Output[4]~output_o ;
wire \Output[5]~output_o ;
wire \Output[6]~output_o ;
wire \Output[7]~output_o ;
wire \Output[8]~output_o ;
wire \Output[9]~output_o ;
wire \Output[10]~output_o ;
wire \Output[11]~output_o ;
wire \Output[12]~output_o ;
wire \Output[13]~output_o ;
wire \Output[14]~output_o ;
wire \Output[15]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \alus|ALUC|Add0~0_combout ;
wire \memsub|control_inst|next_state.Load~2_combout ;
wire \alus|ALUC|Mux16~0_combout ;
wire \alus|ALUC|Mux16~0clkctrl_outclk ;
wire \memsub|control_inst|Decoder0~5_combout ;
wire \memsub|control_inst|next_state.Addi~0_combout ;
wire \reset[0]~input_o ;
wire \reset[0]~inputclkctrl_outclk ;
wire \memsub|control_inst|current_state.Addi~q ;
wire \memsub|control_inst|Decoder0~7_combout ;
wire \memsub|control_inst|next_state.Add~0_combout ;
wire \memsub|control_inst|current_state.Add~q ;
wire \memsub|control_inst|WideOr10~0_combout ;
wire \memsub|control_inst|Decoder0~1_combout ;
wire \memsub|control_inst|next_state.Sub~0_combout ;
wire \memsub|control_inst|current_state.Sub~q ;
wire \memsub|control_inst|Decoder0~3_combout ;
wire \memsub|control_inst|next_state.Bne~0_combout ;
wire \memsub|control_inst|current_state.Bne~q ;
wire \memsub|control_inst|Decoder0~2_combout ;
wire \memsub|control_inst|next_state.Beq~0_combout ;
wire \memsub|control_inst|current_state.Beq~q ;
wire \memsub|control_inst|WideOr5~0_combout ;
wire \memsub|control_inst|WideOr5~combout ;
wire \memsub|control_inst|WideOr3~clkctrl_outclk ;
wire \memsub|control_inst|Decoder0~4_combout ;
wire \memsub|control_inst|next_state.Ms~0_combout ;
wire \memsub|control_inst|current_state.Ms~q ;
wire \memsub|control_inst|ALUSrcA~0_combout ;
wire \wiresub|Sp|Out[7]~1_combout ;
wire \memsub|control_inst|Decoder0~0_combout ;
wire \memsub|control_inst|next_state.Save~2_combout ;
wire \memsub|control_inst|current_state.Save~q ;
wire \memsub|control_inst|WideOr18~1_combout ;
wire \memsub|control_inst|next_state.Jump~2_combout ;
wire \memsub|control_inst|current_state.Jump~q ;
wire \memsub|control_inst|WideOr18~0_combout ;
wire \memsub|control_inst|WideOr18~2_combout ;
wire \memsub|control_inst|WideOr18~2clkctrl_outclk ;
wire \memsub|control_inst|next_state.Slt~0_combout ;
wire \memsub|control_inst|current_state.Slt~q ;
wire \memsub|control_inst|Decoder0~6_combout ;
wire \memsub|control_inst|next_state.Slti~0_combout ;
wire \memsub|control_inst|current_state.Slti~q ;
wire \memsub|control_inst|ALUOp~0_combout ;
wire \memsub|control_inst|Decoder0~10_combout ;
wire \memsub|control_inst|next_state.Or~2_combout ;
wire \memsub|control_inst|current_state.Or~q ;
wire \memsub|control_inst|WideOr5~1_combout ;
wire \memsub|control_inst|WideOr5~2_combout ;
wire \memsub|control_inst|ACCSrc~0_combout ;
wire \wiresub|Acc|Out[4]~1_combout ;
wire \memsub|control_inst|next_state.Loadui~2_combout ;
wire \memsub|control_inst|current_state.Loadui~q ;
wire \memsub|control_inst|WideOr22~combout ;
wire \wiresub|AccSource|Mux14~0_combout ;
wire \wiresub|Sp|Out[9]~0_combout ;
wire \wiresub|Acc|Out[9]~2_combout ;
wire \wiresub|Acc|Out[4]~0_combout ;
wire \wiresub|AccSource|Mux14~1_combout ;
wire \IOIn[1]~input_o ;
wire \memsub|control_inst|WideOr12~combout ;
wire \memsub|memory_inst|Equal0~2_combout ;
wire \memsub|memory_inst|Equal0~1_combout ;
wire \memsub|memory_inst|Equal0~0_combout ;
wire \memsub|memory_inst|Equal0~3_combout ;
wire \memsub|memory_inst|IsIO[0]~feeder_combout ;
wire \wiresub|AccSource|Mux14~2_combout ;
wire \wiresub|Sp|Out[1]~7_combout ;
wire \alus|ALUSrcA|Out[1]~28_combout ;
wire \alus|ALUSrcA|Out[1]~29_combout ;
wire \memsub|control_inst|WideOr10~combout ;
wire \IOIn[2]~input_o ;
wire \memsub|control_inst|WideOr18~3_combout ;
wire \memsub|control_inst|PCSrc~0_combout ;
wire \pcs|src_mux|Out~4_combout ;
wire \pcs|comb~0_combout ;
wire \IOIn[4]~input_o ;
wire \memsub|mux1b16_MDROut|Out[4]~3_combout ;
wire \wiresub|AccSource|Mux11~0_combout ;
wire \wiresub|AccSource|Mux11~1_combout ;
wire \wiresub|AccSource|Mux11~2_combout ;
wire \memsub|mux1b16_inst|Out[4]~4_combout ;
wire \IOIn[6]~input_o ;
wire \memsub|mux1b16_MDROut|Out[6]~5_combout ;
wire \wiresub|AccSource|Mux9~6_combout ;
wire \memsub|mux1b16_inst|Out[7]~7_combout ;
wire \IOIn[8]~input_o ;
wire \memsub|mux1b16_MDROut|Out[8]~7_combout ;
wire \wiresub|AccSource|Mux7~0_combout ;
wire \wiresub|AccSource|Mux7~1_combout ;
wire \alus|ALUSrcA|Out[8]~14_combout ;
wire \alus|ALUSrcA|Out[8]~15_combout ;
wire \memsub|control_inst|WideOr8~combout ;
wire \alus|ALUSrcB|Mux7~1_combout ;
wire \alus|ALUSrcB|Mux7~0_combout ;
wire \alus|ALUSrcB|Mux7~2_combout ;
wire \alus|ALUC|Mux8~0_combout ;
wire \alus|ALUC|Add0~30_combout ;
wire \alus|ALUSrcB|Mux9~1_combout ;
wire \alus|ALUSrcB|Mux7~3_combout ;
wire \alus|ALUSrcB|Mux9~0_combout ;
wire \alus|ALUSrcB|Mux8~0_combout ;
wire \IOIn[7]~input_o ;
wire \memsub|mux1b16_MDROut|Out[7]~6_combout ;
wire \alus|ALUC|Add0~27_combout ;
wire \alus|ALUSrcB|Mux9~2_combout ;
wire \alus|ALUC|Add0~24_combout ;
wire \alus|ALUSrcB|Mux9~3_combout ;
wire \alus|ALUC|Mux6~0_combout ;
wire \IOIn[5]~input_o ;
wire \memsub|mux1b16_MDROut|Out[5]~4_combout ;
wire \alus|ALUSrcB|Mux10~0_combout ;
wire \alus|ALUSrcB|Mux10~1_combout ;
wire \alus|ALUC|Mux5~0_combout ;
wire \alus|ALUC|Add0~21_combout ;
wire \wiresub|Sp|Out[4]~4_combout ;
wire \alus|ALUSrcA|Out[4]~22_combout ;
wire \alus|ALUSrcA|Out[4]~23_combout ;
wire \alus|ALUSrcB|Mux11~0_combout ;
wire \alus|ALUSrcB|Mux11~1_combout ;
wire \alus|ALUSrcB|Mux11~2_combout ;
wire \alus|ALUC|Add0~18_combout ;
wire \wiresub|Sp|Out[3]~5_combout ;
wire \alus|ALUSrcA|Out[3]~24_combout ;
wire \alus|ALUSrcA|Out[3]~25_combout ;
wire \alus|ALUSrcB|Mux12~1_combout ;
wire \IOIn[3]~input_o ;
wire \memsub|mux1b16_MDROut|Out[3]~2_combout ;
wire \alus|ALUSrcB|Mux12~0_combout ;
wire \alus|ALUSrcB|Mux12~2_combout ;
wire \alus|ALUC|Add0~15_combout ;
wire \alus|ALUSrcB|Mux13~1_combout ;
wire \alus|ALUSrcB|Mux13~0_combout ;
wire \alus|ALUSrcB|Mux13~2_combout ;
wire \alus|ALUC|Add0~12_combout ;
wire \alus|ALUC|Add0~9_combout ;
wire \IOIn[0]~input_o ;
wire \memsub|mux1b16_MDROut|Out[0]~0_combout ;
wire \wiresub|AccSource|Mux15~0_combout ;
wire \wiresub|AccSource|Mux15~1_combout ;
wire \wiresub|AccSource|Mux15~2_combout ;
wire \alus|ALUSrcA|Out[0]~30_combout ;
wire \alus|ALUSrcA|Out[0]~31_combout ;
wire \alus|ALUSrcB|Mux15~1_combout ;
wire \alus|ALUC|Add0~2_combout ;
wire \alus|ALUC|Add0~4_cout ;
wire \alus|ALUC|Add0~6 ;
wire \alus|ALUC|Add0~11 ;
wire \alus|ALUC|Add0~13_combout ;
wire \alus|ALUC|Mux0~0_combout ;
wire \alus|ALUC|Mux0~1_combout ;
wire \wiresub|Sp|Out[2]~6_combout ;
wire \alus|ALUSrcA|Out[2]~26_combout ;
wire \alus|ALUSrcA|Out[2]~27_combout ;
wire \alus|ALUC|Add0~14 ;
wire \alus|ALUC|Add0~17 ;
wire \alus|ALUC|Add0~20 ;
wire \alus|ALUC|Add0~22_combout ;
wire \alus|ALUC|Mux5~1_combout ;
wire \wiresub|Sp|Out[5]~3_combout ;
wire \pcs|src_mux|Out~5_combout ;
wire \alus|ALUSrcA|Out[5]~20_combout ;
wire \alus|ALUSrcA|Out[5]~21_combout ;
wire \alus|ALUC|Add0~23 ;
wire \alus|ALUC|Add0~25_combout ;
wire \alus|ALUC|Mux6~1_combout ;
wire \wiresub|Sp|Out[6]~2_combout ;
wire \alus|ALUSrcA|Out[6]~18_combout ;
wire \alus|ALUSrcA|Out[6]~19_combout ;
wire \alus|ALUC|Add0~26 ;
wire \alus|ALUC|Add0~29 ;
wire \alus|ALUC|Add0~31_combout ;
wire \alus|ALUC|Mux8~1_combout ;
wire \wiresub|AccSource|Mux7~2_combout ;
wire \memsub|mux1b16_inst|Out[8]~8_combout ;
wire \pcs|src_mux|Out~9_combout ;
wire \memsub|mux1b16_inst|Out[9]~9_combout ;
wire \IOIn[10]~input_o ;
wire \memsub|mux1b16_MDROut|Out[10]~9_combout ;
wire \wiresub|AccSource|Mux5~0_combout ;
wire \wiresub|AccSource|Mux5~1_combout ;
wire \wiresub|AccSource|Mux5~2_combout ;
wire \alus|ALUSrcA|Out[10]~10_combout ;
wire \alus|ALUSrcA|Out[10]~11_combout ;
wire \alus|ALUSrcB|Mux5~0_combout ;
wire \alus|ALUC|Add0~36_combout ;
wire \IOIn[9]~input_o ;
wire \memsub|mux1b16_MDROut|Out[9]~8_combout ;
wire \alus|ALUSrcB|Mux6~0_combout ;
wire \alus|ALUC|Add0~33_combout ;
wire \alus|ALUC|Add0~32 ;
wire \alus|ALUC|Add0~35 ;
wire \alus|ALUC|Add0~37_combout ;
wire \alus|ALUC|Mux10~0_combout ;
wire \alus|ALUC|Mux10~1_combout ;
wire \pcs|src_mux|Out~10_combout ;
wire \memsub|mux1b16_inst|Out[10]~10_combout ;
wire \IOIn[11]~input_o ;
wire \memsub|mux1b16_MDROut|Out[11]~10_combout ;
wire \wiresub|AccSource|Mux4~0_combout ;
wire \wiresub|AccSource|Mux4~1_combout ;
wire \alus|ALUSrcB|Mux4~0_combout ;
wire \alus|ALUC|Add0~39_combout ;
wire \pcs|src_mux|Out~11_combout ;
wire \alus|ALUSrcA|Out[11]~8_combout ;
wire \alus|ALUSrcA|Out[11]~9_combout ;
wire \alus|ALUC|Add0~38 ;
wire \alus|ALUC|Add0~40_combout ;
wire \alus|ALUC|Mux11~0_combout ;
wire \alus|ALUC|Mux11~1_combout ;
wire \wiresub|AccSource|Mux4~2_combout ;
wire \memsub|mux1b16_inst|Out[11]~11_combout ;
wire \IOIn[12]~input_o ;
wire \memsub|mux1b16_MDROut|Out[12]~11_combout ;
wire \alus|ALUSrcB|Mux3~0_combout ;
wire \alus|ALUC|Add0~42_combout ;
wire \wiresub|Sp|Out[12]~feeder_combout ;
wire \pcs|src_mux|Out~12_combout ;
wire \alus|ALUSrcA|Out[12]~6_combout ;
wire \alus|ALUSrcA|Out[12]~7_combout ;
wire \alus|ALUC|Add0~41 ;
wire \alus|ALUC|Add0~43_combout ;
wire \alus|ALUC|Mux12~0_combout ;
wire \alus|ALUC|Mux12~1_combout ;
wire \wiresub|AccSource|Mux3~0_combout ;
wire \wiresub|AccSource|Mux3~1_combout ;
wire \wiresub|AccSource|Mux3~2_combout ;
wire \memsub|mux1b16_inst|Out[12]~12_combout ;
wire \pcs|src_mux|Out~13_combout ;
wire \alus|ALUSrcA|Out[13]~4_combout ;
wire \alus|ALUSrcA|Out[13]~5_combout ;
wire \IOIn[13]~input_o ;
wire \memsub|mux1b16_MDROut|Out[13]~12_combout ;
wire \alus|ALUSrcB|Mux2~0_combout ;
wire \alus|ALUC|Add0~45_combout ;
wire \alus|ALUC|Add0~44 ;
wire \alus|ALUC|Add0~46_combout ;
wire \alus|ALUC|Mux13~0_combout ;
wire \alus|ALUC|Mux13~1_combout ;
wire \wiresub|AccSource|Mux2~0_combout ;
wire \wiresub|AccSource|Mux2~1_combout ;
wire \wiresub|AccSource|Mux2~2_combout ;
wire \memsub|mux1b16_inst|Out[13]~13_combout ;
wire \IOIn[14]~input_o ;
wire \memsub|mux1b16_MDROut|Out[14]~13_combout ;
wire \alus|ALUSrcB|Mux1~0_combout ;
wire \alus|ALUC|Add0~48_combout ;
wire \pcs|src_mux|Out~14_combout ;
wire \alus|ALUSrcA|Out[14]~2_combout ;
wire \alus|ALUSrcA|Out[14]~3_combout ;
wire \alus|ALUC|Add0~47 ;
wire \alus|ALUC|Add0~49_combout ;
wire \alus|ALUC|Mux14~0_combout ;
wire \alus|ALUC|Mux14~1_combout ;
wire \wiresub|AccSource|Mux1~0_combout ;
wire \wiresub|AccSource|Mux1~1_combout ;
wire \wiresub|AccSource|Mux1~2_combout ;
wire \memsub|mux1b16_inst|Out[14]~14_combout ;
wire \IOIn[15]~input_o ;
wire \alus|ALUSrcB|Mux0~0_combout ;
wire \alus|ALUSrcB|Mux0~1_combout ;
wire \alus|ALUC|Add0~51_combout ;
wire \wiresub|AccSource|Mux0~0_combout ;
wire \wiresub|AccSource|Mux0~1_combout ;
wire \wiresub|AccSource|Mux0~2_combout ;
wire \wiresub|AccSource|Mux0~3_combout ;
wire \alus|ALUSrcA|Out[15]~0_combout ;
wire \alus|ALUSrcA|Out[15]~1_combout ;
wire \alus|ALUC|Add0~50 ;
wire \alus|ALUC|Add0~52_combout ;
wire \alus|ALUC|Mux15~0_combout ;
wire \alus|ALUC|Mux15~1_combout ;
wire \pcs|src_mux|Out~15_combout ;
wire \memsub|mux1b16_inst|Out[15]~15_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \wiresub|AccSource|Mux9~5_combout ;
wire \wiresub|AccSource|Mux9~4_combout ;
wire \memsub|mux1b16_inst|Out[6]~6_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \wiresub|AccSource|Mux10~0_combout ;
wire \wiresub|AccSource|Mux10~1_combout ;
wire \wiresub|AccSource|Mux10~2_combout ;
wire \memsub|mux1b16_inst|Out[5]~5_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \wiresub|AccSource|Mux12~0_combout ;
wire \wiresub|AccSource|Mux12~1_combout ;
wire \wiresub|AccSource|Mux12~2_combout ;
wire \memsub|mux1b16_inst|Out[3]~3_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memsub|mux1b16_MDROut|Out[2]~1_combout ;
wire \wiresub|AccSource|Mux13~6_combout ;
wire \wiresub|AccSource|Mux13~5_combout ;
wire \wiresub|AccSource|Mux13~4_combout ;
wire \memsub|mux1b16_inst|Out[2]~2_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memsub|IR_inst|Out[3]~feeder_combout ;
wire \alus|ALUSrcB|Mux14~0_combout ;
wire \alus|ALUSrcB|Mux14~1_combout ;
wire \alus|ALUC|Mux1~0_combout ;
wire \alus|ALUC|Add0~10_combout ;
wire \alus|ALUC|Mux1~1_combout ;
wire \wiresub|AccSource|Mux14~3_combout ;
wire \wiresub|AccSource|Mux14~4_combout ;
wire \memsub|mux1b16_inst|Out[1]~1_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \memsub|IR_inst|Out[4]~feeder_combout ;
wire \wiresub|AccSource|Mux6~0_combout ;
wire \wiresub|AccSource|Mux6~1_combout ;
wire \wiresub|AccSource|Mux6~2_combout ;
wire \alus|ALUSrcA|Out[9]~12_combout ;
wire \alus|ALUSrcA|Out[9]~13_combout ;
wire \alus|ALUC|Mux9~0_combout ;
wire \alus|ALUC|Add0~34_combout ;
wire \alus|ALUC|Mux9~1_combout ;
wire \memsub|mux2b16_inst|Out[9]~16_combout ;
wire \memsub|mux2b16_inst|Out[9]~17_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \pcs|src_mux|Out~8_combout ;
wire \alus|ALUOut|Out[8]~feeder_combout ;
wire \memsub|mux2b16_inst|Out[8]~14_combout ;
wire \memsub|mux2b16_inst|Out[8]~15_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \wiresub|AccSource|Mux8~0_combout ;
wire \wiresub|AccSource|Mux8~1_combout ;
wire \wiresub|AccSource|Mux8~2_combout ;
wire \alus|ALUSrcA|Out[7]~16_combout ;
wire \alus|ALUSrcA|Out[7]~17_combout ;
wire \alus|ALUSrcB|Mux8~1_combout ;
wire \alus|ALUC|Mux7~0_combout ;
wire \alus|ALUC|Add0~28_combout ;
wire \alus|ALUC|Mux7~1_combout ;
wire \pcs|src_mux|Out~7_combout ;
wire \memsub|mux2b16_inst|Out[7]~12_combout ;
wire \memsub|mux2b16_inst|Out[7]~13_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \pcs|src_mux|Out~6_combout ;
wire \alus|ALUOut|Out[6]~feeder_combout ;
wire \memsub|mux2b16_inst|Out[6]~10_combout ;
wire \memsub|mux2b16_inst|Out[6]~11_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memsub|IR_inst|Out[12]~feeder_combout ;
wire \memsub|control_inst|next_state.SwOrLw~0_combout ;
wire \memsub|control_inst|current_state.SwOrLw~q ;
wire \memsub|control_inst|next_state.Lw~0_combout ;
wire \memsub|control_inst|next_state.Lw~1_combout ;
wire \memsub|control_inst|current_state.Lw~q ;
wire \memsub|control_inst|WideOr11~combout ;
wire \memsub|mux2b16_inst|Out[5]~8_combout ;
wire \memsub|mux2b16_inst|Out[5]~9_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memsub|IR_inst|Out[15]~feeder_combout ;
wire \memsub|control_inst|Decoder0~9_combout ;
wire \memsub|control_inst|next_state.Ori~2_combout ;
wire \memsub|control_inst|current_state.Ori~q ;
wire \memsub|control_inst|WideOr17~0_combout ;
wire \alus|ALUC|Mux4~0_combout ;
wire \alus|ALUC|Add0~19_combout ;
wire \alus|ALUC|Mux4~1_combout ;
wire \alus|ALUOut|Out[4]~feeder_combout ;
wire \memsub|mux2b16_inst|Out[4]~4_combout ;
wire \memsub|mux2b16_inst|Out[4]~5_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memsub|control_inst|Selector22~1_combout ;
wire \memsub|control_inst|Selector22~2_combout ;
wire \memsub|control_inst|Selector22~0_combout ;
wire \memsub|control_inst|Selector22~3_combout ;
wire \memsub|control_inst|current_state.Fetch~q ;
wire \memsub|control_inst|current_state.Decode~0_combout ;
wire \memsub|control_inst|current_state.Decode~q ;
wire \memsub|control_inst|Decoder0~8_combout ;
wire \memsub|control_inst|next_state.And~2_combout ;
wire \memsub|control_inst|current_state.And~q ;
wire \memsub|control_inst|WideOr5~3_combout ;
wire \alus|ALUC|Mux3~0_combout ;
wire \alus|ALUC|Add0~16_combout ;
wire \alus|ALUC|Mux3~1_combout ;
wire \memsub|IR_inst|Out[2]~feeder_combout ;
wire \pcs|src_mux|Out~3_combout ;
wire \memsub|mux2b16_inst|Out[3]~2_combout ;
wire \memsub|mux2b16_inst|Out[3]~3_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memsub|IR_inst|Out[1]~feeder_combout ;
wire \pcs|src_mux|Out~2_combout ;
wire \memsub|mux2b16_inst|Out[2]~0_combout ;
wire \memsub|mux2b16_inst|Out[2]~1_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \memsub|IR_inst|Out[0]~feeder_combout ;
wire \pcs|src_mux|Out~1_combout ;
wire \memsub|mux2b16_inst|Out[1]~6_combout ;
wire \memsub|mux2b16_inst|Out[1]~7_combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \memsub|control_inst|next_state.Jal~2_combout ;
wire \memsub|control_inst|current_state.Jal~q ;
wire \memsub|control_inst|WideOr23~combout ;
wire \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memsub|IR_inst|Out[11]~feeder_combout ;
wire \memsub|control_inst|Decoder0~11_combout ;
wire \memsub|control_inst|next_state.Loadi~2_combout ;
wire \memsub|control_inst|current_state.Loadi~q ;
wire \memsub|control_inst|WideOr3~0_combout ;
wire \memsub|control_inst|next_state.Load~3_combout ;
wire \memsub|control_inst|current_state.Load~q ;
wire \memsub|control_inst|WideOr3~combout ;
wire \alus|ALUC|Add0~5_combout ;
wire \alus|ALUC|Add0~7_combout ;
wire \alus|ALUSrcB|Mux15~0_combout ;
wire \alus|ALUC|Add0~1_combout ;
wire \alus|ALUC|LessThan0~1_cout ;
wire \alus|ALUC|LessThan0~3_cout ;
wire \alus|ALUC|LessThan0~5_cout ;
wire \alus|ALUC|LessThan0~7_cout ;
wire \alus|ALUC|LessThan0~9_cout ;
wire \alus|ALUC|LessThan0~11_cout ;
wire \alus|ALUC|LessThan0~13_cout ;
wire \alus|ALUC|LessThan0~15_cout ;
wire \alus|ALUC|LessThan0~17_cout ;
wire \alus|ALUC|LessThan0~19_cout ;
wire \alus|ALUC|LessThan0~21_cout ;
wire \alus|ALUC|LessThan0~23_cout ;
wire \alus|ALUC|LessThan0~25_cout ;
wire \alus|ALUC|LessThan0~27_cout ;
wire \alus|ALUC|LessThan0~29_cout ;
wire \alus|ALUC|LessThan0~30_combout ;
wire \alus|ALUC|Add0~8_combout ;
wire \pcs|src_mux|Out~0_combout ;
wire \memsub|mux1b16_inst|Out[0]~0_combout ;
wire \memsub|comb~0_combout ;
wire [15:0] \wiresub|Acc|Out ;
wire [15:0] \pcs|pc_reg|Out ;
wire [15:0] \memsub|IO_inst|Out ;
wire [15:0] \memsub|MDR_inst|Out ;
wire [0:0] \memsub|memory_inst|IsIO ;
wire [0:0] \memsub|control_inst|MemData ;
wire [15:0] \memsub|IR_inst|Out ;
wire [15:0] \alus|ALUOut|Out ;
wire [15:0] \wiresub|Sp|Out ;
wire [15:0] \alus|ALUC|Out ;
wire [1:0] \memsub|control_inst|PCSrc ;
wire [1:0] \memsub|control_inst|BneOrBeq ;
wire [2:0] \memsub|control_inst|ACCSrc ;
wire [2:0] \memsub|control_inst|ALUOp ;
wire [1:0] \memsub|control_inst|ALUSrcA ;
wire [2:0] \memsub|control_inst|ALUSrcB ;

wire [17:0] \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \Output[0]~output (
	.i(\memsub|IO_inst|Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[0]~output .bus_hold = "false";
defparam \Output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \Output[1]~output (
	.i(\memsub|IO_inst|Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[1]~output .bus_hold = "false";
defparam \Output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \Output[2]~output (
	.i(\memsub|IO_inst|Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[2]~output .bus_hold = "false";
defparam \Output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \Output[3]~output (
	.i(\memsub|IO_inst|Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[3]~output .bus_hold = "false";
defparam \Output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Output[4]~output (
	.i(\memsub|IO_inst|Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[4]~output .bus_hold = "false";
defparam \Output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Output[5]~output (
	.i(\memsub|IO_inst|Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[5]~output .bus_hold = "false";
defparam \Output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \Output[6]~output (
	.i(\memsub|IO_inst|Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[6]~output .bus_hold = "false";
defparam \Output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \Output[7]~output (
	.i(\memsub|IO_inst|Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[7]~output .bus_hold = "false";
defparam \Output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \Output[8]~output (
	.i(\memsub|IO_inst|Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[8]~output .bus_hold = "false";
defparam \Output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \Output[9]~output (
	.i(\memsub|IO_inst|Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[9]~output .bus_hold = "false";
defparam \Output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \Output[10]~output (
	.i(\memsub|IO_inst|Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[10]~output .bus_hold = "false";
defparam \Output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \Output[11]~output (
	.i(\memsub|IO_inst|Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[11]~output .bus_hold = "false";
defparam \Output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \Output[12]~output (
	.i(\memsub|IO_inst|Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[12]~output .bus_hold = "false";
defparam \Output[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \Output[13]~output (
	.i(\memsub|IO_inst|Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[13]~output .bus_hold = "false";
defparam \Output[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \Output[14]~output (
	.i(\memsub|IO_inst|Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[14]~output .bus_hold = "false";
defparam \Output[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \Output[15]~output (
	.i(\memsub|IO_inst|Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Output[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Output[15]~output .bus_hold = "false";
defparam \Output[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \alus|ALUC|Add0~0 (
// Equation(s):
// \alus|ALUC|Add0~0_combout  = (!\memsub|control_inst|ALUOp [1] & !\memsub|control_inst|ALUOp [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\memsub|control_inst|ALUOp [2]),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~0 .lut_mask = 16'h000F;
defparam \alus|ALUC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \memsub|control_inst|next_state.Load~2 (
// Equation(s):
// \memsub|control_inst|next_state.Load~2_combout  = (\memsub|control_inst|current_state.Decode~q  & !\memsub|IR_inst|Out [13])

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(gnd),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Load~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Load~2 .lut_mask = 16'h00CC;
defparam \memsub|control_inst|next_state.Load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \alus|ALUC|Mux16~0 (
// Equation(s):
// \alus|ALUC|Mux16~0_combout  = ((!\memsub|control_inst|ALUOp [0] & !\memsub|control_inst|ALUOp [1])) # (!\memsub|control_inst|ALUOp [2])

	.dataa(gnd),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux16~0 .lut_mask = 16'h333F;
defparam \alus|ALUC|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \alus|ALUC|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\alus|ALUC|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\alus|ALUC|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \alus|ALUC|Mux16~0clkctrl .clock_type = "global clock";
defparam \alus|ALUC|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \memsub|control_inst|Decoder0~5 (
// Equation(s):
// \memsub|control_inst|Decoder0~5_combout  = (\memsub|IR_inst|Out [14] & (\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [14]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~5 .lut_mask = 16'h0800;
defparam \memsub|control_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \memsub|control_inst|next_state.Addi~0 (
// Equation(s):
// \memsub|control_inst|next_state.Addi~0_combout  = (\memsub|control_inst|Decoder0~5_combout  & (\memsub|control_inst|current_state.Decode~q  & \memsub|IR_inst|Out [13]))

	.dataa(\memsub|control_inst|Decoder0~5_combout ),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(gnd),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Addi~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Addi~0 .lut_mask = 16'h8800;
defparam \memsub|control_inst|next_state.Addi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset[0]~input (
	.i(reset[0]),
	.ibar(gnd),
	.o(\reset[0]~input_o ));
// synopsys translate_off
defparam \reset[0]~input .bus_hold = "false";
defparam \reset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset[0]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset[0]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset[0]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset[0]~inputclkctrl .clock_type = "global clock";
defparam \reset[0]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \memsub|control_inst|current_state.Addi (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.Addi~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Addi .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Addi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \memsub|control_inst|Decoder0~7 (
// Equation(s):
// \memsub|control_inst|Decoder0~7_combout  = (!\memsub|IR_inst|Out [11] & (\memsub|IR_inst|Out [14] & (!\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~7 .lut_mask = 16'h0400;
defparam \memsub|control_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \memsub|control_inst|next_state.Add~0 (
// Equation(s):
// \memsub|control_inst|next_state.Add~0_combout  = (\memsub|IR_inst|Out [13] & (\memsub|control_inst|current_state.Decode~q  & \memsub|control_inst|Decoder0~7_combout ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Add~0 .lut_mask = 16'h8800;
defparam \memsub|control_inst|next_state.Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \memsub|control_inst|current_state.Add (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.Add~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Add .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \memsub|control_inst|WideOr10~0 (
// Equation(s):
// \memsub|control_inst|WideOr10~0_combout  = (!\memsub|control_inst|current_state.Addi~q  & !\memsub|control_inst|current_state.Add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Addi~q ),
	.datad(\memsub|control_inst|current_state.Add~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr10~0 .lut_mask = 16'h000F;
defparam \memsub|control_inst|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \memsub|control_inst|Decoder0~1 (
// Equation(s):
// \memsub|control_inst|Decoder0~1_combout  = (\memsub|IR_inst|Out [11] & (\memsub|IR_inst|Out [14] & (!\memsub|IR_inst|Out [15] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~1 .lut_mask = 16'h0008;
defparam \memsub|control_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \memsub|control_inst|next_state.Sub~0 (
// Equation(s):
// \memsub|control_inst|next_state.Sub~0_combout  = (\memsub|control_inst|current_state.Decode~q  & (\memsub|control_inst|Decoder0~1_combout  & \memsub|IR_inst|Out [13]))

	.dataa(\memsub|control_inst|current_state.Decode~q ),
	.datab(\memsub|control_inst|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Sub~0 .lut_mask = 16'h8800;
defparam \memsub|control_inst|next_state.Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \memsub|control_inst|current_state.Sub (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Sub~0_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Sub .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \memsub|control_inst|Decoder0~3 (
// Equation(s):
// \memsub|control_inst|Decoder0~3_combout  = (!\memsub|IR_inst|Out [14] & (!\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [15] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [14]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~3 .lut_mask = 16'h0001;
defparam \memsub|control_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \memsub|control_inst|next_state.Bne~0 (
// Equation(s):
// \memsub|control_inst|next_state.Bne~0_combout  = (\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~3_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|Decoder0~3_combout ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Bne~0 .lut_mask = 16'hA000;
defparam \memsub|control_inst|next_state.Bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \memsub|control_inst|current_state.Bne (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Bne~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Bne~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Bne .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Bne .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \memsub|control_inst|Decoder0~2 (
// Equation(s):
// \memsub|control_inst|Decoder0~2_combout  = (!\memsub|IR_inst|Out [15] & (\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [15]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [14]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~2 .lut_mask = 16'h0004;
defparam \memsub|control_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \memsub|control_inst|next_state.Beq~0 (
// Equation(s):
// \memsub|control_inst|next_state.Beq~0_combout  = (\memsub|control_inst|Decoder0~2_combout  & (\memsub|control_inst|current_state.Decode~q  & \memsub|IR_inst|Out [13]))

	.dataa(\memsub|control_inst|Decoder0~2_combout ),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(gnd),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Beq~0 .lut_mask = 16'h8800;
defparam \memsub|control_inst|next_state.Beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \memsub|control_inst|current_state.Beq (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.Beq~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Beq .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Beq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \memsub|control_inst|WideOr5~0 (
// Equation(s):
// \memsub|control_inst|WideOr5~0_combout  = (!\memsub|control_inst|current_state.Bne~q  & !\memsub|control_inst|current_state.Beq~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Bne~q ),
	.datad(\memsub|control_inst|current_state.Beq~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr5~0 .lut_mask = 16'h000F;
defparam \memsub|control_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \memsub|control_inst|WideOr5 (
// Equation(s):
// \memsub|control_inst|WideOr5~combout  = ((\memsub|control_inst|current_state.Sub~q ) # ((!\memsub|control_inst|WideOr5~0_combout ) # (!\memsub|control_inst|WideOr5~3_combout ))) # (!\memsub|control_inst|WideOr10~0_combout )

	.dataa(\memsub|control_inst|WideOr10~0_combout ),
	.datab(\memsub|control_inst|current_state.Sub~q ),
	.datac(\memsub|control_inst|WideOr5~3_combout ),
	.datad(\memsub|control_inst|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr5 .lut_mask = 16'hDFFF;
defparam \memsub|control_inst|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \memsub|control_inst|WideOr3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memsub|control_inst|WideOr3~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memsub|control_inst|WideOr3~clkctrl_outclk ));
// synopsys translate_off
defparam \memsub|control_inst|WideOr3~clkctrl .clock_type = "global clock";
defparam \memsub|control_inst|WideOr3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \memsub|control_inst|ALUSrcA[0] (
// Equation(s):
// \memsub|control_inst|ALUSrcA [0] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|ALUSrcA [0]))) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (\memsub|control_inst|WideOr5~combout ))

	.dataa(\memsub|control_inst|WideOr5~combout ),
	.datab(gnd),
	.datac(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.datad(\memsub|control_inst|ALUSrcA [0]),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcA [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcA[0] .lut_mask = 16'hFA0A;
defparam \memsub|control_inst|ALUSrcA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \memsub|control_inst|Decoder0~4 (
// Equation(s):
// \memsub|control_inst|Decoder0~4_combout  = (!\memsub|IR_inst|Out [15] & (!\memsub|IR_inst|Out [11] & (\memsub|IR_inst|Out [14] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [15]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [14]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~4 .lut_mask = 16'h0010;
defparam \memsub|control_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \memsub|control_inst|next_state.Ms~0 (
// Equation(s):
// \memsub|control_inst|next_state.Ms~0_combout  = (\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~4_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|Decoder0~4_combout ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Ms~0 .lut_mask = 16'hA000;
defparam \memsub|control_inst|next_state.Ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \memsub|control_inst|current_state.Ms (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Ms~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Ms~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Ms .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Ms .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \memsub|control_inst|ALUSrcA~0 (
// Equation(s):
// \memsub|control_inst|ALUSrcA~0_combout  = (!\memsub|control_inst|current_state.SwOrLw~q  & !\memsub|control_inst|current_state.Ms~q )

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.SwOrLw~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Ms~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcA~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcA~0 .lut_mask = 16'h0033;
defparam \memsub|control_inst|ALUSrcA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \memsub|control_inst|ALUSrcA[1] (
// Equation(s):
// \memsub|control_inst|ALUSrcA [1] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|ALUSrcA [1]))) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (!\memsub|control_inst|ALUSrcA~0_combout ))

	.dataa(\memsub|control_inst|ALUSrcA~0_combout ),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(gnd),
	.datad(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcA [1]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcA[1] .lut_mask = 16'hCC55;
defparam \memsub|control_inst|ALUSrcA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \wiresub|Sp|Out[7]~1 (
// Equation(s):
// \wiresub|Sp|Out[7]~1_combout  = !\alus|ALUC|Out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[7]~1 .lut_mask = 16'h0F0F;
defparam \wiresub|Sp|Out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \wiresub|Sp|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[7] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \memsub|control_inst|Decoder0~0 (
// Equation(s):
// \memsub|control_inst|Decoder0~0_combout  = (!\memsub|IR_inst|Out [15] & (!\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [15]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [14]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~0 .lut_mask = 16'h0100;
defparam \memsub|control_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \memsub|control_inst|next_state.Save~2 (
// Equation(s):
// \memsub|control_inst|next_state.Save~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~0_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(\memsub|control_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Save~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Save~2 .lut_mask = 16'h4400;
defparam \memsub|control_inst|next_state.Save~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \memsub|control_inst|current_state.Save (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Save~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Save~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Save .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Save .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \memsub|control_inst|WideOr18~1 (
// Equation(s):
// \memsub|control_inst|WideOr18~1_combout  = (\memsub|control_inst|current_state.Save~q ) # ((\memsub|control_inst|current_state.Decode~q ) # (!\memsub|control_inst|current_state.Fetch~q ))

	.dataa(\memsub|control_inst|current_state.Save~q ),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Fetch~q ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr18~1 .lut_mask = 16'hFFAF;
defparam \memsub|control_inst|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \memsub|control_inst|next_state.Jump~2 (
// Equation(s):
// \memsub|control_inst|next_state.Jump~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~4_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|Decoder0~4_combout ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Jump~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Jump~2 .lut_mask = 16'h5000;
defparam \memsub|control_inst|next_state.Jump~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \memsub|control_inst|current_state.Jump (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Jump~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Jump .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Jump .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \memsub|control_inst|WideOr18~0 (
// Equation(s):
// \memsub|control_inst|WideOr18~0_combout  = (\memsub|control_inst|current_state.Jump~q ) # ((\memsub|control_inst|current_state.Ms~q ) # ((\memsub|control_inst|current_state.Bne~q ) # (\memsub|control_inst|current_state.SwOrLw~q )))

	.dataa(\memsub|control_inst|current_state.Jump~q ),
	.datab(\memsub|control_inst|current_state.Ms~q ),
	.datac(\memsub|control_inst|current_state.Bne~q ),
	.datad(\memsub|control_inst|current_state.SwOrLw~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \memsub|control_inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \memsub|control_inst|WideOr18~2 (
// Equation(s):
// \memsub|control_inst|WideOr18~2_combout  = (!\memsub|control_inst|WideOr18~1_combout  & (!\memsub|control_inst|current_state.Beq~q  & (!\memsub|control_inst|WideOr18~0_combout  & !\memsub|control_inst|current_state.Jal~q )))

	.dataa(\memsub|control_inst|WideOr18~1_combout ),
	.datab(\memsub|control_inst|current_state.Beq~q ),
	.datac(\memsub|control_inst|WideOr18~0_combout ),
	.datad(\memsub|control_inst|current_state.Jal~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr18~2 .lut_mask = 16'h0001;
defparam \memsub|control_inst|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \memsub|control_inst|WideOr18~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memsub|control_inst|WideOr18~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memsub|control_inst|WideOr18~2clkctrl_outclk ));
// synopsys translate_off
defparam \memsub|control_inst|WideOr18~2clkctrl .clock_type = "global clock";
defparam \memsub|control_inst|WideOr18~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \memsub|control_inst|next_state.Slt~0 (
// Equation(s):
// \memsub|control_inst|next_state.Slt~0_combout  = (\memsub|control_inst|Decoder0~0_combout  & (\memsub|control_inst|current_state.Decode~q  & \memsub|IR_inst|Out [13]))

	.dataa(gnd),
	.datab(\memsub|control_inst|Decoder0~0_combout ),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Slt~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Slt~0 .lut_mask = 16'hC000;
defparam \memsub|control_inst|next_state.Slt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \memsub|control_inst|current_state.Slt (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Slt~0_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Slt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Slt .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Slt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \memsub|control_inst|Decoder0~6 (
// Equation(s):
// \memsub|control_inst|Decoder0~6_combout  = (\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & (!\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~6 .lut_mask = 16'h0200;
defparam \memsub|control_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \memsub|control_inst|next_state.Slti~0 (
// Equation(s):
// \memsub|control_inst|next_state.Slti~0_combout  = (\memsub|control_inst|current_state.Decode~q  & (\memsub|control_inst|Decoder0~6_combout  & \memsub|IR_inst|Out [13]))

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(\memsub|control_inst|Decoder0~6_combout ),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Slti~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Slti~0 .lut_mask = 16'hC000;
defparam \memsub|control_inst|next_state.Slti~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \memsub|control_inst|current_state.Slti (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Slti~0_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Slti~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Slti .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Slti .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \memsub|control_inst|ALUOp~0 (
// Equation(s):
// \memsub|control_inst|ALUOp~0_combout  = (!\memsub|control_inst|current_state.Slt~q  & !\memsub|control_inst|current_state.Slti~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Slt~q ),
	.datad(\memsub|control_inst|current_state.Slti~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUOp~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUOp~0 .lut_mask = 16'h000F;
defparam \memsub|control_inst|ALUOp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \memsub|control_inst|Decoder0~10 (
// Equation(s):
// \memsub|control_inst|Decoder0~10_combout  = (\memsub|IR_inst|Out [15] & (\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [15]),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [14]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~10 .lut_mask = 16'h0008;
defparam \memsub|control_inst|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \memsub|control_inst|next_state.Or~2 (
// Equation(s):
// \memsub|control_inst|next_state.Or~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|current_state.Decode~q  & \memsub|control_inst|Decoder0~10_combout ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Or~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Or~2 .lut_mask = 16'h4400;
defparam \memsub|control_inst|next_state.Or~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \memsub|control_inst|current_state.Or (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Or~2_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Or .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Or .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \memsub|control_inst|WideOr5~1 (
// Equation(s):
// \memsub|control_inst|WideOr5~1_combout  = (!\memsub|control_inst|current_state.Or~q  & (!\memsub|control_inst|current_state.Add~q  & (!\memsub|control_inst|current_state.And~q  & !\memsub|control_inst|current_state.Ori~q )))

	.dataa(\memsub|control_inst|current_state.Or~q ),
	.datab(\memsub|control_inst|current_state.Add~q ),
	.datac(\memsub|control_inst|current_state.And~q ),
	.datad(\memsub|control_inst|current_state.Ori~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr5~1 .lut_mask = 16'h0001;
defparam \memsub|control_inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \memsub|control_inst|WideOr5~2 (
// Equation(s):
// \memsub|control_inst|WideOr5~2_combout  = (\memsub|control_inst|ALUOp~0_combout  & (!\memsub|control_inst|current_state.Addi~q  & (!\memsub|control_inst|current_state.Sub~q  & \memsub|control_inst|WideOr5~1_combout )))

	.dataa(\memsub|control_inst|ALUOp~0_combout ),
	.datab(\memsub|control_inst|current_state.Addi~q ),
	.datac(\memsub|control_inst|current_state.Sub~q ),
	.datad(\memsub|control_inst|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr5~2 .lut_mask = 16'h0200;
defparam \memsub|control_inst|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \memsub|control_inst|ACCSrc[2] (
// Equation(s):
// \memsub|control_inst|ACCSrc [2] = (GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & ((!\memsub|control_inst|WideOr5~2_combout ))) # (!GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & (\memsub|control_inst|ACCSrc [2]))

	.dataa(\memsub|control_inst|WideOr18~2clkctrl_outclk ),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\memsub|control_inst|WideOr5~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|control_inst|ACCSrc [2]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ACCSrc[2] .lut_mask = 16'h4E4E;
defparam \memsub|control_inst|ACCSrc[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \memsub|control_inst|ACCSrc~0 (
// Equation(s):
// \memsub|control_inst|ACCSrc~0_combout  = (!\memsub|control_inst|current_state.Lw~q  & !\memsub|control_inst|current_state.Loadi~q )

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|control_inst|current_state.Loadi~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|control_inst|ACCSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ACCSrc~0 .lut_mask = 16'h1111;
defparam \memsub|control_inst|ACCSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \memsub|control_inst|ACCSrc[1] (
// Equation(s):
// \memsub|control_inst|ACCSrc [1] = (GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & (!\memsub|control_inst|ACCSrc~0_combout )) # (!GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & ((\memsub|control_inst|ACCSrc [1])))

	.dataa(gnd),
	.datab(\memsub|control_inst|ACCSrc~0_combout ),
	.datac(\memsub|control_inst|WideOr18~2clkctrl_outclk ),
	.datad(\memsub|control_inst|ACCSrc [1]),
	.cin(gnd),
	.combout(\memsub|control_inst|ACCSrc [1]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ACCSrc[1] .lut_mask = 16'h3F30;
defparam \memsub|control_inst|ACCSrc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \wiresub|Acc|Out[4]~1 (
// Equation(s):
// \wiresub|Acc|Out[4]~1_combout  = (!\memsub|control_inst|ACCSrc [2] & \memsub|control_inst|ACCSrc [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\memsub|control_inst|ACCSrc [1]),
	.cin(gnd),
	.combout(\wiresub|Acc|Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Acc|Out[4]~1 .lut_mask = 16'h0F00;
defparam \wiresub|Acc|Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \memsub|control_inst|next_state.Loadui~2 (
// Equation(s):
// \memsub|control_inst|next_state.Loadui~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~6_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|Decoder0~6_combout ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Loadui~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Loadui~2 .lut_mask = 16'h5000;
defparam \memsub|control_inst|next_state.Loadui~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \memsub|control_inst|current_state.Loadui (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Loadui~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Loadui~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Loadui .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Loadui .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \memsub|control_inst|WideOr22 (
// Equation(s):
// \memsub|control_inst|WideOr22~combout  = (\memsub|control_inst|current_state.Loadui~q ) # ((\memsub|control_inst|current_state.Lw~q ) # (!\memsub|control_inst|WideOr5~2_combout ))

	.dataa(\memsub|control_inst|current_state.Loadui~q ),
	.datab(\memsub|control_inst|current_state.Lw~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr22~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr22 .lut_mask = 16'hEEFF;
defparam \memsub|control_inst|WideOr22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \memsub|control_inst|ACCSrc[0] (
// Equation(s):
// \memsub|control_inst|ACCSrc [0] = (GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & ((!\memsub|control_inst|WideOr22~combout ))) # (!GLOBAL(\memsub|control_inst|WideOr18~2clkctrl_outclk ) & (\memsub|control_inst|ACCSrc [0]))

	.dataa(\memsub|control_inst|WideOr18~2clkctrl_outclk ),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|WideOr22~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|control_inst|ACCSrc [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ACCSrc[0] .lut_mask = 16'h4E4E;
defparam \memsub|control_inst|ACCSrc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \wiresub|AccSource|Mux14~0 (
// Equation(s):
// \wiresub|AccSource|Mux14~0_combout  = \memsub|control_inst|ACCSrc [2] $ (((\memsub|control_inst|ACCSrc [0]) # (\memsub|control_inst|ACCSrc [1])))

	.dataa(gnd),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\memsub|control_inst|ACCSrc [1]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux14~0 .lut_mask = 16'h0F3C;
defparam \wiresub|AccSource|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \wiresub|Sp|Out[9]~0 (
// Equation(s):
// \wiresub|Sp|Out[9]~0_combout  = !\alus|ALUC|Out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [9]),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[9]~0 .lut_mask = 16'h00FF;
defparam \wiresub|Sp|Out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \wiresub|Sp|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[9] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \wiresub|Acc|Out[9]~2 (
// Equation(s):
// \wiresub|Acc|Out[9]~2_combout  = (\memsub|control_inst|ACCSrc [2] & ((\memsub|control_inst|ACCSrc [0]) # (\memsub|control_inst|ACCSrc [1])))

	.dataa(gnd),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\memsub|control_inst|ACCSrc [1]),
	.cin(gnd),
	.combout(\wiresub|Acc|Out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Acc|Out[9]~2 .lut_mask = 16'hF0C0;
defparam \wiresub|Acc|Out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \memsub|control_inst|MemData[0] (
// Equation(s):
// \memsub|control_inst|MemData [0] = (\memsub|control_inst|WideOr23~combout  & (\memsub|control_inst|current_state.Jal~q )) # (!\memsub|control_inst|WideOr23~combout  & ((\memsub|control_inst|MemData [0])))

	.dataa(gnd),
	.datab(\memsub|control_inst|WideOr23~combout ),
	.datac(\memsub|control_inst|current_state.Jal~q ),
	.datad(\memsub|control_inst|MemData [0]),
	.cin(gnd),
	.combout(\memsub|control_inst|MemData [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|MemData[0] .lut_mask = 16'hF3C0;
defparam \memsub|control_inst|MemData[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \wiresub|Acc|Out[4]~0 (
// Equation(s):
// \wiresub|Acc|Out[4]~0_combout  = (\memsub|control_inst|ACCSrc [2]) # ((\memsub|control_inst|ACCSrc [0] & \memsub|control_inst|ACCSrc [1]))

	.dataa(gnd),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\memsub|control_inst|ACCSrc [1]),
	.cin(gnd),
	.combout(\wiresub|Acc|Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Acc|Out[4]~0 .lut_mask = 16'hFCF0;
defparam \wiresub|Acc|Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \wiresub|AccSource|Mux14~1 (
// Equation(s):
// \wiresub|AccSource|Mux14~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & (\memsub|IR_inst|Out [4])) # (!\wiresub|Acc|Out[4]~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(\memsub|IR_inst|Out [4]),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux14~1 .lut_mask = 16'hF3C0;
defparam \wiresub|AccSource|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \IOIn[1]~input (
	.i(IOIn[1]),
	.ibar(gnd),
	.o(\IOIn[1]~input_o ));
// synopsys translate_off
defparam \IOIn[1]~input .bus_hold = "false";
defparam \IOIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \memsub|MDR_inst|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[1] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \memsub|control_inst|WideOr12 (
// Equation(s):
// \memsub|control_inst|WideOr12~combout  = (\memsub|control_inst|current_state.Lw~q ) # ((\memsub|control_inst|current_state.Save~q ) # (\memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Save~q ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr12 .lut_mask = 16'hFFFA;
defparam \memsub|control_inst|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \alus|ALUOut|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [0]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[0] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \memsub|memory_inst|Equal0~2 (
// Equation(s):
// \memsub|memory_inst|Equal0~2_combout  = (\memsub|control_inst|WideOr12~combout  & (((!\memsub|control_inst|WideOr11~combout ) # (!\alus|ALUOut|Out [0])))) # (!\memsub|control_inst|WideOr12~combout  & (((\memsub|control_inst|WideOr11~combout )) # 
// (!\pcs|pc_reg|Out [0])))

	.dataa(\pcs|pc_reg|Out [0]),
	.datab(\memsub|control_inst|WideOr12~combout ),
	.datac(\alus|ALUOut|Out [0]),
	.datad(\memsub|control_inst|WideOr11~combout ),
	.cin(gnd),
	.combout(\memsub|memory_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|memory_inst|Equal0~2 .lut_mask = 16'h3FDD;
defparam \memsub|memory_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \memsub|memory_inst|Equal0~1 (
// Equation(s):
// \memsub|memory_inst|Equal0~1_combout  = (\memsub|mux2b16_inst|Out[7]~13_combout  & (\memsub|mux2b16_inst|Out[8]~15_combout  & (\memsub|mux2b16_inst|Out[6]~11_combout  & \memsub|mux2b16_inst|Out[5]~9_combout )))

	.dataa(\memsub|mux2b16_inst|Out[7]~13_combout ),
	.datab(\memsub|mux2b16_inst|Out[8]~15_combout ),
	.datac(\memsub|mux2b16_inst|Out[6]~11_combout ),
	.datad(\memsub|mux2b16_inst|Out[5]~9_combout ),
	.cin(gnd),
	.combout(\memsub|memory_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|memory_inst|Equal0~1 .lut_mask = 16'h8000;
defparam \memsub|memory_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \memsub|memory_inst|Equal0~0 (
// Equation(s):
// \memsub|memory_inst|Equal0~0_combout  = (\memsub|mux2b16_inst|Out[2]~1_combout  & (!\memsub|mux2b16_inst|Out[1]~7_combout  & (\memsub|mux2b16_inst|Out[3]~3_combout  & \memsub|mux2b16_inst|Out[4]~5_combout )))

	.dataa(\memsub|mux2b16_inst|Out[2]~1_combout ),
	.datab(\memsub|mux2b16_inst|Out[1]~7_combout ),
	.datac(\memsub|mux2b16_inst|Out[3]~3_combout ),
	.datad(\memsub|mux2b16_inst|Out[4]~5_combout ),
	.cin(gnd),
	.combout(\memsub|memory_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|memory_inst|Equal0~0 .lut_mask = 16'h2000;
defparam \memsub|memory_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \memsub|memory_inst|Equal0~3 (
// Equation(s):
// \memsub|memory_inst|Equal0~3_combout  = (\memsub|memory_inst|Equal0~2_combout  & (\memsub|mux2b16_inst|Out[9]~17_combout  & (\memsub|memory_inst|Equal0~1_combout  & \memsub|memory_inst|Equal0~0_combout )))

	.dataa(\memsub|memory_inst|Equal0~2_combout ),
	.datab(\memsub|mux2b16_inst|Out[9]~17_combout ),
	.datac(\memsub|memory_inst|Equal0~1_combout ),
	.datad(\memsub|memory_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\memsub|memory_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|memory_inst|Equal0~3 .lut_mask = 16'h8000;
defparam \memsub|memory_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \memsub|memory_inst|IsIO[0]~feeder (
// Equation(s):
// \memsub|memory_inst|IsIO[0]~feeder_combout  = \memsub|memory_inst|Equal0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\memsub|memory_inst|IsIO[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|memory_inst|IsIO[0]~feeder .lut_mask = 16'hFF00;
defparam \memsub|memory_inst|IsIO[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \memsub|memory_inst|IsIO[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|memory_inst|IsIO[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|memory_inst|IsIO [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|memory_inst|IsIO[0] .is_wysiwyg = "true";
defparam \memsub|memory_inst|IsIO[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \wiresub|AccSource|Mux14~2 (
// Equation(s):
// \wiresub|AccSource|Mux14~2_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[1]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [1])))

	.dataa(gnd),
	.datab(\IOIn[1]~input_o ),
	.datac(\memsub|MDR_inst|Out [1]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux14~2 .lut_mask = 16'hCCF0;
defparam \wiresub|AccSource|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \wiresub|Sp|Out[1]~7 (
// Equation(s):
// \wiresub|Sp|Out[1]~7_combout  = !\alus|ALUC|Out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[1]~7 .lut_mask = 16'h0F0F;
defparam \wiresub|Sp|Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \wiresub|Sp|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[1] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \alus|ALUSrcA|Out[1]~28 (
// Equation(s):
// \alus|ALUSrcA|Out[1]~28_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [1]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [1]))))

	.dataa(\pcs|pc_reg|Out [1]),
	.datab(\wiresub|Acc|Out [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[1]~28 .lut_mask = 16'h00CA;
defparam \alus|ALUSrcA|Out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \alus|ALUSrcA|Out[1]~29 (
// Equation(s):
// \alus|ALUSrcA|Out[1]~29_combout  = (\alus|ALUSrcA|Out[1]~28_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (!\wiresub|Sp|Out [1] & \memsub|control_inst|ALUSrcA [1])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\wiresub|Sp|Out [1]),
	.datac(\memsub|control_inst|ALUSrcA [1]),
	.datad(\alus|ALUSrcA|Out[1]~28_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[1]~29 .lut_mask = 16'hFF10;
defparam \alus|ALUSrcA|Out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \memsub|control_inst|WideOr10 (
// Equation(s):
// \memsub|control_inst|WideOr10~combout  = (\memsub|control_inst|current_state.Slti~q ) # (((\memsub|control_inst|current_state.Ori~q ) # (!\memsub|control_inst|WideOr10~0_combout )) # (!\memsub|control_inst|ALUSrcA~0_combout ))

	.dataa(\memsub|control_inst|current_state.Slti~q ),
	.datab(\memsub|control_inst|ALUSrcA~0_combout ),
	.datac(\memsub|control_inst|current_state.Ori~q ),
	.datad(\memsub|control_inst|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr10 .lut_mask = 16'hFBFF;
defparam \memsub|control_inst|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \memsub|control_inst|ALUSrcB[0] (
// Equation(s):
// \memsub|control_inst|ALUSrcB [0] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (\memsub|control_inst|ALUSrcB [0])) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|WideOr10~combout )))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(gnd),
	.datac(\memsub|control_inst|WideOr10~combout ),
	.datad(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcB [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcB[0] .lut_mask = 16'hAAF0;
defparam \memsub|control_inst|ALUSrcB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \memsub|control_inst|ALUSrcB[2] (
// Equation(s):
// \memsub|control_inst|ALUSrcB [2] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|ALUSrcB [2]))) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (\memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|control_inst|ALUSrcB [2]),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcB [2]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcB[2] .lut_mask = 16'hFA50;
defparam \memsub|control_inst|ALUSrcB[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \IOIn[2]~input (
	.i(IOIn[2]),
	.ibar(gnd),
	.o(\IOIn[2]~input_o ));
// synopsys translate_off
defparam \IOIn[2]~input .bus_hold = "false";
defparam \IOIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \memsub|control_inst|WideOr18~3 (
// Equation(s):
// \memsub|control_inst|WideOr18~3_combout  = (\memsub|control_inst|current_state.Fetch~q  & (!\memsub|control_inst|current_state.Jal~q  & !\memsub|control_inst|current_state.Jump~q ))

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Fetch~q ),
	.datac(\memsub|control_inst|current_state.Jal~q ),
	.datad(\memsub|control_inst|current_state.Jump~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr18~3 .lut_mask = 16'h000C;
defparam \memsub|control_inst|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \memsub|control_inst|PCSrc~0 (
// Equation(s):
// \memsub|control_inst|PCSrc~0_combout  = (!\memsub|control_inst|current_state.Jal~q  & !\memsub|control_inst|current_state.Jump~q )

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Jump~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|PCSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|PCSrc~0 .lut_mask = 16'h0033;
defparam \memsub|control_inst|PCSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \memsub|control_inst|PCSrc[0] (
// Equation(s):
// \memsub|control_inst|PCSrc [0] = (\memsub|control_inst|WideOr18~3_combout  & ((\memsub|control_inst|PCSrc [0]))) # (!\memsub|control_inst|WideOr18~3_combout  & (!\memsub|control_inst|PCSrc~0_combout ))

	.dataa(\memsub|control_inst|WideOr18~3_combout ),
	.datab(\memsub|control_inst|PCSrc~0_combout ),
	.datac(gnd),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\memsub|control_inst|PCSrc [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|PCSrc[0] .lut_mask = 16'hBB11;
defparam \memsub|control_inst|PCSrc[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \pcs|src_mux|Out~4 (
// Equation(s):
// \pcs|src_mux|Out~4_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [3])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [4])))

	.dataa(\memsub|IR_inst|Out [3]),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(gnd),
	.datad(\alus|ALUC|Out [4]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~4 .lut_mask = 16'hBB88;
defparam \pcs|src_mux|Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \memsub|control_inst|BneOrBeq[0] (
// Equation(s):
// \memsub|control_inst|BneOrBeq [0] = (\memsub|control_inst|WideOr5~0_combout  & (\memsub|control_inst|BneOrBeq [0])) # (!\memsub|control_inst|WideOr5~0_combout  & ((!\memsub|control_inst|current_state.Bne~q )))

	.dataa(gnd),
	.datab(\memsub|control_inst|BneOrBeq [0]),
	.datac(\memsub|control_inst|WideOr5~0_combout ),
	.datad(\memsub|control_inst|current_state.Bne~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|BneOrBeq [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|BneOrBeq[0] .lut_mask = 16'hC0CF;
defparam \memsub|control_inst|BneOrBeq[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \pcs|comb~0 (
// Equation(s):
// \pcs|comb~0_combout  = (((!\memsub|control_inst|WideOr5~0_combout  & \memsub|control_inst|BneOrBeq [0])) # (!\memsub|control_inst|PCSrc~0_combout )) # (!\memsub|control_inst|current_state.Fetch~q )

	.dataa(\memsub|control_inst|current_state.Fetch~q ),
	.datab(\memsub|control_inst|WideOr5~0_combout ),
	.datac(\memsub|control_inst|PCSrc~0_combout ),
	.datad(\memsub|control_inst|BneOrBeq [0]),
	.cin(gnd),
	.combout(\pcs|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|comb~0 .lut_mask = 16'h7F5F;
defparam \pcs|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \pcs|pc_reg|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[4] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \IOIn[4]~input (
	.i(IOIn[4]),
	.ibar(gnd),
	.o(\IOIn[4]~input_o ));
// synopsys translate_off
defparam \IOIn[4]~input .bus_hold = "false";
defparam \IOIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \memsub|MDR_inst|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[4] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[4]~3 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[4]~3_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[4]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [4])))

	.dataa(\IOIn[4]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [4]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[4]~3 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \wiresub|AccSource|Mux11~0 (
// Equation(s):
// \wiresub|AccSource|Mux11~0_combout  = (\wiresub|Acc|Out[4]~0_combout  & (((\wiresub|Acc|Out[4]~1_combout )))) # (!\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 )) # 
// (!\wiresub|Acc|Out[4]~1_combout  & ((\memsub|mux1b16_MDROut|Out[4]~3_combout )))))

	.dataa(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\memsub|mux1b16_MDROut|Out[4]~3_combout ),
	.datac(\wiresub|Acc|Out[4]~0_combout ),
	.datad(\wiresub|Acc|Out[4]~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux11~0 .lut_mask = 16'hFA0C;
defparam \wiresub|AccSource|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \wiresub|AccSource|Mux11~1 (
// Equation(s):
// \wiresub|AccSource|Mux11~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|AccSource|Mux11~0_combout  & (\memsub|IR_inst|Out [7])) # (!\wiresub|AccSource|Mux11~0_combout  & ((\alus|ALUC|Out [4]))))) # (!\wiresub|Acc|Out[4]~0_combout  & 
// (((\wiresub|AccSource|Mux11~0_combout ))))

	.dataa(\wiresub|Acc|Out[4]~0_combout ),
	.datab(\memsub|IR_inst|Out [7]),
	.datac(\alus|ALUC|Out [4]),
	.datad(\wiresub|AccSource|Mux11~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux11~1 .lut_mask = 16'hDDA0;
defparam \wiresub|AccSource|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \wiresub|AccSource|Mux11~2 (
// Equation(s):
// \wiresub|AccSource|Mux11~2_combout  = (\wiresub|AccSource|Mux11~1_combout  & (\memsub|control_inst|ACCSrc [2] $ (((\memsub|control_inst|ACCSrc [0]) # (\memsub|control_inst|ACCSrc [1])))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\wiresub|AccSource|Mux11~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux11~2 .lut_mask = 16'h5600;
defparam \wiresub|AccSource|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \wiresub|Acc|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[4] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[4]~4 (
// Equation(s):
// \memsub|mux1b16_inst|Out[4]~4_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [4])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [4])))

	.dataa(gnd),
	.datab(\pcs|pc_reg|Out [4]),
	.datac(\memsub|control_inst|MemData [0]),
	.datad(\wiresub|Acc|Out [4]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[4]~4 .lut_mask = 16'hCFC0;
defparam \memsub|mux1b16_inst|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \IOIn[6]~input (
	.i(IOIn[6]),
	.ibar(gnd),
	.o(\IOIn[6]~input_o ));
// synopsys translate_off
defparam \IOIn[6]~input .bus_hold = "false";
defparam \IOIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \memsub|MDR_inst|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[6] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[6]~5 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[6]~5_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[6]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [6])))

	.dataa(gnd),
	.datab(\IOIn[6]~input_o ),
	.datac(\memsub|MDR_inst|Out [6]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[6]~5 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \wiresub|AccSource|Mux9~6 (
// Equation(s):
// \wiresub|AccSource|Mux9~6_combout  = (\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [2] & ((\memsub|mux1b16_MDROut|Out[6]~5_combout ))) # (!\memsub|control_inst|ACCSrc [2] & (\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6 )))) 
// # (!\memsub|control_inst|ACCSrc [1] & (((\memsub|mux1b16_MDROut|Out[6]~5_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memsub|mux1b16_MDROut|Out[6]~5_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux9~6 .lut_mask = 16'hFD20;
defparam \wiresub|AccSource|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[7]~7 (
// Equation(s):
// \memsub|mux1b16_inst|Out[7]~7_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [7])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [7])))

	.dataa(\pcs|pc_reg|Out [7]),
	.datab(gnd),
	.datac(\wiresub|Acc|Out [7]),
	.datad(\memsub|control_inst|MemData [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[7]~7 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_inst|Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \IOIn[8]~input (
	.i(IOIn[8]),
	.ibar(gnd),
	.o(\IOIn[8]~input_o ));
// synopsys translate_off
defparam \IOIn[8]~input .bus_hold = "false";
defparam \IOIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \memsub|MDR_inst|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[8] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[8]~7 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[8]~7_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[8]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [8])))

	.dataa(gnd),
	.datab(\IOIn[8]~input_o ),
	.datac(\memsub|MDR_inst|Out [8]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[8]~7 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \wiresub|AccSource|Mux7~0 (
// Equation(s):
// \wiresub|AccSource|Mux7~0_combout  = (\memsub|control_inst|ACCSrc [1] & (((\memsub|control_inst|ACCSrc [0])))) # (!\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [0] & ((\memsub|mux1b16_MDROut|Out[8]~7_combout ))) # 
// (!\memsub|control_inst|ACCSrc [0] & (\memsub|IR_inst|Out [3]))))

	.dataa(\memsub|IR_inst|Out [3]),
	.datab(\memsub|mux1b16_MDROut|Out[8]~7_combout ),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\memsub|control_inst|ACCSrc [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux7~0 .lut_mask = 16'hFC0A;
defparam \wiresub|AccSource|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \wiresub|AccSource|Mux7~1 (
// Equation(s):
// \wiresub|AccSource|Mux7~1_combout  = (\memsub|control_inst|ACCSrc [1] & ((\wiresub|AccSource|Mux7~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|AccSource|Mux7~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8 ))))) # 
// (!\memsub|control_inst|ACCSrc [1] & (((\wiresub|AccSource|Mux7~0_combout ))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\memsub|control_inst|ACCSrc [1]),
	.datac(\wiresub|AccSource|Mux7~0_combout ),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux7~1 .lut_mask = 16'hBCB0;
defparam \wiresub|AccSource|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \wiresub|Sp|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [8]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[8] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \alus|ALUSrcA|Out[8]~14 (
// Equation(s):
// \alus|ALUSrcA|Out[8]~14_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [8]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [8]))))

	.dataa(\pcs|pc_reg|Out [8]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\wiresub|Acc|Out [8]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[8]~14 .lut_mask = 16'h3202;
defparam \alus|ALUSrcA|Out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \alus|ALUSrcA|Out[8]~15 (
// Equation(s):
// \alus|ALUSrcA|Out[8]~15_combout  = (\alus|ALUSrcA|Out[8]~14_combout ) # ((\memsub|control_inst|ALUSrcA [1] & (!\memsub|control_inst|ALUSrcA [0] & \wiresub|Sp|Out [8])))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\memsub|control_inst|ALUSrcA [0]),
	.datac(\wiresub|Sp|Out [8]),
	.datad(\alus|ALUSrcA|Out[8]~14_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[8]~15 .lut_mask = 16'hFF20;
defparam \alus|ALUSrcA|Out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \memsub|control_inst|WideOr8 (
// Equation(s):
// \memsub|control_inst|WideOr8~combout  = (\memsub|control_inst|current_state.Sub~q ) # ((\memsub|control_inst|current_state.Bne~q ) # ((\memsub|control_inst|current_state.Beq~q ) # (!\memsub|control_inst|WideOr5~3_combout )))

	.dataa(\memsub|control_inst|current_state.Sub~q ),
	.datab(\memsub|control_inst|current_state.Bne~q ),
	.datac(\memsub|control_inst|current_state.Beq~q ),
	.datad(\memsub|control_inst|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr8 .lut_mask = 16'hFEFF;
defparam \memsub|control_inst|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \memsub|control_inst|ALUSrcB[1] (
// Equation(s):
// \memsub|control_inst|ALUSrcB [1] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (\memsub|control_inst|ALUSrcB [1])) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|WideOr8~combout )))

	.dataa(\memsub|control_inst|ALUSrcB [1]),
	.datab(gnd),
	.datac(\memsub|control_inst|WideOr8~combout ),
	.datad(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUSrcB [1]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUSrcB[1] .lut_mask = 16'hAAF0;
defparam \memsub|control_inst|ALUSrcB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \alus|ALUSrcB|Mux7~1 (
// Equation(s):
// \alus|ALUSrcB|Mux7~1_combout  = (\memsub|control_inst|ALUSrcB [1] & !\memsub|control_inst|ALUSrcB [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [1]),
	.datad(\memsub|control_inst|ALUSrcB [2]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux7~1 .lut_mask = 16'h00F0;
defparam \alus|ALUSrcB|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \alus|ALUSrcB|Mux7~0 (
// Equation(s):
// \alus|ALUSrcB|Mux7~0_combout  = (\memsub|control_inst|ALUSrcB [1] & (!\memsub|control_inst|ALUSrcB [0] & !\memsub|control_inst|ALUSrcB [2])) # (!\memsub|control_inst|ALUSrcB [1] & (\memsub|control_inst|ALUSrcB [0] $ (\memsub|control_inst|ALUSrcB [2])))

	.dataa(gnd),
	.datab(\memsub|control_inst|ALUSrcB [1]),
	.datac(\memsub|control_inst|ALUSrcB [0]),
	.datad(\memsub|control_inst|ALUSrcB [2]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux7~0 .lut_mask = 16'h033C;
defparam \alus|ALUSrcB|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \alus|ALUSrcB|Mux7~2 (
// Equation(s):
// \alus|ALUSrcB|Mux7~2_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & (\memsub|mux1b16_MDROut|Out[8]~7_combout )) # (!\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|IR_inst|Out [10])))))

	.dataa(\alus|ALUSrcB|Mux7~1_combout ),
	.datab(\memsub|mux1b16_MDROut|Out[8]~7_combout ),
	.datac(\memsub|IR_inst|Out [10]),
	.datad(\alus|ALUSrcB|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux7~2 .lut_mask = 16'hD800;
defparam \alus|ALUSrcB|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \alus|ALUC|Mux8~0 (
// Equation(s):
// \alus|ALUC|Mux8~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\alus|ALUSrcA|Out[8]~15_combout  & ((\memsub|control_inst|ALUOp [0]) # (\alus|ALUSrcB|Mux7~2_combout ))) # (!\alus|ALUSrcA|Out[8]~15_combout  & (\memsub|control_inst|ALUOp [0] & 
// \alus|ALUSrcB|Mux7~2_combout ))))

	.dataa(\alus|ALUSrcA|Out[8]~15_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUC|Add0~0_combout ),
	.datad(\alus|ALUSrcB|Mux7~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux8~0 .lut_mask = 16'hE080;
defparam \alus|ALUC|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \alus|ALUC|Add0~30 (
// Equation(s):
// \alus|ALUC|Add0~30_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux7~2_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux7~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~30 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \alus|ALUSrcB|Mux9~1 (
// Equation(s):
// \alus|ALUSrcB|Mux9~1_combout  = (\memsub|control_inst|ALUSrcB [1] & (!\memsub|control_inst|ALUSrcB [2] & !\memsub|control_inst|ALUSrcB [0]))

	.dataa(\memsub|control_inst|ALUSrcB [1]),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|control_inst|ALUSrcB [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux9~1 .lut_mask = 16'h000A;
defparam \alus|ALUSrcB|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \alus|ALUSrcB|Mux7~3 (
// Equation(s):
// \alus|ALUSrcB|Mux7~3_combout  = (!\memsub|control_inst|ALUSrcB [1] & (\memsub|control_inst|ALUSrcB [2] & !\memsub|control_inst|ALUSrcB [0]))

	.dataa(\memsub|control_inst|ALUSrcB [1]),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|control_inst|ALUSrcB [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux7~3 .lut_mask = 16'h0050;
defparam \alus|ALUSrcB|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \alus|ALUSrcB|Mux9~0 (
// Equation(s):
// \alus|ALUSrcB|Mux9~0_combout  = (!\memsub|control_inst|ALUSrcB [2] & \memsub|control_inst|ALUSrcB [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|control_inst|ALUSrcB [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux9~0 .lut_mask = 16'h0F00;
defparam \alus|ALUSrcB|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \alus|ALUSrcB|Mux8~0 (
// Equation(s):
// \alus|ALUSrcB|Mux8~0_combout  = (\alus|ALUSrcB|Mux7~3_combout  & ((\memsub|IR_inst|Out [9]) # ((\alus|ALUSrcB|Mux9~0_combout  & \memsub|IR_inst|Out [10])))) # (!\alus|ALUSrcB|Mux7~3_combout  & (\alus|ALUSrcB|Mux9~0_combout  & (\memsub|IR_inst|Out [10])))

	.dataa(\alus|ALUSrcB|Mux7~3_combout ),
	.datab(\alus|ALUSrcB|Mux9~0_combout ),
	.datac(\memsub|IR_inst|Out [10]),
	.datad(\memsub|IR_inst|Out [9]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux8~0 .lut_mask = 16'hEAC0;
defparam \alus|ALUSrcB|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \IOIn[7]~input (
	.i(IOIn[7]),
	.ibar(gnd),
	.o(\IOIn[7]~input_o ));
// synopsys translate_off
defparam \IOIn[7]~input .bus_hold = "false";
defparam \IOIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \memsub|MDR_inst|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[7] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[7]~6 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[7]~6_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[7]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [7])))

	.dataa(gnd),
	.datab(\IOIn[7]~input_o ),
	.datac(\memsub|MDR_inst|Out [7]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[7]~6 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \alus|ALUC|Add0~27 (
// Equation(s):
// \alus|ALUC|Add0~27_combout  = \memsub|control_inst|ALUOp [0] $ (((\alus|ALUSrcB|Mux8~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[7]~6_combout ))))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux8~0_combout ),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\memsub|mux1b16_MDROut|Out[7]~6_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~27 .lut_mask = 16'h1E3C;
defparam \alus|ALUC|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \alus|ALUSrcB|Mux9~2 (
// Equation(s):
// \alus|ALUSrcB|Mux9~2_combout  = (\alus|ALUSrcB|Mux7~3_combout  & ((\memsub|IR_inst|Out [8]) # ((\memsub|IR_inst|Out [9] & \alus|ALUSrcB|Mux9~0_combout )))) # (!\alus|ALUSrcB|Mux7~3_combout  & (((\memsub|IR_inst|Out [9] & \alus|ALUSrcB|Mux9~0_combout ))))

	.dataa(\alus|ALUSrcB|Mux7~3_combout ),
	.datab(\memsub|IR_inst|Out [8]),
	.datac(\memsub|IR_inst|Out [9]),
	.datad(\alus|ALUSrcB|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux9~2 .lut_mask = 16'hF888;
defparam \alus|ALUSrcB|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \alus|ALUC|Add0~24 (
// Equation(s):
// \alus|ALUC|Add0~24_combout  = \memsub|control_inst|ALUOp [0] $ (((\alus|ALUSrcB|Mux9~2_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[6]~5_combout ))))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcB|Mux9~2_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[6]~5_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~24 .lut_mask = 16'h363C;
defparam \alus|ALUC|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \alus|ALUSrcB|Mux9~3 (
// Equation(s):
// \alus|ALUSrcB|Mux9~3_combout  = (\alus|ALUSrcB|Mux9~2_combout ) # ((\memsub|mux1b16_MDROut|Out[6]~5_combout  & \alus|ALUSrcB|Mux9~1_combout ))

	.dataa(gnd),
	.datab(\memsub|mux1b16_MDROut|Out[6]~5_combout ),
	.datac(\alus|ALUSrcB|Mux9~2_combout ),
	.datad(\alus|ALUSrcB|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux9~3 .lut_mask = 16'hFCF0;
defparam \alus|ALUSrcB|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \alus|ALUC|Mux6~0 (
// Equation(s):
// \alus|ALUC|Mux6~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[6]~19_combout ) # (\alus|ALUSrcB|Mux9~3_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[6]~19_combout  & 
// \alus|ALUSrcB|Mux9~3_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUC|Add0~0_combout ),
	.datac(\alus|ALUSrcA|Out[6]~19_combout ),
	.datad(\alus|ALUSrcB|Mux9~3_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux6~0 .lut_mask = 16'hC880;
defparam \alus|ALUC|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \IOIn[5]~input (
	.i(IOIn[5]),
	.ibar(gnd),
	.o(\IOIn[5]~input_o ));
// synopsys translate_off
defparam \IOIn[5]~input .bus_hold = "false";
defparam \IOIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \memsub|MDR_inst|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[5] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[5]~4 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[5]~4_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[5]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [5])))

	.dataa(gnd),
	.datab(\IOIn[5]~input_o ),
	.datac(\memsub|MDR_inst|Out [5]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[5]~4 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \alus|ALUSrcB|Mux10~0 (
// Equation(s):
// \alus|ALUSrcB|Mux10~0_combout  = (\alus|ALUSrcB|Mux7~3_combout  & ((\memsub|IR_inst|Out [7]) # ((\memsub|IR_inst|Out [8] & \alus|ALUSrcB|Mux9~0_combout )))) # (!\alus|ALUSrcB|Mux7~3_combout  & (((\memsub|IR_inst|Out [8] & \alus|ALUSrcB|Mux9~0_combout ))))

	.dataa(\alus|ALUSrcB|Mux7~3_combout ),
	.datab(\memsub|IR_inst|Out [7]),
	.datac(\memsub|IR_inst|Out [8]),
	.datad(\alus|ALUSrcB|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux10~0 .lut_mask = 16'hF888;
defparam \alus|ALUSrcB|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \alus|ALUSrcB|Mux10~1 (
// Equation(s):
// \alus|ALUSrcB|Mux10~1_combout  = (\alus|ALUSrcB|Mux10~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[5]~4_combout ))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(gnd),
	.datac(\memsub|mux1b16_MDROut|Out[5]~4_combout ),
	.datad(\alus|ALUSrcB|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux10~1 .lut_mask = 16'hFFA0;
defparam \alus|ALUSrcB|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \alus|ALUC|Mux5~0 (
// Equation(s):
// \alus|ALUC|Mux5~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[5]~21_combout ) # (\alus|ALUSrcB|Mux10~1_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[5]~21_combout  & 
// \alus|ALUSrcB|Mux10~1_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUSrcA|Out[5]~21_combout ),
	.datac(\alus|ALUC|Add0~0_combout ),
	.datad(\alus|ALUSrcB|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux5~0 .lut_mask = 16'hE080;
defparam \alus|ALUC|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \alus|ALUC|Add0~21 (
// Equation(s):
// \alus|ALUC|Add0~21_combout  = \memsub|control_inst|ALUOp [0] $ (((\alus|ALUSrcB|Mux10~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[5]~4_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUSrcB|Mux9~1_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[5]~4_combout ),
	.datad(\alus|ALUSrcB|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~21 .lut_mask = 16'h556A;
defparam \alus|ALUC|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \wiresub|Sp|Out[4]~4 (
// Equation(s):
// \wiresub|Sp|Out[4]~4_combout  = !\alus|ALUC|Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [4]),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[4]~4 .lut_mask = 16'h00FF;
defparam \wiresub|Sp|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \wiresub|Sp|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[4] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \alus|ALUSrcA|Out[4]~22 (
// Equation(s):
// \alus|ALUSrcA|Out[4]~22_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [4])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [4])))))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\wiresub|Acc|Out [4]),
	.datac(\pcs|pc_reg|Out [4]),
	.datad(\memsub|control_inst|ALUSrcA [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[4]~22 .lut_mask = 16'h4450;
defparam \alus|ALUSrcA|Out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \alus|ALUSrcA|Out[4]~23 (
// Equation(s):
// \alus|ALUSrcA|Out[4]~23_combout  = (\alus|ALUSrcA|Out[4]~22_combout ) # ((\memsub|control_inst|ALUSrcA [1] & (!\memsub|control_inst|ALUSrcA [0] & !\wiresub|Sp|Out [4])))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\memsub|control_inst|ALUSrcA [0]),
	.datac(\wiresub|Sp|Out [4]),
	.datad(\alus|ALUSrcA|Out[4]~22_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[4]~23 .lut_mask = 16'hFF02;
defparam \alus|ALUSrcA|Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \alus|ALUSrcB|Mux11~0 (
// Equation(s):
// \alus|ALUSrcB|Mux11~0_combout  = (!\memsub|control_inst|ALUSrcB [1] & (\memsub|control_inst|ALUSrcB [2] & (\memsub|IR_inst|Out [6] & !\memsub|control_inst|ALUSrcB [0])))

	.dataa(\memsub|control_inst|ALUSrcB [1]),
	.datab(\memsub|control_inst|ALUSrcB [2]),
	.datac(\memsub|IR_inst|Out [6]),
	.datad(\memsub|control_inst|ALUSrcB [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux11~0 .lut_mask = 16'h0040;
defparam \alus|ALUSrcB|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \alus|ALUSrcB|Mux11~1 (
// Equation(s):
// \alus|ALUSrcB|Mux11~1_combout  = (\memsub|control_inst|ALUSrcB [0] & (!\memsub|control_inst|ALUSrcB [2] & \memsub|IR_inst|Out [7]))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(\memsub|control_inst|ALUSrcB [2]),
	.datac(gnd),
	.datad(\memsub|IR_inst|Out [7]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux11~1 .lut_mask = 16'h2200;
defparam \alus|ALUSrcB|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \alus|ALUSrcB|Mux11~2 (
// Equation(s):
// \alus|ALUSrcB|Mux11~2_combout  = (\alus|ALUSrcB|Mux11~0_combout ) # ((\alus|ALUSrcB|Mux11~1_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[4]~3_combout )))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux11~0_combout ),
	.datac(\alus|ALUSrcB|Mux11~1_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[4]~3_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux11~2 .lut_mask = 16'hFEFC;
defparam \alus|ALUSrcB|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \alus|ALUC|Add0~18 (
// Equation(s):
// \alus|ALUC|Add0~18_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux11~2_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux11~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~18 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \wiresub|Sp|Out[3]~5 (
// Equation(s):
// \wiresub|Sp|Out[3]~5_combout  = !\alus|ALUC|Out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[3]~5 .lut_mask = 16'h0F0F;
defparam \wiresub|Sp|Out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \wiresub|Sp|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[3] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \alus|ALUSrcA|Out[3]~24 (
// Equation(s):
// \alus|ALUSrcA|Out[3]~24_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [3]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [3]))))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\pcs|pc_reg|Out [3]),
	.datac(\wiresub|Acc|Out [3]),
	.datad(\memsub|control_inst|ALUSrcA [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[3]~24 .lut_mask = 16'h5044;
defparam \alus|ALUSrcA|Out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \alus|ALUSrcA|Out[3]~25 (
// Equation(s):
// \alus|ALUSrcA|Out[3]~25_combout  = (\alus|ALUSrcA|Out[3]~24_combout ) # ((!\wiresub|Sp|Out [3] & (!\memsub|control_inst|ALUSrcA [0] & \memsub|control_inst|ALUSrcA [1])))

	.dataa(\wiresub|Sp|Out [3]),
	.datab(\memsub|control_inst|ALUSrcA [0]),
	.datac(\memsub|control_inst|ALUSrcA [1]),
	.datad(\alus|ALUSrcA|Out[3]~24_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[3]~25 .lut_mask = 16'hFF10;
defparam \alus|ALUSrcA|Out[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \alus|ALUSrcB|Mux12~1 (
// Equation(s):
// \alus|ALUSrcB|Mux12~1_combout  = (\memsub|control_inst|ALUSrcB [0] & (!\memsub|control_inst|ALUSrcB [2] & \memsub|IR_inst|Out [6]))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|IR_inst|Out [6]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux12~1 .lut_mask = 16'h0A00;
defparam \alus|ALUSrcB|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \IOIn[3]~input (
	.i(IOIn[3]),
	.ibar(gnd),
	.o(\IOIn[3]~input_o ));
// synopsys translate_off
defparam \IOIn[3]~input .bus_hold = "false";
defparam \IOIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \memsub|MDR_inst|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[3] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[3]~2 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[3]~2_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[3]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [3])))

	.dataa(\IOIn[3]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [3]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[3]~2 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \alus|ALUSrcB|Mux12~0 (
// Equation(s):
// \alus|ALUSrcB|Mux12~0_combout  = (!\memsub|control_inst|ALUSrcB [0] & (\memsub|control_inst|ALUSrcB [2] & (\memsub|IR_inst|Out [5] & !\memsub|control_inst|ALUSrcB [1])))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(\memsub|control_inst|ALUSrcB [2]),
	.datac(\memsub|IR_inst|Out [5]),
	.datad(\memsub|control_inst|ALUSrcB [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux12~0 .lut_mask = 16'h0040;
defparam \alus|ALUSrcB|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \alus|ALUSrcB|Mux12~2 (
// Equation(s):
// \alus|ALUSrcB|Mux12~2_combout  = (\alus|ALUSrcB|Mux12~1_combout ) # ((\alus|ALUSrcB|Mux12~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[3]~2_combout )))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux12~1_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[3]~2_combout ),
	.datad(\alus|ALUSrcB|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux12~2 .lut_mask = 16'hFFEC;
defparam \alus|ALUSrcB|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \alus|ALUC|Add0~15 (
// Equation(s):
// \alus|ALUC|Add0~15_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux12~2_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux12~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~15 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \alus|ALUSrcB|Mux13~1 (
// Equation(s):
// \alus|ALUSrcB|Mux13~1_combout  = (!\memsub|control_inst|ALUSrcB [2] & (\memsub|IR_inst|Out [5] & \memsub|control_inst|ALUSrcB [0]))

	.dataa(\memsub|control_inst|ALUSrcB [2]),
	.datab(gnd),
	.datac(\memsub|IR_inst|Out [5]),
	.datad(\memsub|control_inst|ALUSrcB [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux13~1 .lut_mask = 16'h5000;
defparam \alus|ALUSrcB|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \alus|ALUSrcB|Mux13~0 (
// Equation(s):
// \alus|ALUSrcB|Mux13~0_combout  = (!\memsub|control_inst|ALUSrcB [0] & (\memsub|IR_inst|Out [4] & (\memsub|control_inst|ALUSrcB [2] & !\memsub|control_inst|ALUSrcB [1])))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(\memsub|IR_inst|Out [4]),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|control_inst|ALUSrcB [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux13~0 .lut_mask = 16'h0040;
defparam \alus|ALUSrcB|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \alus|ALUSrcB|Mux13~2 (
// Equation(s):
// \alus|ALUSrcB|Mux13~2_combout  = (\alus|ALUSrcB|Mux13~1_combout ) # ((\alus|ALUSrcB|Mux13~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[2]~1_combout )))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux13~1_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[2]~1_combout ),
	.datad(\alus|ALUSrcB|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux13~2 .lut_mask = 16'hFFEC;
defparam \alus|ALUSrcB|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \alus|ALUC|Add0~12 (
// Equation(s):
// \alus|ALUC|Add0~12_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux13~2_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux13~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~12 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \alus|ALUC|Add0~9 (
// Equation(s):
// \alus|ALUC|Add0~9_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux14~1_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~9 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \wiresub|Sp|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [0]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[0] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \IOIn[0]~input (
	.i(IOIn[0]),
	.ibar(gnd),
	.o(\IOIn[0]~input_o ));
// synopsys translate_off
defparam \IOIn[0]~input .bus_hold = "false";
defparam \IOIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \memsub|MDR_inst|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[0] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[0]~0 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[0]~0_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[0]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [0])))

	.dataa(gnd),
	.datab(\IOIn[0]~input_o ),
	.datac(\memsub|MDR_inst|Out [0]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[0]~0 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \wiresub|AccSource|Mux15~0 (
// Equation(s):
// \wiresub|AccSource|Mux15~0_combout  = (\wiresub|Acc|Out[4]~0_combout  & (((\wiresub|Acc|Out[4]~1_combout )))) # (!\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout 
// )) # (!\wiresub|Acc|Out[4]~1_combout  & ((\memsub|mux1b16_MDROut|Out[0]~0_combout )))))

	.dataa(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\memsub|mux1b16_MDROut|Out[0]~0_combout ),
	.datac(\wiresub|Acc|Out[4]~0_combout ),
	.datad(\wiresub|Acc|Out[4]~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux15~0 .lut_mask = 16'hFA0C;
defparam \wiresub|AccSource|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \wiresub|AccSource|Mux15~1 (
// Equation(s):
// \wiresub|AccSource|Mux15~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|AccSource|Mux15~0_combout  & (\memsub|IR_inst|Out [3])) # (!\wiresub|AccSource|Mux15~0_combout  & ((\alus|ALUC|Out [0]))))) # (!\wiresub|Acc|Out[4]~0_combout  & 
// (((\wiresub|AccSource|Mux15~0_combout ))))

	.dataa(\wiresub|Acc|Out[4]~0_combout ),
	.datab(\memsub|IR_inst|Out [3]),
	.datac(\alus|ALUC|Out [0]),
	.datad(\wiresub|AccSource|Mux15~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux15~1 .lut_mask = 16'hDDA0;
defparam \wiresub|AccSource|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \wiresub|AccSource|Mux15~2 (
// Equation(s):
// \wiresub|AccSource|Mux15~2_combout  = (\wiresub|AccSource|Mux15~1_combout  & (\memsub|control_inst|ACCSrc [2] $ (((\memsub|control_inst|ACCSrc [0]) # (\memsub|control_inst|ACCSrc [1])))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\wiresub|AccSource|Mux15~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux15~2 .lut_mask = 16'h5600;
defparam \wiresub|AccSource|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \wiresub|Acc|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[0] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \alus|ALUSrcA|Out[0]~30 (
// Equation(s):
// \alus|ALUSrcA|Out[0]~30_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [0]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [0]))))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\pcs|pc_reg|Out [0]),
	.datac(\wiresub|Acc|Out [0]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[0]~30 .lut_mask = 16'h00E4;
defparam \alus|ALUSrcA|Out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \alus|ALUSrcA|Out[0]~31 (
// Equation(s):
// \alus|ALUSrcA|Out[0]~31_combout  = (\alus|ALUSrcA|Out[0]~30_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (\memsub|control_inst|ALUSrcA [1] & \wiresub|Sp|Out [0])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Sp|Out [0]),
	.datad(\alus|ALUSrcA|Out[0]~30_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[0]~31 .lut_mask = 16'hFF40;
defparam \alus|ALUSrcA|Out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \alus|ALUSrcB|Mux15~1 (
// Equation(s):
// \alus|ALUSrcB|Mux15~1_combout  = (\memsub|control_inst|ALUSrcB [0] & (!\memsub|control_inst|ALUSrcB [2] & \memsub|IR_inst|Out [3]))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUSrcB [2]),
	.datad(\memsub|IR_inst|Out [3]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux15~1 .lut_mask = 16'h0A00;
defparam \alus|ALUSrcB|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \alus|ALUC|Add0~2 (
// Equation(s):
// \alus|ALUC|Add0~2_combout  = \memsub|control_inst|ALUOp [0] $ (((\alus|ALUSrcB|Mux15~1_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[0]~0_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUSrcB|Mux9~1_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[0]~0_combout ),
	.datad(\alus|ALUSrcB|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~2 .lut_mask = 16'h556A;
defparam \alus|ALUC|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \alus|ALUC|Add0~4 (
// Equation(s):
// \alus|ALUC|Add0~4_cout  = CARRY(\memsub|control_inst|ALUOp [0])

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alus|ALUC|Add0~4_cout ));
// synopsys translate_off
defparam \alus|ALUC|Add0~4 .lut_mask = 16'h00AA;
defparam \alus|ALUC|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \alus|ALUC|Add0~5 (
// Equation(s):
// \alus|ALUC|Add0~5_combout  = (\alus|ALUSrcA|Out[0]~31_combout  & ((\alus|ALUC|Add0~2_combout  & (\alus|ALUC|Add0~4_cout  & VCC)) # (!\alus|ALUC|Add0~2_combout  & (!\alus|ALUC|Add0~4_cout )))) # (!\alus|ALUSrcA|Out[0]~31_combout  & 
// ((\alus|ALUC|Add0~2_combout  & (!\alus|ALUC|Add0~4_cout )) # (!\alus|ALUC|Add0~2_combout  & ((\alus|ALUC|Add0~4_cout ) # (GND)))))
// \alus|ALUC|Add0~6  = CARRY((\alus|ALUSrcA|Out[0]~31_combout  & (!\alus|ALUC|Add0~2_combout  & !\alus|ALUC|Add0~4_cout )) # (!\alus|ALUSrcA|Out[0]~31_combout  & ((!\alus|ALUC|Add0~4_cout ) # (!\alus|ALUC|Add0~2_combout ))))

	.dataa(\alus|ALUSrcA|Out[0]~31_combout ),
	.datab(\alus|ALUC|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~4_cout ),
	.combout(\alus|ALUC|Add0~5_combout ),
	.cout(\alus|ALUC|Add0~6 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~5 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \alus|ALUC|Add0~10 (
// Equation(s):
// \alus|ALUC|Add0~10_combout  = ((\alus|ALUC|Add0~9_combout  $ (\alus|ALUSrcA|Out[1]~29_combout  $ (!\alus|ALUC|Add0~6 )))) # (GND)
// \alus|ALUC|Add0~11  = CARRY((\alus|ALUC|Add0~9_combout  & ((\alus|ALUSrcA|Out[1]~29_combout ) # (!\alus|ALUC|Add0~6 ))) # (!\alus|ALUC|Add0~9_combout  & (\alus|ALUSrcA|Out[1]~29_combout  & !\alus|ALUC|Add0~6 )))

	.dataa(\alus|ALUC|Add0~9_combout ),
	.datab(\alus|ALUSrcA|Out[1]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~6 ),
	.combout(\alus|ALUC|Add0~10_combout ),
	.cout(\alus|ALUC|Add0~11 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~10 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \alus|ALUC|Add0~13 (
// Equation(s):
// \alus|ALUC|Add0~13_combout  = (\alus|ALUC|Add0~12_combout  & ((\alus|ALUSrcA|Out[2]~27_combout  & (\alus|ALUC|Add0~11  & VCC)) # (!\alus|ALUSrcA|Out[2]~27_combout  & (!\alus|ALUC|Add0~11 )))) # (!\alus|ALUC|Add0~12_combout  & 
// ((\alus|ALUSrcA|Out[2]~27_combout  & (!\alus|ALUC|Add0~11 )) # (!\alus|ALUSrcA|Out[2]~27_combout  & ((\alus|ALUC|Add0~11 ) # (GND)))))
// \alus|ALUC|Add0~14  = CARRY((\alus|ALUC|Add0~12_combout  & (!\alus|ALUSrcA|Out[2]~27_combout  & !\alus|ALUC|Add0~11 )) # (!\alus|ALUC|Add0~12_combout  & ((!\alus|ALUC|Add0~11 ) # (!\alus|ALUSrcA|Out[2]~27_combout ))))

	.dataa(\alus|ALUC|Add0~12_combout ),
	.datab(\alus|ALUSrcA|Out[2]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~11 ),
	.combout(\alus|ALUC|Add0~13_combout ),
	.cout(\alus|ALUC|Add0~14 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~13 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \alus|ALUC|Mux0~0 (
// Equation(s):
// \alus|ALUC|Mux0~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\alus|ALUSrcA|Out[2]~27_combout  & ((\memsub|control_inst|ALUOp [0]) # (\alus|ALUSrcB|Mux13~2_combout ))) # (!\alus|ALUSrcA|Out[2]~27_combout  & (\memsub|control_inst|ALUOp [0] & 
// \alus|ALUSrcB|Mux13~2_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\alus|ALUSrcA|Out[2]~27_combout ),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux13~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux0~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \alus|ALUC|Mux0~1 (
// Equation(s):
// \alus|ALUC|Mux0~1_combout  = (\alus|ALUC|Mux0~0_combout ) # ((\alus|ALUC|Add0~13_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~13_combout ),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\alus|ALUC|Mux0~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux0~1 .lut_mask = 16'hFF20;
defparam \alus|ALUC|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \alus|ALUC|Out[2] (
// Equation(s):
// \alus|ALUC|Out [2] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux0~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [2])))

	.dataa(\alus|ALUC|Mux0~1_combout ),
	.datab(gnd),
	.datac(\alus|ALUC|Out [2]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [2]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[2] .lut_mask = 16'hAAF0;
defparam \alus|ALUC|Out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \wiresub|Sp|Out[2]~6 (
// Equation(s):
// \wiresub|Sp|Out[2]~6_combout  = !\alus|ALUC|Out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[2]~6 .lut_mask = 16'h0F0F;
defparam \wiresub|Sp|Out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \wiresub|Sp|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[2] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \alus|ALUSrcA|Out[2]~26 (
// Equation(s):
// \alus|ALUSrcA|Out[2]~26_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [2])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [2])))))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\wiresub|Acc|Out [2]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\pcs|pc_reg|Out [2]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[2]~26 .lut_mask = 16'h4540;
defparam \alus|ALUSrcA|Out[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \alus|ALUSrcA|Out[2]~27 (
// Equation(s):
// \alus|ALUSrcA|Out[2]~27_combout  = (\alus|ALUSrcA|Out[2]~26_combout ) # ((!\wiresub|Sp|Out [2] & (\memsub|control_inst|ALUSrcA [1] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\wiresub|Sp|Out [2]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\alus|ALUSrcA|Out[2]~26_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[2]~27 .lut_mask = 16'hFF04;
defparam \alus|ALUSrcA|Out[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \alus|ALUC|Add0~16 (
// Equation(s):
// \alus|ALUC|Add0~16_combout  = ((\alus|ALUSrcA|Out[3]~25_combout  $ (\alus|ALUC|Add0~15_combout  $ (!\alus|ALUC|Add0~14 )))) # (GND)
// \alus|ALUC|Add0~17  = CARRY((\alus|ALUSrcA|Out[3]~25_combout  & ((\alus|ALUC|Add0~15_combout ) # (!\alus|ALUC|Add0~14 ))) # (!\alus|ALUSrcA|Out[3]~25_combout  & (\alus|ALUC|Add0~15_combout  & !\alus|ALUC|Add0~14 )))

	.dataa(\alus|ALUSrcA|Out[3]~25_combout ),
	.datab(\alus|ALUC|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~14 ),
	.combout(\alus|ALUC|Add0~16_combout ),
	.cout(\alus|ALUC|Add0~17 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~16 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \alus|ALUC|Add0~19 (
// Equation(s):
// \alus|ALUC|Add0~19_combout  = (\alus|ALUSrcA|Out[4]~23_combout  & ((\alus|ALUC|Add0~18_combout  & (\alus|ALUC|Add0~17  & VCC)) # (!\alus|ALUC|Add0~18_combout  & (!\alus|ALUC|Add0~17 )))) # (!\alus|ALUSrcA|Out[4]~23_combout  & ((\alus|ALUC|Add0~18_combout  
// & (!\alus|ALUC|Add0~17 )) # (!\alus|ALUC|Add0~18_combout  & ((\alus|ALUC|Add0~17 ) # (GND)))))
// \alus|ALUC|Add0~20  = CARRY((\alus|ALUSrcA|Out[4]~23_combout  & (!\alus|ALUC|Add0~18_combout  & !\alus|ALUC|Add0~17 )) # (!\alus|ALUSrcA|Out[4]~23_combout  & ((!\alus|ALUC|Add0~17 ) # (!\alus|ALUC|Add0~18_combout ))))

	.dataa(\alus|ALUSrcA|Out[4]~23_combout ),
	.datab(\alus|ALUC|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~17 ),
	.combout(\alus|ALUC|Add0~19_combout ),
	.cout(\alus|ALUC|Add0~20 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~19 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \alus|ALUC|Add0~22 (
// Equation(s):
// \alus|ALUC|Add0~22_combout  = ((\alus|ALUSrcA|Out[5]~21_combout  $ (\alus|ALUC|Add0~21_combout  $ (!\alus|ALUC|Add0~20 )))) # (GND)
// \alus|ALUC|Add0~23  = CARRY((\alus|ALUSrcA|Out[5]~21_combout  & ((\alus|ALUC|Add0~21_combout ) # (!\alus|ALUC|Add0~20 ))) # (!\alus|ALUSrcA|Out[5]~21_combout  & (\alus|ALUC|Add0~21_combout  & !\alus|ALUC|Add0~20 )))

	.dataa(\alus|ALUSrcA|Out[5]~21_combout ),
	.datab(\alus|ALUC|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~20 ),
	.combout(\alus|ALUC|Add0~22_combout ),
	.cout(\alus|ALUC|Add0~23 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~22 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \alus|ALUC|Mux5~1 (
// Equation(s):
// \alus|ALUC|Mux5~1_combout  = (\alus|ALUC|Mux5~0_combout ) # ((!\memsub|control_inst|ALUOp [2] & (\memsub|control_inst|ALUOp [1] & \alus|ALUC|Add0~22_combout )))

	.dataa(\memsub|control_inst|ALUOp [2]),
	.datab(\alus|ALUC|Mux5~0_combout ),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\alus|ALUC|Add0~22_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux5~1 .lut_mask = 16'hDCCC;
defparam \alus|ALUC|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \alus|ALUC|Out[5] (
// Equation(s):
// \alus|ALUC|Out [5] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux5~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [5]))

	.dataa(gnd),
	.datab(\alus|ALUC|Out [5]),
	.datac(\alus|ALUC|Mux5~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [5]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[5] .lut_mask = 16'hF0CC;
defparam \alus|ALUC|Out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \wiresub|Sp|Out[5]~3 (
// Equation(s):
// \wiresub|Sp|Out[5]~3_combout  = !\alus|ALUC|Out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [5]),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[5]~3 .lut_mask = 16'h00FF;
defparam \wiresub|Sp|Out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \wiresub|Sp|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[5] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \pcs|src_mux|Out~5 (
// Equation(s):
// \pcs|src_mux|Out~5_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [4])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [5])))

	.dataa(\memsub|IR_inst|Out [4]),
	.datab(gnd),
	.datac(\alus|ALUC|Out [5]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~5 .lut_mask = 16'hAAF0;
defparam \pcs|src_mux|Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \pcs|pc_reg|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~5_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[5] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \alus|ALUSrcA|Out[5]~20 (
// Equation(s):
// \alus|ALUSrcA|Out[5]~20_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [5])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [5])))))

	.dataa(\wiresub|Acc|Out [5]),
	.datab(\pcs|pc_reg|Out [5]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[5]~20 .lut_mask = 16'h00AC;
defparam \alus|ALUSrcA|Out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \alus|ALUSrcA|Out[5]~21 (
// Equation(s):
// \alus|ALUSrcA|Out[5]~21_combout  = (\alus|ALUSrcA|Out[5]~20_combout ) # ((\memsub|control_inst|ALUSrcA [1] & (!\wiresub|Sp|Out [5] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\wiresub|Sp|Out [5]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\alus|ALUSrcA|Out[5]~20_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[5]~21 .lut_mask = 16'hFF02;
defparam \alus|ALUSrcA|Out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \alus|ALUC|Add0~25 (
// Equation(s):
// \alus|ALUC|Add0~25_combout  = (\alus|ALUC|Add0~24_combout  & ((\alus|ALUSrcA|Out[6]~19_combout  & (\alus|ALUC|Add0~23  & VCC)) # (!\alus|ALUSrcA|Out[6]~19_combout  & (!\alus|ALUC|Add0~23 )))) # (!\alus|ALUC|Add0~24_combout  & 
// ((\alus|ALUSrcA|Out[6]~19_combout  & (!\alus|ALUC|Add0~23 )) # (!\alus|ALUSrcA|Out[6]~19_combout  & ((\alus|ALUC|Add0~23 ) # (GND)))))
// \alus|ALUC|Add0~26  = CARRY((\alus|ALUC|Add0~24_combout  & (!\alus|ALUSrcA|Out[6]~19_combout  & !\alus|ALUC|Add0~23 )) # (!\alus|ALUC|Add0~24_combout  & ((!\alus|ALUC|Add0~23 ) # (!\alus|ALUSrcA|Out[6]~19_combout ))))

	.dataa(\alus|ALUC|Add0~24_combout ),
	.datab(\alus|ALUSrcA|Out[6]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~23 ),
	.combout(\alus|ALUC|Add0~25_combout ),
	.cout(\alus|ALUC|Add0~26 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~25 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \alus|ALUC|Mux6~1 (
// Equation(s):
// \alus|ALUC|Mux6~1_combout  = (\alus|ALUC|Mux6~0_combout ) # ((!\memsub|control_inst|ALUOp [2] & (\memsub|control_inst|ALUOp [1] & \alus|ALUC|Add0~25_combout )))

	.dataa(\memsub|control_inst|ALUOp [2]),
	.datab(\memsub|control_inst|ALUOp [1]),
	.datac(\alus|ALUC|Mux6~0_combout ),
	.datad(\alus|ALUC|Add0~25_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux6~1 .lut_mask = 16'hF4F0;
defparam \alus|ALUC|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \alus|ALUC|Out[6] (
// Equation(s):
// \alus|ALUC|Out [6] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux6~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [6]))

	.dataa(\alus|ALUC|Out [6]),
	.datab(gnd),
	.datac(\alus|ALUC|Mux6~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [6]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[6] .lut_mask = 16'hF0AA;
defparam \alus|ALUC|Out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \wiresub|Sp|Out[6]~2 (
// Equation(s):
// \wiresub|Sp|Out[6]~2_combout  = !\alus|ALUC|Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [6]),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[6]~2 .lut_mask = 16'h00FF;
defparam \wiresub|Sp|Out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \wiresub|Sp|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[6] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \alus|ALUSrcA|Out[6]~18 (
// Equation(s):
// \alus|ALUSrcA|Out[6]~18_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [6])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [6])))))

	.dataa(\wiresub|Acc|Out [6]),
	.datab(\pcs|pc_reg|Out [6]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[6]~18 .lut_mask = 16'h00AC;
defparam \alus|ALUSrcA|Out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \alus|ALUSrcA|Out[6]~19 (
// Equation(s):
// \alus|ALUSrcA|Out[6]~19_combout  = (\alus|ALUSrcA|Out[6]~18_combout ) # ((!\wiresub|Sp|Out [6] & (\memsub|control_inst|ALUSrcA [1] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\wiresub|Sp|Out [6]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\alus|ALUSrcA|Out[6]~18_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[6]~19 .lut_mask = 16'hFF04;
defparam \alus|ALUSrcA|Out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \alus|ALUC|Add0~28 (
// Equation(s):
// \alus|ALUC|Add0~28_combout  = ((\alus|ALUC|Add0~27_combout  $ (\alus|ALUSrcA|Out[7]~17_combout  $ (!\alus|ALUC|Add0~26 )))) # (GND)
// \alus|ALUC|Add0~29  = CARRY((\alus|ALUC|Add0~27_combout  & ((\alus|ALUSrcA|Out[7]~17_combout ) # (!\alus|ALUC|Add0~26 ))) # (!\alus|ALUC|Add0~27_combout  & (\alus|ALUSrcA|Out[7]~17_combout  & !\alus|ALUC|Add0~26 )))

	.dataa(\alus|ALUC|Add0~27_combout ),
	.datab(\alus|ALUSrcA|Out[7]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~26 ),
	.combout(\alus|ALUC|Add0~28_combout ),
	.cout(\alus|ALUC|Add0~29 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~28 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \alus|ALUC|Add0~31 (
// Equation(s):
// \alus|ALUC|Add0~31_combout  = (\alus|ALUSrcA|Out[8]~15_combout  & ((\alus|ALUC|Add0~30_combout  & (\alus|ALUC|Add0~29  & VCC)) # (!\alus|ALUC|Add0~30_combout  & (!\alus|ALUC|Add0~29 )))) # (!\alus|ALUSrcA|Out[8]~15_combout  & ((\alus|ALUC|Add0~30_combout  
// & (!\alus|ALUC|Add0~29 )) # (!\alus|ALUC|Add0~30_combout  & ((\alus|ALUC|Add0~29 ) # (GND)))))
// \alus|ALUC|Add0~32  = CARRY((\alus|ALUSrcA|Out[8]~15_combout  & (!\alus|ALUC|Add0~30_combout  & !\alus|ALUC|Add0~29 )) # (!\alus|ALUSrcA|Out[8]~15_combout  & ((!\alus|ALUC|Add0~29 ) # (!\alus|ALUC|Add0~30_combout ))))

	.dataa(\alus|ALUSrcA|Out[8]~15_combout ),
	.datab(\alus|ALUC|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~29 ),
	.combout(\alus|ALUC|Add0~31_combout ),
	.cout(\alus|ALUC|Add0~32 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~31 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \alus|ALUC|Mux8~1 (
// Equation(s):
// \alus|ALUC|Mux8~1_combout  = (\alus|ALUC|Mux8~0_combout ) # ((\memsub|control_inst|ALUOp [1] & (!\memsub|control_inst|ALUOp [2] & \alus|ALUC|Add0~31_combout )))

	.dataa(\memsub|control_inst|ALUOp [1]),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\alus|ALUC|Mux8~0_combout ),
	.datad(\alus|ALUC|Add0~31_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux8~1 .lut_mask = 16'hF2F0;
defparam \alus|ALUC|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \alus|ALUC|Out[8] (
// Equation(s):
// \alus|ALUC|Out [8] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux8~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [8])))

	.dataa(gnd),
	.datab(\alus|ALUC|Mux8~1_combout ),
	.datac(\alus|ALUC|Out [8]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [8]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[8] .lut_mask = 16'hCCF0;
defparam \alus|ALUC|Out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \wiresub|AccSource|Mux7~2 (
// Equation(s):
// \wiresub|AccSource|Mux7~2_combout  = (\memsub|control_inst|ACCSrc [2] & (!\wiresub|Acc|Out[9]~2_combout  & ((\alus|ALUC|Out [8])))) # (!\memsub|control_inst|ACCSrc [2] & (((\wiresub|AccSource|Mux7~1_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\wiresub|Acc|Out[9]~2_combout ),
	.datac(\wiresub|AccSource|Mux7~1_combout ),
	.datad(\alus|ALUC|Out [8]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux7~2 .lut_mask = 16'h7250;
defparam \wiresub|AccSource|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \wiresub|Acc|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[8] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[8]~8 (
// Equation(s):
// \memsub|mux1b16_inst|Out[8]~8_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [8])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [8])))

	.dataa(gnd),
	.datab(\pcs|pc_reg|Out [8]),
	.datac(\wiresub|Acc|Out [8]),
	.datad(\memsub|control_inst|MemData [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[8]~8 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_inst|Out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \pcs|src_mux|Out~9 (
// Equation(s):
// \pcs|src_mux|Out~9_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [8])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [9])))

	.dataa(gnd),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(\memsub|IR_inst|Out [8]),
	.datad(\alus|ALUC|Out [9]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~9 .lut_mask = 16'hF3C0;
defparam \pcs|src_mux|Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \pcs|pc_reg|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~9_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[9] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[9]~9 (
// Equation(s):
// \memsub|mux1b16_inst|Out[9]~9_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [9])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [9])))

	.dataa(gnd),
	.datab(\pcs|pc_reg|Out [9]),
	.datac(\memsub|control_inst|MemData [0]),
	.datad(\wiresub|Acc|Out [9]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[9]~9 .lut_mask = 16'hCFC0;
defparam \memsub|mux1b16_inst|Out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \wiresub|Sp|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [10]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[10] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \IOIn[10]~input (
	.i(IOIn[10]),
	.ibar(gnd),
	.o(\IOIn[10]~input_o ));
// synopsys translate_off
defparam \IOIn[10]~input .bus_hold = "false";
defparam \IOIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \memsub|MDR_inst|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[10] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[10]~9 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[10]~9_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[10]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [10])))

	.dataa(\IOIn[10]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [10]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[10]~9 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \wiresub|AccSource|Mux5~0 (
// Equation(s):
// \wiresub|AccSource|Mux5~0_combout  = (\memsub|control_inst|ACCSrc [1] & (((\memsub|control_inst|ACCSrc [0])))) # (!\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [0] & ((\memsub|mux1b16_MDROut|Out[10]~9_combout ))) # 
// (!\memsub|control_inst|ACCSrc [0] & (\memsub|IR_inst|Out [5]))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|IR_inst|Out [5]),
	.datac(\memsub|mux1b16_MDROut|Out[10]~9_combout ),
	.datad(\memsub|control_inst|ACCSrc [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux5~0 .lut_mask = 16'hFA44;
defparam \wiresub|AccSource|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \wiresub|AccSource|Mux5~1 (
// Equation(s):
// \wiresub|AccSource|Mux5~1_combout  = (\memsub|control_inst|ACCSrc [1] & ((\wiresub|AccSource|Mux5~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|AccSource|Mux5~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10 ))))) # 
// (!\memsub|control_inst|ACCSrc [1] & (((\wiresub|AccSource|Mux5~0_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|IR_inst|Out [10]),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\wiresub|AccSource|Mux5~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux5~1 .lut_mask = 16'hDDA0;
defparam \wiresub|AccSource|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \wiresub|AccSource|Mux5~2 (
// Equation(s):
// \wiresub|AccSource|Mux5~2_combout  = (\memsub|control_inst|ACCSrc [2] & (\alus|ALUC|Out [10] & (!\wiresub|Acc|Out[9]~2_combout ))) # (!\memsub|control_inst|ACCSrc [2] & (((\wiresub|AccSource|Mux5~1_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\alus|ALUC|Out [10]),
	.datac(\wiresub|Acc|Out[9]~2_combout ),
	.datad(\wiresub|AccSource|Mux5~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux5~2 .lut_mask = 16'h5D08;
defparam \wiresub|AccSource|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \wiresub|Acc|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[10] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \alus|ALUSrcA|Out[10]~10 (
// Equation(s):
// \alus|ALUSrcA|Out[10]~10_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [10]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [10]))))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\pcs|pc_reg|Out [10]),
	.datac(\wiresub|Acc|Out [10]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[10]~10 .lut_mask = 16'h00E4;
defparam \alus|ALUSrcA|Out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \alus|ALUSrcA|Out[10]~11 (
// Equation(s):
// \alus|ALUSrcA|Out[10]~11_combout  = (\alus|ALUSrcA|Out[10]~10_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (\memsub|control_inst|ALUSrcA [1] & \wiresub|Sp|Out [10])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Sp|Out [10]),
	.datad(\alus|ALUSrcA|Out[10]~10_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[10]~11 .lut_mask = 16'hFF40;
defparam \alus|ALUSrcA|Out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \alus|ALUSrcB|Mux5~0 (
// Equation(s):
// \alus|ALUSrcB|Mux5~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[10]~9_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[10]~9_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux5~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \alus|ALUC|Add0~36 (
// Equation(s):
// \alus|ALUC|Add0~36_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux5~0_combout )

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUSrcB|Mux5~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~36 .lut_mask = 16'h55AA;
defparam \alus|ALUC|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \IOIn[9]~input (
	.i(IOIn[9]),
	.ibar(gnd),
	.o(\IOIn[9]~input_o ));
// synopsys translate_off
defparam \IOIn[9]~input .bus_hold = "false";
defparam \IOIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \memsub|MDR_inst|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[9] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[9]~8 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[9]~8_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[9]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [9])))

	.dataa(\IOIn[9]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [9]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[9]~8 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \alus|ALUSrcB|Mux6~0 (
// Equation(s):
// \alus|ALUSrcB|Mux6~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[9]~8_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[9]~8_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux6~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \alus|ALUC|Add0~33 (
// Equation(s):
// \alus|ALUC|Add0~33_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~33 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \alus|ALUC|Add0~34 (
// Equation(s):
// \alus|ALUC|Add0~34_combout  = ((\alus|ALUC|Add0~33_combout  $ (\alus|ALUSrcA|Out[9]~13_combout  $ (!\alus|ALUC|Add0~32 )))) # (GND)
// \alus|ALUC|Add0~35  = CARRY((\alus|ALUC|Add0~33_combout  & ((\alus|ALUSrcA|Out[9]~13_combout ) # (!\alus|ALUC|Add0~32 ))) # (!\alus|ALUC|Add0~33_combout  & (\alus|ALUSrcA|Out[9]~13_combout  & !\alus|ALUC|Add0~32 )))

	.dataa(\alus|ALUC|Add0~33_combout ),
	.datab(\alus|ALUSrcA|Out[9]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~32 ),
	.combout(\alus|ALUC|Add0~34_combout ),
	.cout(\alus|ALUC|Add0~35 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~34 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \alus|ALUC|Add0~37 (
// Equation(s):
// \alus|ALUC|Add0~37_combout  = (\alus|ALUSrcA|Out[10]~11_combout  & ((\alus|ALUC|Add0~36_combout  & (\alus|ALUC|Add0~35  & VCC)) # (!\alus|ALUC|Add0~36_combout  & (!\alus|ALUC|Add0~35 )))) # (!\alus|ALUSrcA|Out[10]~11_combout  & 
// ((\alus|ALUC|Add0~36_combout  & (!\alus|ALUC|Add0~35 )) # (!\alus|ALUC|Add0~36_combout  & ((\alus|ALUC|Add0~35 ) # (GND)))))
// \alus|ALUC|Add0~38  = CARRY((\alus|ALUSrcA|Out[10]~11_combout  & (!\alus|ALUC|Add0~36_combout  & !\alus|ALUC|Add0~35 )) # (!\alus|ALUSrcA|Out[10]~11_combout  & ((!\alus|ALUC|Add0~35 ) # (!\alus|ALUC|Add0~36_combout ))))

	.dataa(\alus|ALUSrcA|Out[10]~11_combout ),
	.datab(\alus|ALUC|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~35 ),
	.combout(\alus|ALUC|Add0~37_combout ),
	.cout(\alus|ALUC|Add0~38 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~37 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \alus|ALUC|Mux10~0 (
// Equation(s):
// \alus|ALUC|Mux10~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\alus|ALUSrcA|Out[10]~11_combout  & ((\memsub|control_inst|ALUOp [0]) # (\alus|ALUSrcB|Mux5~0_combout ))) # (!\alus|ALUSrcA|Out[10]~11_combout  & (\memsub|control_inst|ALUOp [0] & 
// \alus|ALUSrcB|Mux5~0_combout ))))

	.dataa(\alus|ALUSrcA|Out[10]~11_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUC|Add0~0_combout ),
	.datad(\alus|ALUSrcB|Mux5~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux10~0 .lut_mask = 16'hE080;
defparam \alus|ALUC|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \alus|ALUC|Mux10~1 (
// Equation(s):
// \alus|ALUC|Mux10~1_combout  = (\alus|ALUC|Mux10~0_combout ) # ((\alus|ALUC|Add0~37_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~37_combout ),
	.datab(\alus|ALUC|Mux10~0_combout ),
	.datac(\memsub|control_inst|ALUOp [2]),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux10~1 .lut_mask = 16'hCECC;
defparam \alus|ALUC|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \alus|ALUC|Out[10] (
// Equation(s):
// \alus|ALUC|Out [10] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux10~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [10]))

	.dataa(\alus|ALUC|Out [10]),
	.datab(gnd),
	.datac(\alus|ALUC|Mux10~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [10]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[10] .lut_mask = 16'hF0AA;
defparam \alus|ALUC|Out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \pcs|src_mux|Out~10 (
// Equation(s):
// \pcs|src_mux|Out~10_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [9])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [10])))

	.dataa(gnd),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(\memsub|IR_inst|Out [9]),
	.datad(\alus|ALUC|Out [10]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~10 .lut_mask = 16'hF3C0;
defparam \pcs|src_mux|Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \pcs|pc_reg|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~10_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[10] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[10]~10 (
// Equation(s):
// \memsub|mux1b16_inst|Out[10]~10_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [10])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [10])))

	.dataa(gnd),
	.datab(\memsub|control_inst|MemData [0]),
	.datac(\pcs|pc_reg|Out [10]),
	.datad(\wiresub|Acc|Out [10]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[10]~10 .lut_mask = 16'hF3C0;
defparam \memsub|mux1b16_inst|Out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \IOIn[11]~input (
	.i(IOIn[11]),
	.ibar(gnd),
	.o(\IOIn[11]~input_o ));
// synopsys translate_off
defparam \IOIn[11]~input .bus_hold = "false";
defparam \IOIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \memsub|MDR_inst|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[11] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[11]~10 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[11]~10_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[11]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [11])))

	.dataa(\IOIn[11]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [11]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[11]~10 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \wiresub|AccSource|Mux4~0 (
// Equation(s):
// \wiresub|AccSource|Mux4~0_combout  = (\memsub|control_inst|ACCSrc [0] & ((\memsub|mux1b16_MDROut|Out[11]~10_combout ) # ((\memsub|control_inst|ACCSrc [1])))) # (!\memsub|control_inst|ACCSrc [0] & (((!\memsub|control_inst|ACCSrc [1] & \memsub|IR_inst|Out 
// [6]))))

	.dataa(\memsub|control_inst|ACCSrc [0]),
	.datab(\memsub|mux1b16_MDROut|Out[11]~10_combout ),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\memsub|IR_inst|Out [6]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux4~0 .lut_mask = 16'hADA8;
defparam \wiresub|AccSource|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \wiresub|AccSource|Mux4~1 (
// Equation(s):
// \wiresub|AccSource|Mux4~1_combout  = (\memsub|control_inst|ACCSrc [1] & ((\wiresub|AccSource|Mux4~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|AccSource|Mux4~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 ))))) # 
// (!\memsub|control_inst|ACCSrc [1] & (((\wiresub|AccSource|Mux4~0_combout ))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\memsub|control_inst|ACCSrc [1]),
	.datac(\wiresub|AccSource|Mux4~0_combout ),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux4~1 .lut_mask = 16'hBCB0;
defparam \wiresub|AccSource|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \alus|ALUSrcB|Mux4~0 (
// Equation(s):
// \alus|ALUSrcB|Mux4~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[11]~10_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[11]~10_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux4~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \alus|ALUC|Add0~39 (
// Equation(s):
// \alus|ALUC|Add0~39_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~39 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \wiresub|Sp|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [11]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[11] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \pcs|src_mux|Out~11 (
// Equation(s):
// \pcs|src_mux|Out~11_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [10])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [11])))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(gnd),
	.datac(\alus|ALUC|Out [11]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~11 .lut_mask = 16'hAAF0;
defparam \pcs|src_mux|Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \pcs|pc_reg|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~11_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[11] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \alus|ALUSrcA|Out[11]~8 (
// Equation(s):
// \alus|ALUSrcA|Out[11]~8_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [11]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [11]))))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\memsub|control_inst|ALUSrcA [0]),
	.datac(\pcs|pc_reg|Out [11]),
	.datad(\wiresub|Acc|Out [11]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[11]~8 .lut_mask = 16'h5410;
defparam \alus|ALUSrcA|Out[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \alus|ALUSrcA|Out[11]~9 (
// Equation(s):
// \alus|ALUSrcA|Out[11]~9_combout  = (\alus|ALUSrcA|Out[11]~8_combout ) # ((\memsub|control_inst|ALUSrcA [1] & (!\memsub|control_inst|ALUSrcA [0] & \wiresub|Sp|Out [11])))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\memsub|control_inst|ALUSrcA [0]),
	.datac(\wiresub|Sp|Out [11]),
	.datad(\alus|ALUSrcA|Out[11]~8_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[11]~9 .lut_mask = 16'hFF20;
defparam \alus|ALUSrcA|Out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \alus|ALUC|Add0~40 (
// Equation(s):
// \alus|ALUC|Add0~40_combout  = ((\alus|ALUC|Add0~39_combout  $ (\alus|ALUSrcA|Out[11]~9_combout  $ (!\alus|ALUC|Add0~38 )))) # (GND)
// \alus|ALUC|Add0~41  = CARRY((\alus|ALUC|Add0~39_combout  & ((\alus|ALUSrcA|Out[11]~9_combout ) # (!\alus|ALUC|Add0~38 ))) # (!\alus|ALUC|Add0~39_combout  & (\alus|ALUSrcA|Out[11]~9_combout  & !\alus|ALUC|Add0~38 )))

	.dataa(\alus|ALUC|Add0~39_combout ),
	.datab(\alus|ALUSrcA|Out[11]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~38 ),
	.combout(\alus|ALUC|Add0~40_combout ),
	.cout(\alus|ALUC|Add0~41 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~40 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \alus|ALUC|Mux11~0 (
// Equation(s):
// \alus|ALUC|Mux11~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[11]~9_combout ) # (\alus|ALUSrcB|Mux4~0_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[11]~9_combout  & 
// \alus|ALUSrcB|Mux4~0_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcA|Out[11]~9_combout ),
	.datad(\alus|ALUSrcB|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux11~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \alus|ALUC|Mux11~1 (
// Equation(s):
// \alus|ALUC|Mux11~1_combout  = (\alus|ALUC|Mux11~0_combout ) # ((\alus|ALUC|Add0~40_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~40_combout ),
	.datab(\alus|ALUC|Mux11~0_combout ),
	.datac(\memsub|control_inst|ALUOp [2]),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux11~1 .lut_mask = 16'hCECC;
defparam \alus|ALUC|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \alus|ALUC|Out[11] (
// Equation(s):
// \alus|ALUC|Out [11] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux11~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [11])))

	.dataa(\alus|ALUC|Mux11~1_combout ),
	.datab(gnd),
	.datac(\alus|ALUC|Out [11]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [11]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[11] .lut_mask = 16'hAAF0;
defparam \alus|ALUC|Out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \wiresub|AccSource|Mux4~2 (
// Equation(s):
// \wiresub|AccSource|Mux4~2_combout  = (\memsub|control_inst|ACCSrc [2] & (!\wiresub|Acc|Out[9]~2_combout  & ((\alus|ALUC|Out [11])))) # (!\memsub|control_inst|ACCSrc [2] & (((\wiresub|AccSource|Mux4~1_combout ))))

	.dataa(\wiresub|Acc|Out[9]~2_combout ),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\wiresub|AccSource|Mux4~1_combout ),
	.datad(\alus|ALUC|Out [11]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux4~2 .lut_mask = 16'h7430;
defparam \wiresub|AccSource|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \wiresub|Acc|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[11] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[11]~11 (
// Equation(s):
// \memsub|mux1b16_inst|Out[11]~11_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [11]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [11]))

	.dataa(\memsub|control_inst|MemData [0]),
	.datab(gnd),
	.datac(\wiresub|Acc|Out [11]),
	.datad(\pcs|pc_reg|Out [11]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[11]~11 .lut_mask = 16'hFA50;
defparam \memsub|mux1b16_inst|Out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \IOIn[12]~input (
	.i(IOIn[12]),
	.ibar(gnd),
	.o(\IOIn[12]~input_o ));
// synopsys translate_off
defparam \IOIn[12]~input .bus_hold = "false";
defparam \IOIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \memsub|MDR_inst|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[12] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[12]~11 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[12]~11_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[12]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [12])))

	.dataa(gnd),
	.datab(\IOIn[12]~input_o ),
	.datac(\memsub|MDR_inst|Out [12]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[12]~11 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \alus|ALUSrcB|Mux3~0 (
// Equation(s):
// \alus|ALUSrcB|Mux3~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[12]~11_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[12]~11_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux3~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \alus|ALUC|Add0~42 (
// Equation(s):
// \alus|ALUC|Add0~42_combout  = \alus|ALUSrcB|Mux3~0_combout  $ (\memsub|control_inst|ALUOp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUSrcB|Mux3~0_combout ),
	.datad(\memsub|control_inst|ALUOp [0]),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~42 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \wiresub|Sp|Out[12]~feeder (
// Equation(s):
// \wiresub|Sp|Out[12]~feeder_combout  = \alus|ALUC|Out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [12]),
	.cin(gnd),
	.combout(\wiresub|Sp|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|Sp|Out[12]~feeder .lut_mask = 16'hFF00;
defparam \wiresub|Sp|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \wiresub|Sp|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|Sp|Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[12] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \pcs|src_mux|Out~12 (
// Equation(s):
// \pcs|src_mux|Out~12_combout  = (\alus|ALUC|Out [12] & !\memsub|control_inst|PCSrc [0])

	.dataa(gnd),
	.datab(\alus|ALUC|Out [12]),
	.datac(gnd),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~12 .lut_mask = 16'h00CC;
defparam \pcs|src_mux|Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \pcs|pc_reg|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~12_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[12] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \alus|ALUSrcA|Out[12]~6 (
// Equation(s):
// \alus|ALUSrcA|Out[12]~6_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [12]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [12]))))

	.dataa(\pcs|pc_reg|Out [12]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Acc|Out [12]),
	.datad(\memsub|control_inst|ALUSrcA [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[12]~6 .lut_mask = 16'h3022;
defparam \alus|ALUSrcA|Out[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \alus|ALUSrcA|Out[12]~7 (
// Equation(s):
// \alus|ALUSrcA|Out[12]~7_combout  = (\alus|ALUSrcA|Out[12]~6_combout ) # ((\memsub|control_inst|ALUSrcA [1] & (\wiresub|Sp|Out [12] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\memsub|control_inst|ALUSrcA [1]),
	.datab(\wiresub|Sp|Out [12]),
	.datac(\alus|ALUSrcA|Out[12]~6_combout ),
	.datad(\memsub|control_inst|ALUSrcA [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[12]~7 .lut_mask = 16'hF0F8;
defparam \alus|ALUSrcA|Out[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \alus|ALUC|Add0~43 (
// Equation(s):
// \alus|ALUC|Add0~43_combout  = (\alus|ALUC|Add0~42_combout  & ((\alus|ALUSrcA|Out[12]~7_combout  & (\alus|ALUC|Add0~41  & VCC)) # (!\alus|ALUSrcA|Out[12]~7_combout  & (!\alus|ALUC|Add0~41 )))) # (!\alus|ALUC|Add0~42_combout  & 
// ((\alus|ALUSrcA|Out[12]~7_combout  & (!\alus|ALUC|Add0~41 )) # (!\alus|ALUSrcA|Out[12]~7_combout  & ((\alus|ALUC|Add0~41 ) # (GND)))))
// \alus|ALUC|Add0~44  = CARRY((\alus|ALUC|Add0~42_combout  & (!\alus|ALUSrcA|Out[12]~7_combout  & !\alus|ALUC|Add0~41 )) # (!\alus|ALUC|Add0~42_combout  & ((!\alus|ALUC|Add0~41 ) # (!\alus|ALUSrcA|Out[12]~7_combout ))))

	.dataa(\alus|ALUC|Add0~42_combout ),
	.datab(\alus|ALUSrcA|Out[12]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~41 ),
	.combout(\alus|ALUC|Add0~43_combout ),
	.cout(\alus|ALUC|Add0~44 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~43 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \alus|ALUC|Mux12~0 (
// Equation(s):
// \alus|ALUC|Mux12~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcB|Mux3~0_combout ) # (\alus|ALUSrcA|Out[12]~7_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcB|Mux3~0_combout  & 
// \alus|ALUSrcA|Out[12]~7_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUC|Add0~0_combout ),
	.datac(\alus|ALUSrcB|Mux3~0_combout ),
	.datad(\alus|ALUSrcA|Out[12]~7_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux12~0 .lut_mask = 16'hC880;
defparam \alus|ALUC|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \alus|ALUC|Mux12~1 (
// Equation(s):
// \alus|ALUC|Mux12~1_combout  = (\alus|ALUC|Mux12~0_combout ) # ((\alus|ALUC|Add0~43_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~43_combout ),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\alus|ALUC|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux12~1 .lut_mask = 16'hFF20;
defparam \alus|ALUC|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \alus|ALUC|Out[12] (
// Equation(s):
// \alus|ALUC|Out [12] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux12~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [12]))

	.dataa(gnd),
	.datab(\alus|ALUC|Out [12]),
	.datac(\alus|ALUC|Mux12~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [12]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[12] .lut_mask = 16'hF0CC;
defparam \alus|ALUC|Out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \wiresub|AccSource|Mux3~0 (
// Equation(s):
// \wiresub|AccSource|Mux3~0_combout  = (\memsub|control_inst|ACCSrc [0] & (((\memsub|control_inst|ACCSrc [1])))) # (!\memsub|control_inst|ACCSrc [0] & ((\memsub|control_inst|ACCSrc [1] & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 ))) # 
// (!\memsub|control_inst|ACCSrc [1] & (\memsub|IR_inst|Out [7]))))

	.dataa(\memsub|IR_inst|Out [7]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux3~0 .lut_mask = 16'hF2C2;
defparam \wiresub|AccSource|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \wiresub|AccSource|Mux3~1 (
// Equation(s):
// \wiresub|AccSource|Mux3~1_combout  = (\memsub|control_inst|ACCSrc [0] & ((\wiresub|AccSource|Mux3~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|AccSource|Mux3~0_combout  & ((\memsub|mux1b16_MDROut|Out[12]~11_combout ))))) # 
// (!\memsub|control_inst|ACCSrc [0] & (((\wiresub|AccSource|Mux3~0_combout ))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|mux1b16_MDROut|Out[12]~11_combout ),
	.datad(\wiresub|AccSource|Mux3~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux3~1 .lut_mask = 16'hBBC0;
defparam \wiresub|AccSource|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \wiresub|AccSource|Mux3~2 (
// Equation(s):
// \wiresub|AccSource|Mux3~2_combout  = (!\wiresub|Acc|Out[9]~2_combout  & ((\memsub|control_inst|ACCSrc [2] & (\alus|ALUC|Out [12])) # (!\memsub|control_inst|ACCSrc [2] & ((\wiresub|AccSource|Mux3~1_combout )))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\wiresub|Acc|Out[9]~2_combout ),
	.datac(\alus|ALUC|Out [12]),
	.datad(\wiresub|AccSource|Mux3~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux3~2 .lut_mask = 16'h3120;
defparam \wiresub|AccSource|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \wiresub|Acc|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[12] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[12]~12 (
// Equation(s):
// \memsub|mux1b16_inst|Out[12]~12_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [12]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [12]))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out [12]),
	.datac(\memsub|control_inst|MemData [0]),
	.datad(\pcs|pc_reg|Out [12]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[12]~12 .lut_mask = 16'hFC0C;
defparam \memsub|mux1b16_inst|Out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \wiresub|Sp|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [13]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[13] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \pcs|src_mux|Out~13 (
// Equation(s):
// \pcs|src_mux|Out~13_combout  = (!\memsub|control_inst|PCSrc [0] & \alus|ALUC|Out [13])

	.dataa(gnd),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(\alus|ALUC|Out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~13 .lut_mask = 16'h3030;
defparam \pcs|src_mux|Out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \pcs|pc_reg|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~13_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[13] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \alus|ALUSrcA|Out[13]~4 (
// Equation(s):
// \alus|ALUSrcA|Out[13]~4_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [13])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [13])))))

	.dataa(\wiresub|Acc|Out [13]),
	.datab(\pcs|pc_reg|Out [13]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[13]~4 .lut_mask = 16'h00AC;
defparam \alus|ALUSrcA|Out[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \alus|ALUSrcA|Out[13]~5 (
// Equation(s):
// \alus|ALUSrcA|Out[13]~5_combout  = (\alus|ALUSrcA|Out[13]~4_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (\memsub|control_inst|ALUSrcA [1] & \wiresub|Sp|Out [13])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Sp|Out [13]),
	.datad(\alus|ALUSrcA|Out[13]~4_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[13]~5 .lut_mask = 16'hFF40;
defparam \alus|ALUSrcA|Out[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \IOIn[13]~input (
	.i(IOIn[13]),
	.ibar(gnd),
	.o(\IOIn[13]~input_o ));
// synopsys translate_off
defparam \IOIn[13]~input .bus_hold = "false";
defparam \IOIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \memsub|MDR_inst|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[13] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[13]~12 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[13]~12_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[13]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [13])))

	.dataa(\IOIn[13]~input_o ),
	.datab(gnd),
	.datac(\memsub|MDR_inst|Out [13]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[13]~12 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_MDROut|Out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \alus|ALUSrcB|Mux2~0 (
// Equation(s):
// \alus|ALUSrcB|Mux2~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[13]~12_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[13]~12_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux2~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \alus|ALUC|Add0~45 (
// Equation(s):
// \alus|ALUC|Add0~45_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux2~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~45 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \alus|ALUC|Add0~46 (
// Equation(s):
// \alus|ALUC|Add0~46_combout  = ((\alus|ALUSrcA|Out[13]~5_combout  $ (\alus|ALUC|Add0~45_combout  $ (!\alus|ALUC|Add0~44 )))) # (GND)
// \alus|ALUC|Add0~47  = CARRY((\alus|ALUSrcA|Out[13]~5_combout  & ((\alus|ALUC|Add0~45_combout ) # (!\alus|ALUC|Add0~44 ))) # (!\alus|ALUSrcA|Out[13]~5_combout  & (\alus|ALUC|Add0~45_combout  & !\alus|ALUC|Add0~44 )))

	.dataa(\alus|ALUSrcA|Out[13]~5_combout ),
	.datab(\alus|ALUC|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~44 ),
	.combout(\alus|ALUC|Add0~46_combout ),
	.cout(\alus|ALUC|Add0~47 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~46 .lut_mask = 16'h698E;
defparam \alus|ALUC|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \alus|ALUC|Mux13~0 (
// Equation(s):
// \alus|ALUC|Mux13~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[13]~5_combout ) # (\alus|ALUSrcB|Mux2~0_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[13]~5_combout  & 
// \alus|ALUSrcB|Mux2~0_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcA|Out[13]~5_combout ),
	.datad(\alus|ALUSrcB|Mux2~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux13~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \alus|ALUC|Mux13~1 (
// Equation(s):
// \alus|ALUC|Mux13~1_combout  = (\alus|ALUC|Mux13~0_combout ) # ((\alus|ALUC|Add0~46_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~46_combout ),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\alus|ALUC|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux13~1 .lut_mask = 16'hFF20;
defparam \alus|ALUC|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \alus|ALUC|Out[13] (
// Equation(s):
// \alus|ALUC|Out [13] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux13~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [13]))

	.dataa(\alus|ALUC|Out [13]),
	.datab(\alus|ALUC|Mux13~1_combout ),
	.datac(gnd),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [13]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[13] .lut_mask = 16'hCCAA;
defparam \alus|ALUC|Out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \wiresub|AccSource|Mux2~0 (
// Equation(s):
// \wiresub|AccSource|Mux2~0_combout  = (\memsub|control_inst|ACCSrc [1] & (((\memsub|control_inst|ACCSrc [0])))) # (!\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [0] & ((\memsub|mux1b16_MDROut|Out[13]~12_combout ))) # 
// (!\memsub|control_inst|ACCSrc [0] & (\memsub|IR_inst|Out [8]))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|IR_inst|Out [8]),
	.datac(\memsub|mux1b16_MDROut|Out[13]~12_combout ),
	.datad(\memsub|control_inst|ACCSrc [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux2~0 .lut_mask = 16'hFA44;
defparam \wiresub|AccSource|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \wiresub|AccSource|Mux2~1 (
// Equation(s):
// \wiresub|AccSource|Mux2~1_combout  = (\memsub|control_inst|ACCSrc [1] & ((\wiresub|AccSource|Mux2~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|AccSource|Mux2~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13 ))))) # 
// (!\memsub|control_inst|ACCSrc [1] & (((\wiresub|AccSource|Mux2~0_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|IR_inst|Out [10]),
	.datac(\wiresub|AccSource|Mux2~0_combout ),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux2~1 .lut_mask = 16'hDAD0;
defparam \wiresub|AccSource|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \wiresub|AccSource|Mux2~2 (
// Equation(s):
// \wiresub|AccSource|Mux2~2_combout  = (\memsub|control_inst|ACCSrc [2] & (!\wiresub|Acc|Out[9]~2_combout  & (\alus|ALUC|Out [13]))) # (!\memsub|control_inst|ACCSrc [2] & (((\wiresub|AccSource|Mux2~1_combout ))))

	.dataa(\wiresub|Acc|Out[9]~2_combout ),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\alus|ALUC|Out [13]),
	.datad(\wiresub|AccSource|Mux2~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux2~2 .lut_mask = 16'h7340;
defparam \wiresub|AccSource|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \wiresub|Acc|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[13] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[13]~13 (
// Equation(s):
// \memsub|mux1b16_inst|Out[13]~13_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [13]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [13]))

	.dataa(gnd),
	.datab(\memsub|control_inst|MemData [0]),
	.datac(\wiresub|Acc|Out [13]),
	.datad(\pcs|pc_reg|Out [13]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[13]~13 .lut_mask = 16'hFC30;
defparam \memsub|mux1b16_inst|Out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \IOIn[14]~input (
	.i(IOIn[14]),
	.ibar(gnd),
	.o(\IOIn[14]~input_o ));
// synopsys translate_off
defparam \IOIn[14]~input .bus_hold = "false";
defparam \IOIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \memsub|MDR_inst|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[14] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[14]~13 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[14]~13_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[14]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [14])))

	.dataa(gnd),
	.datab(\IOIn[14]~input_o ),
	.datac(\memsub|MDR_inst|Out [14]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[14]~13 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \alus|ALUSrcB|Mux1~0 (
// Equation(s):
// \alus|ALUSrcB|Mux1~0_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\memsub|mux1b16_MDROut|Out[14]~13_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~1_combout ),
	.datac(\alus|ALUSrcB|Mux7~0_combout ),
	.datad(\memsub|mux1b16_MDROut|Out[14]~13_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux1~0 .lut_mask = 16'hE020;
defparam \alus|ALUSrcB|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \alus|ALUC|Add0~48 (
// Equation(s):
// \alus|ALUC|Add0~48_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~48 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \wiresub|Sp|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [14]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[14] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \pcs|src_mux|Out~14 (
// Equation(s):
// \pcs|src_mux|Out~14_combout  = (!\memsub|control_inst|PCSrc [0] & \alus|ALUC|Out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|PCSrc [0]),
	.datad(\alus|ALUC|Out [14]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~14 .lut_mask = 16'h0F00;
defparam \pcs|src_mux|Out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \pcs|pc_reg|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~14_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[14] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \alus|ALUSrcA|Out[14]~2 (
// Equation(s):
// \alus|ALUSrcA|Out[14]~2_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [14]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [14]))))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\pcs|pc_reg|Out [14]),
	.datad(\wiresub|Acc|Out [14]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[14]~2 .lut_mask = 16'h3210;
defparam \alus|ALUSrcA|Out[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \alus|ALUSrcA|Out[14]~3 (
// Equation(s):
// \alus|ALUSrcA|Out[14]~3_combout  = (\alus|ALUSrcA|Out[14]~2_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (\memsub|control_inst|ALUSrcA [1] & \wiresub|Sp|Out [14])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Sp|Out [14]),
	.datad(\alus|ALUSrcA|Out[14]~2_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[14]~3 .lut_mask = 16'hFF40;
defparam \alus|ALUSrcA|Out[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \alus|ALUC|Add0~49 (
// Equation(s):
// \alus|ALUC|Add0~49_combout  = (\alus|ALUC|Add0~48_combout  & ((\alus|ALUSrcA|Out[14]~3_combout  & (\alus|ALUC|Add0~47  & VCC)) # (!\alus|ALUSrcA|Out[14]~3_combout  & (!\alus|ALUC|Add0~47 )))) # (!\alus|ALUC|Add0~48_combout  & 
// ((\alus|ALUSrcA|Out[14]~3_combout  & (!\alus|ALUC|Add0~47 )) # (!\alus|ALUSrcA|Out[14]~3_combout  & ((\alus|ALUC|Add0~47 ) # (GND)))))
// \alus|ALUC|Add0~50  = CARRY((\alus|ALUC|Add0~48_combout  & (!\alus|ALUSrcA|Out[14]~3_combout  & !\alus|ALUC|Add0~47 )) # (!\alus|ALUC|Add0~48_combout  & ((!\alus|ALUC|Add0~47 ) # (!\alus|ALUSrcA|Out[14]~3_combout ))))

	.dataa(\alus|ALUC|Add0~48_combout ),
	.datab(\alus|ALUSrcA|Out[14]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|Add0~47 ),
	.combout(\alus|ALUC|Add0~49_combout ),
	.cout(\alus|ALUC|Add0~50 ));
// synopsys translate_off
defparam \alus|ALUC|Add0~49 .lut_mask = 16'h9617;
defparam \alus|ALUC|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \alus|ALUC|Mux14~0 (
// Equation(s):
// \alus|ALUC|Mux14~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcB|Mux1~0_combout ) # (\alus|ALUSrcA|Out[14]~3_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcB|Mux1~0_combout  & 
// \alus|ALUSrcA|Out[14]~3_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcB|Mux1~0_combout ),
	.datad(\alus|ALUSrcA|Out[14]~3_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux14~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \alus|ALUC|Mux14~1 (
// Equation(s):
// \alus|ALUC|Mux14~1_combout  = (\alus|ALUC|Mux14~0_combout ) # ((\alus|ALUC|Add0~49_combout  & (!\memsub|control_inst|ALUOp [2] & \memsub|control_inst|ALUOp [1])))

	.dataa(\alus|ALUC|Add0~49_combout ),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\alus|ALUC|Mux14~0_combout ),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux14~1 .lut_mask = 16'hF2F0;
defparam \alus|ALUC|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \alus|ALUC|Out[14] (
// Equation(s):
// \alus|ALUC|Out [14] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux14~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [14])))

	.dataa(\alus|ALUC|Mux14~1_combout ),
	.datab(\alus|ALUC|Out [14]),
	.datac(gnd),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [14]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[14] .lut_mask = 16'hAACC;
defparam \alus|ALUC|Out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \wiresub|AccSource|Mux1~0 (
// Equation(s):
// \wiresub|AccSource|Mux1~0_combout  = (\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [0]) # ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14 )))) # (!\memsub|control_inst|ACCSrc [1] & (!\memsub|control_inst|ACCSrc [0] & 
// (\memsub|IR_inst|Out [9])))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|IR_inst|Out [9]),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux1~0 .lut_mask = 16'hBA98;
defparam \wiresub|AccSource|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \wiresub|AccSource|Mux1~1 (
// Equation(s):
// \wiresub|AccSource|Mux1~1_combout  = (\memsub|control_inst|ACCSrc [0] & ((\wiresub|AccSource|Mux1~0_combout  & ((\memsub|IR_inst|Out [10]))) # (!\wiresub|AccSource|Mux1~0_combout  & (\memsub|mux1b16_MDROut|Out[14]~13_combout )))) # 
// (!\memsub|control_inst|ACCSrc [0] & (((\wiresub|AccSource|Mux1~0_combout ))))

	.dataa(\memsub|mux1b16_MDROut|Out[14]~13_combout ),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\memsub|IR_inst|Out [10]),
	.datad(\wiresub|AccSource|Mux1~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux1~1 .lut_mask = 16'hF388;
defparam \wiresub|AccSource|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \wiresub|AccSource|Mux1~2 (
// Equation(s):
// \wiresub|AccSource|Mux1~2_combout  = (!\wiresub|Acc|Out[9]~2_combout  & ((\memsub|control_inst|ACCSrc [2] & (\alus|ALUC|Out [14])) # (!\memsub|control_inst|ACCSrc [2] & ((\wiresub|AccSource|Mux1~1_combout )))))

	.dataa(\wiresub|Acc|Out[9]~2_combout ),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\alus|ALUC|Out [14]),
	.datad(\wiresub|AccSource|Mux1~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux1~2 .lut_mask = 16'h5140;
defparam \wiresub|AccSource|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \wiresub|Acc|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[14] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[14]~14 (
// Equation(s):
// \memsub|mux1b16_inst|Out[14]~14_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [14]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [14]))

	.dataa(gnd),
	.datab(\memsub|control_inst|MemData [0]),
	.datac(\wiresub|Acc|Out [14]),
	.datad(\pcs|pc_reg|Out [14]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[14]~14 .lut_mask = 16'hFC30;
defparam \memsub|mux1b16_inst|Out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \IOIn[15]~input (
	.i(IOIn[15]),
	.ibar(gnd),
	.o(\IOIn[15]~input_o ));
// synopsys translate_off
defparam \IOIn[15]~input .bus_hold = "false";
defparam \IOIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \memsub|MDR_inst|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[15] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \alus|ALUSrcB|Mux0~0 (
// Equation(s):
// \alus|ALUSrcB|Mux0~0_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[15]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [15])))

	.dataa(gnd),
	.datab(\IOIn[15]~input_o ),
	.datac(\memsub|MDR_inst|Out [15]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux0~0 .lut_mask = 16'hCCF0;
defparam \alus|ALUSrcB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \alus|ALUSrcB|Mux0~1 (
// Equation(s):
// \alus|ALUSrcB|Mux0~1_combout  = (\alus|ALUSrcB|Mux7~0_combout  & ((\alus|ALUSrcB|Mux7~1_combout  & ((\alus|ALUSrcB|Mux0~0_combout ))) # (!\alus|ALUSrcB|Mux7~1_combout  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux7~0_combout ),
	.datac(\alus|ALUSrcB|Mux7~1_combout ),
	.datad(\alus|ALUSrcB|Mux0~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux0~1 .lut_mask = 16'hC808;
defparam \alus|ALUSrcB|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \alus|ALUC|Add0~51 (
// Equation(s):
// \alus|ALUC|Add0~51_combout  = \memsub|control_inst|ALUOp [0] $ (\alus|ALUSrcB|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUSrcB|Mux0~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~51 .lut_mask = 16'h0FF0;
defparam \alus|ALUC|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \wiresub|Sp|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [15]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|current_state.Ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Sp|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Sp|Out[15] .is_wysiwyg = "true";
defparam \wiresub|Sp|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \wiresub|AccSource|Mux0~0 (
// Equation(s):
// \wiresub|AccSource|Mux0~0_combout  = (\wiresub|Acc|Out[4]~1_combout  & ((\memsub|control_inst|ACCSrc [0] & (\memsub|IR_inst|Out [10])) # (!\memsub|control_inst|ACCSrc [0] & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 )))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\memsub|control_inst|ACCSrc [0]),
	.datac(\wiresub|Acc|Out[4]~1_combout ),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux0~0 .lut_mask = 16'hB080;
defparam \wiresub|AccSource|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \wiresub|AccSource|Mux0~1 (
// Equation(s):
// \wiresub|AccSource|Mux0~1_combout  = (\memsub|control_inst|ACCSrc [2] & (((!\memsub|control_inst|ACCSrc [0])))) # (!\memsub|control_inst|ACCSrc [2] & ((\memsub|control_inst|ACCSrc [0] & ((\alus|ALUSrcB|Mux0~0_combout ))) # (!\memsub|control_inst|ACCSrc 
// [0] & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(\alus|ALUSrcB|Mux0~0_combout ),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\memsub|control_inst|ACCSrc [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux0~1 .lut_mask = 16'h0CFA;
defparam \wiresub|AccSource|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \wiresub|AccSource|Mux0~2 (
// Equation(s):
// \wiresub|AccSource|Mux0~2_combout  = (!\memsub|control_inst|ACCSrc [1] & \wiresub|AccSource|Mux0~1_combout )

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\wiresub|AccSource|Mux0~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux0~2 .lut_mask = 16'h5500;
defparam \wiresub|AccSource|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \wiresub|AccSource|Mux0~3 (
// Equation(s):
// \wiresub|AccSource|Mux0~3_combout  = (\wiresub|AccSource|Mux0~0_combout ) # ((\wiresub|AccSource|Mux0~2_combout  & ((\alus|ALUC|Out [15]) # (!\memsub|control_inst|ACCSrc [2]))))

	.dataa(\wiresub|AccSource|Mux0~0_combout ),
	.datab(\wiresub|AccSource|Mux0~2_combout ),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\alus|ALUC|Out [15]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux0~3 .lut_mask = 16'hEEAE;
defparam \wiresub|AccSource|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \wiresub|Acc|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[15] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \alus|ALUSrcA|Out[15]~0 (
// Equation(s):
// \alus|ALUSrcA|Out[15]~0_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [15]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [15]))))

	.dataa(\pcs|pc_reg|Out [15]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\wiresub|Acc|Out [15]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[15]~0 .lut_mask = 16'h3202;
defparam \alus|ALUSrcA|Out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \alus|ALUSrcA|Out[15]~1 (
// Equation(s):
// \alus|ALUSrcA|Out[15]~1_combout  = (\alus|ALUSrcA|Out[15]~0_combout ) # ((\wiresub|Sp|Out [15] & (\memsub|control_inst|ALUSrcA [1] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\wiresub|Sp|Out [15]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\alus|ALUSrcA|Out[15]~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[15]~1 .lut_mask = 16'hFF08;
defparam \alus|ALUSrcA|Out[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \alus|ALUC|Add0~52 (
// Equation(s):
// \alus|ALUC|Add0~52_combout  = \alus|ALUC|Add0~51_combout  $ (\alus|ALUC|Add0~50  $ (!\alus|ALUSrcA|Out[15]~1_combout ))

	.dataa(gnd),
	.datab(\alus|ALUC|Add0~51_combout ),
	.datac(gnd),
	.datad(\alus|ALUSrcA|Out[15]~1_combout ),
	.cin(\alus|ALUC|Add0~50 ),
	.combout(\alus|ALUC|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~52 .lut_mask = 16'h3CC3;
defparam \alus|ALUC|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \alus|ALUC|Mux15~0 (
// Equation(s):
// \alus|ALUC|Mux15~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[15]~1_combout ) # (\alus|ALUSrcB|Mux0~1_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[15]~1_combout  & 
// \alus|ALUSrcB|Mux0~1_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcA|Out[15]~1_combout ),
	.datad(\alus|ALUSrcB|Mux0~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux15~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \alus|ALUC|Mux15~1 (
// Equation(s):
// \alus|ALUC|Mux15~1_combout  = (\alus|ALUC|Mux15~0_combout ) # ((\alus|ALUC|Add0~52_combout  & (\memsub|control_inst|ALUOp [1] & !\memsub|control_inst|ALUOp [2])))

	.dataa(\alus|ALUC|Add0~52_combout ),
	.datab(\memsub|control_inst|ALUOp [1]),
	.datac(\memsub|control_inst|ALUOp [2]),
	.datad(\alus|ALUC|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux15~1 .lut_mask = 16'hFF08;
defparam \alus|ALUC|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \alus|ALUC|Out[15] (
// Equation(s):
// \alus|ALUC|Out [15] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux15~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [15]))

	.dataa(gnd),
	.datab(\alus|ALUC|Out [15]),
	.datac(\alus|ALUC|Mux15~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [15]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[15] .lut_mask = 16'hF0CC;
defparam \alus|ALUC|Out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \pcs|src_mux|Out~15 (
// Equation(s):
// \pcs|src_mux|Out~15_combout  = (\alus|ALUC|Out [15] & !\memsub|control_inst|PCSrc [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [15]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~15_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~15 .lut_mask = 16'h00F0;
defparam \pcs|src_mux|Out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \pcs|pc_reg|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~15_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[15] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[15]~15 (
// Equation(s):
// \memsub|mux1b16_inst|Out[15]~15_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [15])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [15])))

	.dataa(\memsub|control_inst|MemData [0]),
	.datab(\pcs|pc_reg|Out [15]),
	.datac(gnd),
	.datad(\wiresub|Acc|Out [15]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[15]~15 .lut_mask = 16'hDD88;
defparam \memsub|mux1b16_inst|Out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memsub|control_inst|WideOr23~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\memsub|mux1b16_inst|Out[15]~15_combout ,\memsub|mux1b16_inst|Out[14]~14_combout ,\memsub|mux1b16_inst|Out[13]~13_combout ,\memsub|mux1b16_inst|Out[12]~12_combout ,\memsub|mux1b16_inst|Out[11]~11_combout ,\memsub|mux1b16_inst|Out[10]~10_combout ,
\memsub|mux1b16_inst|Out[9]~9_combout ,\memsub|mux1b16_inst|Out[8]~8_combout ,\memsub|mux1b16_inst|Out[7]~7_combout ,\memsub|mux1b16_inst|Out[6]~6_combout ,\memsub|mux1b16_inst|Out[5]~5_combout ,\memsub|mux1b16_inst|Out[4]~4_combout ,
\memsub|mux1b16_inst|Out[3]~3_combout ,\memsub|mux1b16_inst|Out[2]~2_combout ,\memsub|mux1b16_inst|Out[1]~1_combout ,\memsub|mux1b16_inst|Out[0]~0_combout }),
	.portaaddr({\memsub|mux2b16_inst|Out[9]~17_combout ,\memsub|mux2b16_inst|Out[8]~15_combout ,\memsub|mux2b16_inst|Out[7]~13_combout ,\memsub|mux2b16_inst|Out[6]~11_combout ,\memsub|mux2b16_inst|Out[5]~9_combout ,\memsub|mux2b16_inst|Out[4]~5_combout ,
\memsub|mux2b16_inst|Out[3]~3_combout ,\memsub|mux2b16_inst|Out[2]~1_combout ,\memsub|mux2b16_inst|Out[1]~7_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/16bAccumulator.ram0_memory_16436850.hdl.mif";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ALTSYNCRAM";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F0241E0080005FC088080200017F020020080005FC07FF80200017F01E020080005FC070080200017F01A020080005FC0581005FC0580026000501002020500002000602011FE0080805FC04AA00200017F00202017F010940080005FC0FF400200017F00E000080005FC030000202017F00C020080005FC0080805FC028010200017F00202017F008024080005FC098A005FC0184005FC00800040200FF0040000FF005FC00FF0;
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \memsub|IR_inst|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[9] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \wiresub|AccSource|Mux9~5 (
// Equation(s):
// \wiresub|AccSource|Mux9~5_combout  = (\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [2] & ((\alus|ALUC|Out [6]))) # (!\memsub|control_inst|ACCSrc [2] & (\memsub|IR_inst|Out [9])))) # (!\memsub|control_inst|ACCSrc [1] & (((\alus|ALUC|Out 
// [6]))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\memsub|IR_inst|Out [9]),
	.datad(\alus|ALUC|Out [6]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux9~5 .lut_mask = 16'hFD20;
defparam \wiresub|AccSource|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \wiresub|AccSource|Mux9~4 (
// Equation(s):
// \wiresub|AccSource|Mux9~4_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|AccSource|Mux9~5_combout ))) # (!\wiresub|Acc|Out[4]~0_combout  & (\wiresub|AccSource|Mux9~6_combout ))))

	.dataa(\wiresub|AccSource|Mux14~0_combout ),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(\wiresub|AccSource|Mux9~6_combout ),
	.datad(\wiresub|AccSource|Mux9~5_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux9~4 .lut_mask = 16'hA820;
defparam \wiresub|AccSource|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \wiresub|Acc|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[6] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[6]~6 (
// Equation(s):
// \memsub|mux1b16_inst|Out[6]~6_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [6])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [6])))

	.dataa(\pcs|pc_reg|Out [6]),
	.datab(\memsub|control_inst|MemData [0]),
	.datac(\wiresub|Acc|Out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[6]~6 .lut_mask = 16'hB8B8;
defparam \memsub|mux1b16_inst|Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \memsub|IR_inst|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[8] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \wiresub|AccSource|Mux10~0 (
// Equation(s):
// \wiresub|AccSource|Mux10~0_combout  = (\wiresub|Acc|Out[4]~0_combout  & (\memsub|IR_inst|Out [8])) # (!\wiresub|Acc|Out[4]~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\memsub|IR_inst|Out [8]),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\wiresub|Acc|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux10~0 .lut_mask = 16'hCCF0;
defparam \wiresub|AccSource|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \wiresub|AccSource|Mux10~1 (
// Equation(s):
// \wiresub|AccSource|Mux10~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\alus|ALUC|Out [5]))) # (!\wiresub|Acc|Out[4]~0_combout  & (\memsub|mux1b16_MDROut|Out[5]~4_combout ))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[5]~4_combout ),
	.datad(\alus|ALUC|Out [5]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux10~1 .lut_mask = 16'hFC30;
defparam \wiresub|AccSource|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \wiresub|AccSource|Mux10~2 (
// Equation(s):
// \wiresub|AccSource|Mux10~2_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\wiresub|AccSource|Mux10~0_combout )) # (!\wiresub|Acc|Out[4]~1_combout  & ((\wiresub|AccSource|Mux10~1_combout )))))

	.dataa(\wiresub|Acc|Out[4]~1_combout ),
	.datab(\wiresub|AccSource|Mux14~0_combout ),
	.datac(\wiresub|AccSource|Mux10~0_combout ),
	.datad(\wiresub|AccSource|Mux10~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux10~2 .lut_mask = 16'hC480;
defparam \wiresub|AccSource|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \wiresub|Acc|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[5] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[5]~5 (
// Equation(s):
// \memsub|mux1b16_inst|Out[5]~5_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [5]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [5]))

	.dataa(gnd),
	.datab(\memsub|control_inst|MemData [0]),
	.datac(\wiresub|Acc|Out [5]),
	.datad(\pcs|pc_reg|Out [5]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[5]~5 .lut_mask = 16'hFC30;
defparam \memsub|mux1b16_inst|Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \memsub|IR_inst|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[6] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \wiresub|AccSource|Mux12~0 (
// Equation(s):
// \wiresub|AccSource|Mux12~0_combout  = (\wiresub|Acc|Out[4]~0_combout  & (\memsub|IR_inst|Out [6])) # (!\wiresub|Acc|Out[4]~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\memsub|IR_inst|Out [6]),
	.datab(gnd),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\wiresub|Acc|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux12~0 .lut_mask = 16'hAAF0;
defparam \wiresub|AccSource|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \wiresub|AccSource|Mux12~1 (
// Equation(s):
// \wiresub|AccSource|Mux12~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\alus|ALUC|Out [3]))) # (!\wiresub|Acc|Out[4]~0_combout  & (\memsub|mux1b16_MDROut|Out[3]~2_combout ))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[3]~2_combout ),
	.datad(\alus|ALUC|Out [3]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux12~1 .lut_mask = 16'hFC30;
defparam \wiresub|AccSource|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \wiresub|AccSource|Mux12~2 (
// Equation(s):
// \wiresub|AccSource|Mux12~2_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\wiresub|AccSource|Mux12~0_combout )) # (!\wiresub|Acc|Out[4]~1_combout  & ((\wiresub|AccSource|Mux12~1_combout )))))

	.dataa(\wiresub|Acc|Out[4]~1_combout ),
	.datab(\wiresub|AccSource|Mux14~0_combout ),
	.datac(\wiresub|AccSource|Mux12~0_combout ),
	.datad(\wiresub|AccSource|Mux12~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux12~2 .lut_mask = 16'hC480;
defparam \wiresub|AccSource|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \wiresub|Acc|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[3] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[3]~3 (
// Equation(s):
// \memsub|mux1b16_inst|Out[3]~3_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [3]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [3]))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out [3]),
	.datac(\pcs|pc_reg|Out [3]),
	.datad(\memsub|control_inst|MemData [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[3]~3 .lut_mask = 16'hF0CC;
defparam \memsub|mux1b16_inst|Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \memsub|MDR_inst|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|MDR_inst|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|MDR_inst|Out[2] .is_wysiwyg = "true";
defparam \memsub|MDR_inst|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \memsub|mux1b16_MDROut|Out[2]~1 (
// Equation(s):
// \memsub|mux1b16_MDROut|Out[2]~1_combout  = (\memsub|memory_inst|IsIO [0] & (\IOIn[2]~input_o )) # (!\memsub|memory_inst|IsIO [0] & ((\memsub|MDR_inst|Out [2])))

	.dataa(gnd),
	.datab(\IOIn[2]~input_o ),
	.datac(\memsub|MDR_inst|Out [2]),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_MDROut|Out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_MDROut|Out[2]~1 .lut_mask = 16'hCCF0;
defparam \memsub|mux1b16_MDROut|Out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \wiresub|AccSource|Mux13~6 (
// Equation(s):
// \wiresub|AccSource|Mux13~6_combout  = (\memsub|control_inst|ACCSrc [2] & (\memsub|mux1b16_MDROut|Out[2]~1_combout )) # (!\memsub|control_inst|ACCSrc [2] & ((\memsub|control_inst|ACCSrc [1] & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 ))) 
// # (!\memsub|control_inst|ACCSrc [1] & (\memsub|mux1b16_MDROut|Out[2]~1_combout ))))

	.dataa(\memsub|mux1b16_MDROut|Out[2]~1_combout ),
	.datab(\memsub|control_inst|ACCSrc [2]),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux13~6 .lut_mask = 16'hBA8A;
defparam \wiresub|AccSource|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \wiresub|AccSource|Mux13~5 (
// Equation(s):
// \wiresub|AccSource|Mux13~5_combout  = (\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [2] & ((\alus|ALUC|Out [2]))) # (!\memsub|control_inst|ACCSrc [2] & (\memsub|IR_inst|Out [5])))) # (!\memsub|control_inst|ACCSrc [1] & (((\alus|ALUC|Out 
// [2]))))

	.dataa(\memsub|control_inst|ACCSrc [1]),
	.datab(\memsub|IR_inst|Out [5]),
	.datac(\memsub|control_inst|ACCSrc [2]),
	.datad(\alus|ALUC|Out [2]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux13~5 .lut_mask = 16'hFD08;
defparam \wiresub|AccSource|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \wiresub|AccSource|Mux13~4 (
// Equation(s):
// \wiresub|AccSource|Mux13~4_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~0_combout  & ((\wiresub|AccSource|Mux13~5_combout ))) # (!\wiresub|Acc|Out[4]~0_combout  & (\wiresub|AccSource|Mux13~6_combout ))))

	.dataa(\wiresub|Acc|Out[4]~0_combout ),
	.datab(\wiresub|AccSource|Mux14~0_combout ),
	.datac(\wiresub|AccSource|Mux13~6_combout ),
	.datad(\wiresub|AccSource|Mux13~5_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux13~4 .lut_mask = 16'hC840;
defparam \wiresub|AccSource|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \wiresub|Acc|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[2] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[2]~2 (
// Equation(s):
// \memsub|mux1b16_inst|Out[2]~2_combout  = (\memsub|control_inst|MemData [0] & ((\pcs|pc_reg|Out [2]))) # (!\memsub|control_inst|MemData [0] & (\wiresub|Acc|Out [2]))

	.dataa(\wiresub|Acc|Out [2]),
	.datab(gnd),
	.datac(\memsub|control_inst|MemData [0]),
	.datad(\pcs|pc_reg|Out [2]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[2]~2 .lut_mask = 16'hFA0A;
defparam \memsub|mux1b16_inst|Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \memsub|IR_inst|Out[3]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[3]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[3]~feeder .lut_mask = 16'hF0F0;
defparam \memsub|IR_inst|Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \memsub|IR_inst|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[3] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \alus|ALUSrcB|Mux14~0 (
// Equation(s):
// \alus|ALUSrcB|Mux14~0_combout  = (\memsub|control_inst|ALUSrcB [2] & (\memsub|IR_inst|Out [3] & ((!\memsub|control_inst|ALUSrcB [1])))) # (!\memsub|control_inst|ALUSrcB [2] & (((!\wiresub|AccSource|Mux14~2_combout  & \memsub|control_inst|ALUSrcB [1]))))

	.dataa(\memsub|IR_inst|Out [3]),
	.datab(\memsub|control_inst|ALUSrcB [2]),
	.datac(\wiresub|AccSource|Mux14~2_combout ),
	.datad(\memsub|control_inst|ALUSrcB [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux14~0 .lut_mask = 16'h0388;
defparam \alus|ALUSrcB|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \alus|ALUSrcB|Mux14~1 (
// Equation(s):
// \alus|ALUSrcB|Mux14~1_combout  = (\memsub|control_inst|ALUSrcB [0] & (!\memsub|control_inst|ALUSrcB [2] & (\memsub|IR_inst|Out [4]))) # (!\memsub|control_inst|ALUSrcB [0] & (\memsub|control_inst|ALUSrcB [2] $ (((!\alus|ALUSrcB|Mux14~0_combout )))))

	.dataa(\memsub|control_inst|ALUSrcB [0]),
	.datab(\memsub|control_inst|ALUSrcB [2]),
	.datac(\memsub|IR_inst|Out [4]),
	.datad(\alus|ALUSrcB|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux14~1 .lut_mask = 16'h6431;
defparam \alus|ALUSrcB|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \alus|ALUC|Mux1~0 (
// Equation(s):
// \alus|ALUC|Mux1~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[1]~29_combout ) # (\alus|ALUSrcB|Mux14~1_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[1]~29_combout  & 
// \alus|ALUSrcB|Mux14~1_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUC|Add0~0_combout ),
	.datac(\alus|ALUSrcA|Out[1]~29_combout ),
	.datad(\alus|ALUSrcB|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux1~0 .lut_mask = 16'hC880;
defparam \alus|ALUC|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \alus|ALUC|Mux1~1 (
// Equation(s):
// \alus|ALUC|Mux1~1_combout  = (\alus|ALUC|Mux1~0_combout ) # ((!\memsub|control_inst|ALUOp [2] & (\alus|ALUC|Add0~10_combout  & \memsub|control_inst|ALUOp [1])))

	.dataa(\memsub|control_inst|ALUOp [2]),
	.datab(\alus|ALUC|Mux1~0_combout ),
	.datac(\alus|ALUC|Add0~10_combout ),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux1~1 .lut_mask = 16'hDCCC;
defparam \alus|ALUC|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \alus|ALUC|Out[1] (
// Equation(s):
// \alus|ALUC|Out [1] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux1~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [1])))

	.dataa(\alus|ALUC|Mux1~1_combout ),
	.datab(gnd),
	.datac(\alus|ALUC|Out [1]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [1]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[1] .lut_mask = 16'hAAF0;
defparam \alus|ALUC|Out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \wiresub|AccSource|Mux14~3 (
// Equation(s):
// \wiresub|AccSource|Mux14~3_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\alus|ALUC|Out [1]))) # (!\wiresub|Acc|Out[4]~0_combout  & (\wiresub|AccSource|Mux14~2_combout ))

	.dataa(gnd),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(\wiresub|AccSource|Mux14~2_combout ),
	.datad(\alus|ALUC|Out [1]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux14~3 .lut_mask = 16'hFC30;
defparam \wiresub|AccSource|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \wiresub|AccSource|Mux14~4 (
// Equation(s):
// \wiresub|AccSource|Mux14~4_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\wiresub|AccSource|Mux14~1_combout )) # (!\wiresub|Acc|Out[4]~1_combout  & ((\wiresub|AccSource|Mux14~3_combout )))))

	.dataa(\wiresub|Acc|Out[4]~1_combout ),
	.datab(\wiresub|AccSource|Mux14~0_combout ),
	.datac(\wiresub|AccSource|Mux14~1_combout ),
	.datad(\wiresub|AccSource|Mux14~3_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux14~4 .lut_mask = 16'hC480;
defparam \wiresub|AccSource|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \wiresub|Acc|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[1] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[1]~1 (
// Equation(s):
// \memsub|mux1b16_inst|Out[1]~1_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [1])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [1])))

	.dataa(\memsub|control_inst|MemData [0]),
	.datab(gnd),
	.datac(\pcs|pc_reg|Out [1]),
	.datad(\wiresub|Acc|Out [1]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[1]~1 .lut_mask = 16'hF5A0;
defparam \memsub|mux1b16_inst|Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \memsub|IR_inst|Out[4]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[4]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[4]~feeder .lut_mask = 16'hFF00;
defparam \memsub|IR_inst|Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \memsub|IR_inst|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[4] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \wiresub|AccSource|Mux6~0 (
// Equation(s):
// \wiresub|AccSource|Mux6~0_combout  = (\memsub|control_inst|ACCSrc [1] & (((\memsub|control_inst|ACCSrc [0])))) # (!\memsub|control_inst|ACCSrc [1] & ((\memsub|control_inst|ACCSrc [0] & ((\memsub|mux1b16_MDROut|Out[9]~8_combout ))) # 
// (!\memsub|control_inst|ACCSrc [0] & (\memsub|IR_inst|Out [4]))))

	.dataa(\memsub|IR_inst|Out [4]),
	.datab(\memsub|mux1b16_MDROut|Out[9]~8_combout ),
	.datac(\memsub|control_inst|ACCSrc [1]),
	.datad(\memsub|control_inst|ACCSrc [0]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux6~0 .lut_mask = 16'hFC0A;
defparam \wiresub|AccSource|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \wiresub|AccSource|Mux6~1 (
// Equation(s):
// \wiresub|AccSource|Mux6~1_combout  = (\wiresub|AccSource|Mux6~0_combout  & (((\memsub|IR_inst|Out [10])) # (!\memsub|control_inst|ACCSrc [1]))) # (!\wiresub|AccSource|Mux6~0_combout  & (\memsub|control_inst|ACCSrc [1] & 
// ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\wiresub|AccSource|Mux6~0_combout ),
	.datab(\memsub|control_inst|ACCSrc [1]),
	.datac(\memsub|IR_inst|Out [10]),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux6~1 .lut_mask = 16'hE6A2;
defparam \wiresub|AccSource|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \wiresub|AccSource|Mux6~2 (
// Equation(s):
// \wiresub|AccSource|Mux6~2_combout  = (\memsub|control_inst|ACCSrc [2] & (!\wiresub|Acc|Out[9]~2_combout  & ((\alus|ALUC|Out [9])))) # (!\memsub|control_inst|ACCSrc [2] & (((\wiresub|AccSource|Mux6~1_combout ))))

	.dataa(\memsub|control_inst|ACCSrc [2]),
	.datab(\wiresub|Acc|Out[9]~2_combout ),
	.datac(\wiresub|AccSource|Mux6~1_combout ),
	.datad(\alus|ALUC|Out [9]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux6~2 .lut_mask = 16'h7250;
defparam \wiresub|AccSource|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \wiresub|Acc|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[9] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \alus|ALUSrcA|Out[9]~12 (
// Equation(s):
// \alus|ALUSrcA|Out[9]~12_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & (\wiresub|Acc|Out [9])) # (!\memsub|control_inst|ALUSrcA [0] & ((\pcs|pc_reg|Out [9])))))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Acc|Out [9]),
	.datad(\pcs|pc_reg|Out [9]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[9]~12 .lut_mask = 16'h3120;
defparam \alus|ALUSrcA|Out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \alus|ALUSrcA|Out[9]~13 (
// Equation(s):
// \alus|ALUSrcA|Out[9]~13_combout  = (\alus|ALUSrcA|Out[9]~12_combout ) # ((!\wiresub|Sp|Out [9] & (\memsub|control_inst|ALUSrcA [1] & !\memsub|control_inst|ALUSrcA [0])))

	.dataa(\wiresub|Sp|Out [9]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\memsub|control_inst|ALUSrcA [0]),
	.datad(\alus|ALUSrcA|Out[9]~12_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[9]~13 .lut_mask = 16'hFF04;
defparam \alus|ALUSrcA|Out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \alus|ALUC|Mux9~0 (
// Equation(s):
// \alus|ALUC|Mux9~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[9]~13_combout ) # (\alus|ALUSrcB|Mux6~0_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[9]~13_combout  & 
// \alus|ALUSrcB|Mux6~0_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcA|Out[9]~13_combout ),
	.datad(\alus|ALUSrcB|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux9~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \alus|ALUC|Mux9~1 (
// Equation(s):
// \alus|ALUC|Mux9~1_combout  = (\alus|ALUC|Mux9~0_combout ) # ((!\memsub|control_inst|ALUOp [2] & (\memsub|control_inst|ALUOp [1] & \alus|ALUC|Add0~34_combout )))

	.dataa(\alus|ALUC|Mux9~0_combout ),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\alus|ALUC|Add0~34_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux9~1 .lut_mask = 16'hBAAA;
defparam \alus|ALUC|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \alus|ALUC|Out[9] (
// Equation(s):
// \alus|ALUC|Out [9] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux9~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [9])))

	.dataa(\alus|ALUC|Mux9~1_combout ),
	.datab(gnd),
	.datac(\alus|ALUC|Out [9]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [9]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[9] .lut_mask = 16'hAAF0;
defparam \alus|ALUC|Out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \alus|ALUOut|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [9]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[9] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[9]~16 (
// Equation(s):
// \memsub|mux2b16_inst|Out[9]~16_combout  = (\memsub|control_inst|current_state.Lw~q  & (((\alus|ALUOut|Out [9])))) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & ((\alus|ALUOut|Out [9]))) # 
// (!\memsub|control_inst|current_state.Jal~q  & (\memsub|IR_inst|Out [10]))))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|IR_inst|Out [10]),
	.datac(\alus|ALUOut|Out [9]),
	.datad(\memsub|control_inst|current_state.Jal~q ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[9]~16 .lut_mask = 16'hF0E4;
defparam \memsub|mux2b16_inst|Out[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[9]~17 (
// Equation(s):
// \memsub|mux2b16_inst|Out[9]~17_combout  = (\memsub|control_inst|WideOr12~combout  & (\memsub|mux2b16_inst|Out[9]~16_combout )) # (!\memsub|control_inst|WideOr12~combout  & (((\memsub|control_inst|WideOr11~combout ) # (\pcs|pc_reg|Out [9]))))

	.dataa(\memsub|mux2b16_inst|Out[9]~16_combout ),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\pcs|pc_reg|Out [9]),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[9]~17 .lut_mask = 16'hAAFC;
defparam \memsub|mux2b16_inst|Out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \memsub|IR_inst|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[7] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \pcs|src_mux|Out~8 (
// Equation(s):
// \pcs|src_mux|Out~8_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [7])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [8])))

	.dataa(gnd),
	.datab(\memsub|IR_inst|Out [7]),
	.datac(\alus|ALUC|Out [8]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~8 .lut_mask = 16'hCCF0;
defparam \pcs|src_mux|Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \pcs|pc_reg|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~8_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[8] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \alus|ALUOut|Out[8]~feeder (
// Equation(s):
// \alus|ALUOut|Out[8]~feeder_combout  = \alus|ALUC|Out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [8]),
	.cin(gnd),
	.combout(\alus|ALUOut|Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUOut|Out[8]~feeder .lut_mask = 16'hFF00;
defparam \alus|ALUOut|Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \alus|ALUOut|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUOut|Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[8] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[8]~14 (
// Equation(s):
// \memsub|mux2b16_inst|Out[8]~14_combout  = (\memsub|control_inst|current_state.Lw~q  & (((\alus|ALUOut|Out [8])))) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [8])) # 
// (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|IR_inst|Out [10])))))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\alus|ALUOut|Out [8]),
	.datad(\memsub|IR_inst|Out [10]),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[8]~14 .lut_mask = 16'hF1E0;
defparam \memsub|mux2b16_inst|Out[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[8]~15 (
// Equation(s):
// \memsub|mux2b16_inst|Out[8]~15_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[8]~14_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\pcs|pc_reg|Out [8]) # ((\memsub|control_inst|WideOr11~combout ))))

	.dataa(\pcs|pc_reg|Out [8]),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\memsub|mux2b16_inst|Out[8]~14_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[8]~15 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \memsub|IR_inst|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[10] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \wiresub|AccSource|Mux8~0 (
// Equation(s):
// \wiresub|AccSource|Mux8~0_combout  = (\wiresub|Acc|Out[4]~0_combout  & (\memsub|IR_inst|Out [10])) # (!\wiresub|Acc|Out[4]~0_combout  & ((\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\memsub|IR_inst|Out [10]),
	.datab(gnd),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\wiresub|Acc|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux8~0 .lut_mask = 16'hAAF0;
defparam \wiresub|AccSource|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \wiresub|AccSource|Mux8~1 (
// Equation(s):
// \wiresub|AccSource|Mux8~1_combout  = (\wiresub|Acc|Out[4]~0_combout  & ((\alus|ALUC|Out [7]))) # (!\wiresub|Acc|Out[4]~0_combout  & (\memsub|mux1b16_MDROut|Out[7]~6_combout ))

	.dataa(\memsub|mux1b16_MDROut|Out[7]~6_combout ),
	.datab(\wiresub|Acc|Out[4]~0_combout ),
	.datac(gnd),
	.datad(\alus|ALUC|Out [7]),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux8~1 .lut_mask = 16'hEE22;
defparam \wiresub|AccSource|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \wiresub|AccSource|Mux8~2 (
// Equation(s):
// \wiresub|AccSource|Mux8~2_combout  = (\wiresub|AccSource|Mux14~0_combout  & ((\wiresub|Acc|Out[4]~1_combout  & (\wiresub|AccSource|Mux8~0_combout )) # (!\wiresub|Acc|Out[4]~1_combout  & ((\wiresub|AccSource|Mux8~1_combout )))))

	.dataa(\wiresub|Acc|Out[4]~1_combout ),
	.datab(\wiresub|AccSource|Mux14~0_combout ),
	.datac(\wiresub|AccSource|Mux8~0_combout ),
	.datad(\wiresub|AccSource|Mux8~1_combout ),
	.cin(gnd),
	.combout(\wiresub|AccSource|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \wiresub|AccSource|Mux8~2 .lut_mask = 16'hC480;
defparam \wiresub|AccSource|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \wiresub|Acc|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\wiresub|AccSource|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|control_inst|WideOr18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wiresub|Acc|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \wiresub|Acc|Out[7] .is_wysiwyg = "true";
defparam \wiresub|Acc|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \alus|ALUSrcA|Out[7]~16 (
// Equation(s):
// \alus|ALUSrcA|Out[7]~16_combout  = (!\memsub|control_inst|ALUSrcA [1] & ((\memsub|control_inst|ALUSrcA [0] & ((\wiresub|Acc|Out [7]))) # (!\memsub|control_inst|ALUSrcA [0] & (\pcs|pc_reg|Out [7]))))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\pcs|pc_reg|Out [7]),
	.datac(\wiresub|Acc|Out [7]),
	.datad(\memsub|control_inst|ALUSrcA [1]),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[7]~16 .lut_mask = 16'h00E4;
defparam \alus|ALUSrcA|Out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \alus|ALUSrcA|Out[7]~17 (
// Equation(s):
// \alus|ALUSrcA|Out[7]~17_combout  = (\alus|ALUSrcA|Out[7]~16_combout ) # ((!\memsub|control_inst|ALUSrcA [0] & (\memsub|control_inst|ALUSrcA [1] & !\wiresub|Sp|Out [7])))

	.dataa(\memsub|control_inst|ALUSrcA [0]),
	.datab(\memsub|control_inst|ALUSrcA [1]),
	.datac(\wiresub|Sp|Out [7]),
	.datad(\alus|ALUSrcA|Out[7]~16_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcA|Out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcA|Out[7]~17 .lut_mask = 16'hFF04;
defparam \alus|ALUSrcA|Out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \alus|ALUSrcB|Mux8~1 (
// Equation(s):
// \alus|ALUSrcB|Mux8~1_combout  = (\alus|ALUSrcB|Mux8~0_combout ) # ((\alus|ALUSrcB|Mux9~1_combout  & \memsub|mux1b16_MDROut|Out[7]~6_combout ))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux8~0_combout ),
	.datac(gnd),
	.datad(\memsub|mux1b16_MDROut|Out[7]~6_combout ),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux8~1 .lut_mask = 16'hEECC;
defparam \alus|ALUSrcB|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \alus|ALUC|Mux7~0 (
// Equation(s):
// \alus|ALUC|Mux7~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[7]~17_combout ) # (\alus|ALUSrcB|Mux8~1_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[7]~17_combout  & 
// \alus|ALUSrcB|Mux8~1_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcA|Out[7]~17_combout ),
	.datad(\alus|ALUSrcB|Mux8~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux7~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \alus|ALUC|Mux7~1 (
// Equation(s):
// \alus|ALUC|Mux7~1_combout  = (\alus|ALUC|Mux7~0_combout ) # ((\alus|ALUC|Add0~28_combout  & (\memsub|control_inst|ALUOp [1] & !\memsub|control_inst|ALUOp [2])))

	.dataa(\alus|ALUC|Mux7~0_combout ),
	.datab(\alus|ALUC|Add0~28_combout ),
	.datac(\memsub|control_inst|ALUOp [1]),
	.datad(\memsub|control_inst|ALUOp [2]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux7~1 .lut_mask = 16'hAAEA;
defparam \alus|ALUC|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \alus|ALUC|Out[7] (
// Equation(s):
// \alus|ALUC|Out [7] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux7~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [7]))

	.dataa(gnd),
	.datab(\alus|ALUC|Out [7]),
	.datac(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.datad(\alus|ALUC|Mux7~1_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [7]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[7] .lut_mask = 16'hFC0C;
defparam \alus|ALUC|Out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \pcs|src_mux|Out~7 (
// Equation(s):
// \pcs|src_mux|Out~7_combout  = (\memsub|control_inst|PCSrc [0] & ((\memsub|IR_inst|Out [6]))) # (!\memsub|control_inst|PCSrc [0] & (\alus|ALUC|Out [7]))

	.dataa(gnd),
	.datab(\alus|ALUC|Out [7]),
	.datac(\memsub|IR_inst|Out [6]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~7 .lut_mask = 16'hF0CC;
defparam \pcs|src_mux|Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \pcs|pc_reg|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~7_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[7] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \alus|ALUOut|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [7]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[7] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[7]~12 (
// Equation(s):
// \memsub|mux2b16_inst|Out[7]~12_combout  = (\memsub|control_inst|current_state.Jal~q  & (((\alus|ALUOut|Out [7])))) # (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|control_inst|current_state.Lw~q  & ((\alus|ALUOut|Out [7]))) # 
// (!\memsub|control_inst|current_state.Lw~q  & (\memsub|IR_inst|Out [9]))))

	.dataa(\memsub|control_inst|current_state.Jal~q ),
	.datab(\memsub|IR_inst|Out [9]),
	.datac(\alus|ALUOut|Out [7]),
	.datad(\memsub|control_inst|current_state.Lw~q ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[7]~12 .lut_mask = 16'hF0E4;
defparam \memsub|mux2b16_inst|Out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[7]~13 (
// Equation(s):
// \memsub|mux2b16_inst|Out[7]~13_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[7]~12_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\pcs|pc_reg|Out [7]) # ((\memsub|control_inst|WideOr11~combout ))))

	.dataa(\pcs|pc_reg|Out [7]),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\memsub|mux2b16_inst|Out[7]~12_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[7]~13 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \memsub|IR_inst|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[5] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \pcs|src_mux|Out~6 (
// Equation(s):
// \pcs|src_mux|Out~6_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [5])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [6])))

	.dataa(\memsub|IR_inst|Out [5]),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(gnd),
	.datad(\alus|ALUC|Out [6]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~6 .lut_mask = 16'hBB88;
defparam \pcs|src_mux|Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \pcs|pc_reg|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~6_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[6] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \alus|ALUOut|Out[6]~feeder (
// Equation(s):
// \alus|ALUOut|Out[6]~feeder_combout  = \alus|ALUC|Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alus|ALUC|Out [6]),
	.cin(gnd),
	.combout(\alus|ALUOut|Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUOut|Out[6]~feeder .lut_mask = 16'hFF00;
defparam \alus|ALUOut|Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \alus|ALUOut|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUOut|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[6] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[6]~10 (
// Equation(s):
// \memsub|mux2b16_inst|Out[6]~10_combout  = (\memsub|control_inst|current_state.Lw~q  & (((\alus|ALUOut|Out [6])))) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [6])) # 
// (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|IR_inst|Out [8])))))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\alus|ALUOut|Out [6]),
	.datad(\memsub|IR_inst|Out [8]),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[6]~10 .lut_mask = 16'hF1E0;
defparam \memsub|mux2b16_inst|Out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[6]~11 (
// Equation(s):
// \memsub|mux2b16_inst|Out[6]~11_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[6]~10_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\memsub|control_inst|WideOr11~combout ) # ((\pcs|pc_reg|Out [6]))))

	.dataa(\memsub|control_inst|WideOr11~combout ),
	.datab(\pcs|pc_reg|Out [6]),
	.datac(\memsub|mux2b16_inst|Out[6]~10_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[6]~11 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \memsub|IR_inst|Out[12]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[12]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[12]~feeder .lut_mask = 16'hFF00;
defparam \memsub|IR_inst|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \memsub|IR_inst|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[12] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \memsub|control_inst|next_state.SwOrLw~0 (
// Equation(s):
// \memsub|control_inst|next_state.SwOrLw~0_combout  = (\memsub|IR_inst|Out [14] & (\memsub|control_inst|next_state.Load~2_combout  & (!\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [14]),
	.datab(\memsub|control_inst|next_state.Load~2_combout ),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.SwOrLw~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.SwOrLw~0 .lut_mask = 16'h0800;
defparam \memsub|control_inst|next_state.SwOrLw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \memsub|control_inst|current_state.SwOrLw (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.SwOrLw~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.SwOrLw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.SwOrLw .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.SwOrLw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \memsub|control_inst|next_state.Lw~0 (
// Equation(s):
// \memsub|control_inst|next_state.Lw~0_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|IR_inst|Out [14] & (!\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Lw~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Lw~0 .lut_mask = 16'h0400;
defparam \memsub|control_inst|next_state.Lw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \memsub|control_inst|next_state.Lw~1 (
// Equation(s):
// \memsub|control_inst|next_state.Lw~1_combout  = (\memsub|control_inst|current_state.SwOrLw~q  & \memsub|control_inst|next_state.Lw~0_combout )

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.SwOrLw~q ),
	.datac(gnd),
	.datad(\memsub|control_inst|next_state.Lw~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Lw~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Lw~1 .lut_mask = 16'hCC00;
defparam \memsub|control_inst|next_state.Lw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \memsub|control_inst|current_state.Lw (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Lw~1_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Lw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Lw .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Lw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \memsub|control_inst|WideOr11 (
// Equation(s):
// \memsub|control_inst|WideOr11~combout  = (\memsub|control_inst|current_state.Lw~q ) # (\memsub|control_inst|current_state.Jal~q )

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Jal~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr11 .lut_mask = 16'hFFAA;
defparam \memsub|control_inst|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \alus|ALUOut|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUC|Out [5]),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[5] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[5]~8 (
// Equation(s):
// \memsub|mux2b16_inst|Out[5]~8_combout  = (\memsub|control_inst|current_state.Lw~q  & (((\alus|ALUOut|Out [5])))) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & ((\alus|ALUOut|Out [5]))) # 
// (!\memsub|control_inst|current_state.Jal~q  & (\memsub|IR_inst|Out [7]))))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\memsub|IR_inst|Out [7]),
	.datad(\alus|ALUOut|Out [5]),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[5]~8 .lut_mask = 16'hFE10;
defparam \memsub|mux2b16_inst|Out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[5]~9 (
// Equation(s):
// \memsub|mux2b16_inst|Out[5]~9_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[5]~8_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\memsub|control_inst|WideOr11~combout ) # ((\pcs|pc_reg|Out [5]))))

	.dataa(\memsub|control_inst|WideOr11~combout ),
	.datab(\memsub|mux2b16_inst|Out[5]~8_combout ),
	.datac(\pcs|pc_reg|Out [5]),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[5]~9 .lut_mask = 16'hCCFA;
defparam \memsub|mux2b16_inst|Out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \memsub|IR_inst|Out[15]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[15]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[15]~feeder .lut_mask = 16'hF0F0;
defparam \memsub|IR_inst|Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \memsub|IR_inst|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[15] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \memsub|control_inst|Decoder0~9 (
// Equation(s):
// \memsub|control_inst|Decoder0~9_combout  = (!\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & (\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~9 .lut_mask = 16'h1000;
defparam \memsub|control_inst|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \memsub|control_inst|next_state.Ori~2 (
// Equation(s):
// \memsub|control_inst|next_state.Ori~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|current_state.Decode~q  & \memsub|control_inst|Decoder0~9_combout ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|control_inst|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Ori~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Ori~2 .lut_mask = 16'h5000;
defparam \memsub|control_inst|next_state.Ori~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \memsub|control_inst|current_state.Ori (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.Ori~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Ori .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Ori .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \memsub|control_inst|WideOr17~0 (
// Equation(s):
// \memsub|control_inst|WideOr17~0_combout  = (!\memsub|control_inst|current_state.Ori~q  & (!\memsub|control_inst|current_state.Or~q  & (\memsub|control_inst|WideOr5~0_combout  & !\memsub|control_inst|current_state.Sub~q )))

	.dataa(\memsub|control_inst|current_state.Ori~q ),
	.datab(\memsub|control_inst|current_state.Or~q ),
	.datac(\memsub|control_inst|WideOr5~0_combout ),
	.datad(\memsub|control_inst|current_state.Sub~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr17~0 .lut_mask = 16'h0010;
defparam \memsub|control_inst|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \memsub|control_inst|ALUOp[0] (
// Equation(s):
// \memsub|control_inst|ALUOp [0] = (GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & ((\memsub|control_inst|ALUOp [0]))) # (!GLOBAL(\memsub|control_inst|WideOr3~clkctrl_outclk ) & (!\memsub|control_inst|WideOr17~0_combout ))

	.dataa(gnd),
	.datab(\memsub|control_inst|WideOr17~0_combout ),
	.datac(\memsub|control_inst|WideOr3~clkctrl_outclk ),
	.datad(\memsub|control_inst|ALUOp [0]),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUOp [0]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUOp[0] .lut_mask = 16'hF303;
defparam \memsub|control_inst|ALUOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \alus|ALUC|Mux4~0 (
// Equation(s):
// \alus|ALUC|Mux4~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcB|Mux11~2_combout ) # (\alus|ALUSrcA|Out[4]~23_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcB|Mux11~2_combout  & 
// \alus|ALUSrcA|Out[4]~23_combout ))))

	.dataa(\alus|ALUC|Add0~0_combout ),
	.datab(\memsub|control_inst|ALUOp [0]),
	.datac(\alus|ALUSrcB|Mux11~2_combout ),
	.datad(\alus|ALUSrcA|Out[4]~23_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux4~0 .lut_mask = 16'hA880;
defparam \alus|ALUC|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \alus|ALUC|Mux4~1 (
// Equation(s):
// \alus|ALUC|Mux4~1_combout  = (\alus|ALUC|Mux4~0_combout ) # ((\memsub|control_inst|ALUOp [1] & (\alus|ALUC|Add0~19_combout  & !\memsub|control_inst|ALUOp [2])))

	.dataa(\alus|ALUC|Mux4~0_combout ),
	.datab(\memsub|control_inst|ALUOp [1]),
	.datac(\alus|ALUC|Add0~19_combout ),
	.datad(\memsub|control_inst|ALUOp [2]),
	.cin(gnd),
	.combout(\alus|ALUC|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux4~1 .lut_mask = 16'hAAEA;
defparam \alus|ALUC|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \alus|ALUC|Out[4] (
// Equation(s):
// \alus|ALUC|Out [4] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Mux4~1_combout ))) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Out [4]))

	.dataa(\alus|ALUC|Out [4]),
	.datab(gnd),
	.datac(\alus|ALUC|Mux4~1_combout ),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [4]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[4] .lut_mask = 16'hF0AA;
defparam \alus|ALUC|Out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \alus|ALUOut|Out[4]~feeder (
// Equation(s):
// \alus|ALUOut|Out[4]~feeder_combout  = \alus|ALUC|Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\alus|ALUC|Out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alus|ALUOut|Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUOut|Out[4]~feeder .lut_mask = 16'hF0F0;
defparam \alus|ALUOut|Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \alus|ALUOut|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\alus|ALUOut|Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[4] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[4]~4 (
// Equation(s):
// \memsub|mux2b16_inst|Out[4]~4_combout  = (\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [4])) # (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|control_inst|current_state.Lw~q  & (\alus|ALUOut|Out [4])) # 
// (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|IR_inst|Out [6])))))

	.dataa(\alus|ALUOut|Out [4]),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\memsub|control_inst|current_state.Lw~q ),
	.datad(\memsub|IR_inst|Out [6]),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[4]~4 .lut_mask = 16'hABA8;
defparam \memsub|mux2b16_inst|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[4]~5 (
// Equation(s):
// \memsub|mux2b16_inst|Out[4]~5_combout  = (\memsub|control_inst|WideOr12~combout  & (\memsub|mux2b16_inst|Out[4]~4_combout )) # (!\memsub|control_inst|WideOr12~combout  & (((\pcs|pc_reg|Out [4]) # (\memsub|control_inst|WideOr11~combout ))))

	.dataa(\memsub|mux2b16_inst|Out[4]~4_combout ),
	.datab(\pcs|pc_reg|Out [4]),
	.datac(\memsub|control_inst|WideOr11~combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[4]~5 .lut_mask = 16'hAAFC;
defparam \memsub|mux2b16_inst|Out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \memsub|IR_inst|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[14] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \memsub|control_inst|Selector22~1 (
// Equation(s):
// \memsub|control_inst|Selector22~1_combout  = (!\memsub|IR_inst|Out [13] & !\memsub|IR_inst|Out [14])

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|IR_inst|Out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|control_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Selector22~1 .lut_mask = 16'h0505;
defparam \memsub|control_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \memsub|control_inst|Selector22~2 (
// Equation(s):
// \memsub|control_inst|Selector22~2_combout  = (\memsub|control_inst|Selector22~1_combout  & (!\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [15] & !\memsub|IR_inst|Out [12]))) # (!\memsub|control_inst|Selector22~1_combout  & (((\memsub|IR_inst|Out 
// [15]))))

	.dataa(\memsub|control_inst|Selector22~1_combout ),
	.datab(\memsub|IR_inst|Out [11]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Selector22~2 .lut_mask = 16'h5052;
defparam \memsub|control_inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \memsub|control_inst|Selector22~0 (
// Equation(s):
// \memsub|control_inst|Selector22~0_combout  = (\memsub|control_inst|current_state.SwOrLw~q  & (((!\memsub|control_inst|next_state.Lw~0_combout )))) # (!\memsub|control_inst|current_state.SwOrLw~q  & (\memsub|control_inst|current_state.Fetch~q  & 
// (!\memsub|control_inst|current_state.Decode~q )))

	.dataa(\memsub|control_inst|current_state.Fetch~q ),
	.datab(\memsub|control_inst|current_state.SwOrLw~q ),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|control_inst|next_state.Lw~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Selector22~0 .lut_mask = 16'h02CE;
defparam \memsub|control_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \memsub|control_inst|Selector22~3 (
// Equation(s):
// \memsub|control_inst|Selector22~3_combout  = (!\memsub|control_inst|Selector22~0_combout  & ((!\memsub|control_inst|Selector22~2_combout ) # (!\memsub|control_inst|current_state.Decode~q )))

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Decode~q ),
	.datac(\memsub|control_inst|Selector22~2_combout ),
	.datad(\memsub|control_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Selector22~3 .lut_mask = 16'h003F;
defparam \memsub|control_inst|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \memsub|control_inst|current_state.Fetch (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Fetch .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \memsub|control_inst|current_state.Decode~0 (
// Equation(s):
// \memsub|control_inst|current_state.Decode~0_combout  = !\memsub|control_inst|current_state.Fetch~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Fetch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|control_inst|current_state.Decode~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|current_state.Decode~0 .lut_mask = 16'h0F0F;
defparam \memsub|control_inst|current_state.Decode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \memsub|control_inst|current_state.Decode (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\memsub|control_inst|current_state.Decode~0_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Decode .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \memsub|control_inst|Decoder0~8 (
// Equation(s):
// \memsub|control_inst|Decoder0~8_combout  = (!\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & (\memsub|IR_inst|Out [15] & !\memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~8 .lut_mask = 16'h0010;
defparam \memsub|control_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \memsub|control_inst|next_state.And~2 (
// Equation(s):
// \memsub|control_inst|next_state.And~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|current_state.Decode~q  & \memsub|control_inst|Decoder0~8_combout ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(gnd),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|control_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.And~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.And~2 .lut_mask = 16'h5000;
defparam \memsub|control_inst|next_state.And~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \memsub|control_inst|current_state.And (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.And~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.And~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.And .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.And .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \memsub|control_inst|WideOr5~3 (
// Equation(s):
// \memsub|control_inst|WideOr5~3_combout  = (!\memsub|control_inst|current_state.And~q  & (!\memsub|control_inst|current_state.Ori~q  & (!\memsub|control_inst|current_state.Or~q  & \memsub|control_inst|ALUOp~0_combout )))

	.dataa(\memsub|control_inst|current_state.And~q ),
	.datab(\memsub|control_inst|current_state.Ori~q ),
	.datac(\memsub|control_inst|current_state.Or~q ),
	.datad(\memsub|control_inst|ALUOp~0_combout ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr5~3 .lut_mask = 16'h0100;
defparam \memsub|control_inst|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \memsub|control_inst|ALUOp[1] (
// Equation(s):
// \memsub|control_inst|ALUOp [1] = (\memsub|control_inst|WideOr3~combout  & ((\memsub|control_inst|ALUOp [1]))) # (!\memsub|control_inst|WideOr3~combout  & (\memsub|control_inst|WideOr5~3_combout ))

	.dataa(gnd),
	.datab(\memsub|control_inst|WideOr5~3_combout ),
	.datac(\memsub|control_inst|WideOr3~combout ),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUOp[1] .lut_mask = 16'hFC0C;
defparam \memsub|control_inst|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \alus|ALUC|Mux3~0 (
// Equation(s):
// \alus|ALUC|Mux3~0_combout  = (\alus|ALUC|Add0~0_combout  & ((\alus|ALUSrcB|Mux12~2_combout  & ((\alus|ALUSrcA|Out[3]~25_combout ) # (\memsub|control_inst|ALUOp [0]))) # (!\alus|ALUSrcB|Mux12~2_combout  & (\alus|ALUSrcA|Out[3]~25_combout  & 
// \memsub|control_inst|ALUOp [0]))))

	.dataa(\alus|ALUSrcB|Mux12~2_combout ),
	.datab(\alus|ALUSrcA|Out[3]~25_combout ),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\alus|ALUC|Add0~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux3~0 .lut_mask = 16'hE800;
defparam \alus|ALUC|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \alus|ALUC|Mux3~1 (
// Equation(s):
// \alus|ALUC|Mux3~1_combout  = (\alus|ALUC|Mux3~0_combout ) # ((\memsub|control_inst|ALUOp [1] & (!\memsub|control_inst|ALUOp [2] & \alus|ALUC|Add0~16_combout )))

	.dataa(\memsub|control_inst|ALUOp [1]),
	.datab(\memsub|control_inst|ALUOp [2]),
	.datac(\alus|ALUC|Mux3~0_combout ),
	.datad(\alus|ALUC|Add0~16_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Mux3~1 .lut_mask = 16'hF2F0;
defparam \alus|ALUC|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \alus|ALUC|Out[3] (
// Equation(s):
// \alus|ALUC|Out [3] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Mux3~1_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [3])))

	.dataa(gnd),
	.datab(\alus|ALUC|Mux3~1_combout ),
	.datac(\alus|ALUC|Out [3]),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [3]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[3] .lut_mask = 16'hCCF0;
defparam \alus|ALUC|Out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \memsub|IR_inst|Out[2]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[2]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[2]~feeder .lut_mask = 16'hF0F0;
defparam \memsub|IR_inst|Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \memsub|IR_inst|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[2] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \pcs|src_mux|Out~3 (
// Equation(s):
// \pcs|src_mux|Out~3_combout  = (\memsub|control_inst|PCSrc [0] & ((\memsub|IR_inst|Out [2]))) # (!\memsub|control_inst|PCSrc [0] & (\alus|ALUC|Out [3]))

	.dataa(\alus|ALUC|Out [3]),
	.datab(\memsub|IR_inst|Out [2]),
	.datac(gnd),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~3 .lut_mask = 16'hCCAA;
defparam \pcs|src_mux|Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \pcs|pc_reg|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~3_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[3] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \alus|ALUOut|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [3]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[3] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[3]~2 (
// Equation(s):
// \memsub|mux2b16_inst|Out[3]~2_combout  = (\memsub|control_inst|current_state.Lw~q  & (((\alus|ALUOut|Out [3])))) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [3])) # 
// (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|IR_inst|Out [5])))))

	.dataa(\memsub|control_inst|current_state.Lw~q ),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\alus|ALUOut|Out [3]),
	.datad(\memsub|IR_inst|Out [5]),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[3]~2 .lut_mask = 16'hF1E0;
defparam \memsub|mux2b16_inst|Out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[3]~3 (
// Equation(s):
// \memsub|mux2b16_inst|Out[3]~3_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[3]~2_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\pcs|pc_reg|Out [3]) # ((\memsub|control_inst|WideOr11~combout ))))

	.dataa(\pcs|pc_reg|Out [3]),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\memsub|mux2b16_inst|Out[3]~2_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[3]~3 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \memsub|IR_inst|Out[1]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[1]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[1]~feeder .lut_mask = 16'hFF00;
defparam \memsub|IR_inst|Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \memsub|IR_inst|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[1] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \pcs|src_mux|Out~2 (
// Equation(s):
// \pcs|src_mux|Out~2_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [1])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [2])))

	.dataa(\memsub|IR_inst|Out [1]),
	.datab(\memsub|control_inst|PCSrc [0]),
	.datac(gnd),
	.datad(\alus|ALUC|Out [2]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~2 .lut_mask = 16'hBB88;
defparam \pcs|src_mux|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \pcs|pc_reg|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[2] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \alus|ALUOut|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [2]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[2] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[2]~0 (
// Equation(s):
// \memsub|mux2b16_inst|Out[2]~0_combout  = (\memsub|control_inst|current_state.Lw~q  & (\alus|ALUOut|Out [2])) # (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [2])) # 
// (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|IR_inst|Out [4])))))

	.dataa(\alus|ALUOut|Out [2]),
	.datab(\memsub|control_inst|current_state.Lw~q ),
	.datac(\memsub|IR_inst|Out [4]),
	.datad(\memsub|control_inst|current_state.Jal~q ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[2]~0 .lut_mask = 16'hAAB8;
defparam \memsub|mux2b16_inst|Out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[2]~1 (
// Equation(s):
// \memsub|mux2b16_inst|Out[2]~1_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[2]~0_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\pcs|pc_reg|Out [2]) # ((\memsub|control_inst|WideOr11~combout ))))

	.dataa(\pcs|pc_reg|Out [2]),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\memsub|mux2b16_inst|Out[2]~0_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[2]~1 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \memsub|IR_inst|Out[0]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[0]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[0]~feeder .lut_mask = 16'hFF00;
defparam \memsub|IR_inst|Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \memsub|IR_inst|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[0] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \pcs|src_mux|Out~1 (
// Equation(s):
// \pcs|src_mux|Out~1_combout  = (\memsub|control_inst|PCSrc [0] & (\memsub|IR_inst|Out [0])) # (!\memsub|control_inst|PCSrc [0] & ((\alus|ALUC|Out [1])))

	.dataa(gnd),
	.datab(\memsub|IR_inst|Out [0]),
	.datac(\alus|ALUC|Out [1]),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~1 .lut_mask = 16'hCCF0;
defparam \pcs|src_mux|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \pcs|pc_reg|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~1_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[1] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \alus|ALUOut|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alus|ALUC|Out [1]),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alus|ALUOut|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alus|ALUOut|Out[1] .is_wysiwyg = "true";
defparam \alus|ALUOut|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[1]~6 (
// Equation(s):
// \memsub|mux2b16_inst|Out[1]~6_combout  = (\memsub|control_inst|current_state.Jal~q  & (\alus|ALUOut|Out [1])) # (!\memsub|control_inst|current_state.Jal~q  & ((\memsub|control_inst|current_state.Lw~q  & (\alus|ALUOut|Out [1])) # 
// (!\memsub|control_inst|current_state.Lw~q  & ((\memsub|IR_inst|Out [3])))))

	.dataa(\memsub|control_inst|current_state.Jal~q ),
	.datab(\alus|ALUOut|Out [1]),
	.datac(\memsub|IR_inst|Out [3]),
	.datad(\memsub|control_inst|current_state.Lw~q ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[1]~6 .lut_mask = 16'hCCD8;
defparam \memsub|mux2b16_inst|Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \memsub|mux2b16_inst|Out[1]~7 (
// Equation(s):
// \memsub|mux2b16_inst|Out[1]~7_combout  = (\memsub|control_inst|WideOr12~combout  & (((\memsub|mux2b16_inst|Out[1]~6_combout )))) # (!\memsub|control_inst|WideOr12~combout  & ((\pcs|pc_reg|Out [1]) # ((\memsub|control_inst|WideOr11~combout ))))

	.dataa(\pcs|pc_reg|Out [1]),
	.datab(\memsub|control_inst|WideOr11~combout ),
	.datac(\memsub|mux2b16_inst|Out[1]~6_combout ),
	.datad(\memsub|control_inst|WideOr12~combout ),
	.cin(gnd),
	.combout(\memsub|mux2b16_inst|Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux2b16_inst|Out[1]~7 .lut_mask = 16'hF0EE;
defparam \memsub|mux2b16_inst|Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \memsub|IR_inst|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[13] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \memsub|control_inst|next_state.Jal~2 (
// Equation(s):
// \memsub|control_inst|next_state.Jal~2_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~1_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(gnd),
	.datab(\memsub|IR_inst|Out [13]),
	.datac(\memsub|control_inst|Decoder0~1_combout ),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Jal~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Jal~2 .lut_mask = 16'h3000;
defparam \memsub|control_inst|next_state.Jal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \memsub|control_inst|current_state.Jal (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|control_inst|next_state.Jal~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Jal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Jal .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Jal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \memsub|control_inst|WideOr23 (
// Equation(s):
// \memsub|control_inst|WideOr23~combout  = (\memsub|control_inst|current_state.Jal~q ) # (\memsub|control_inst|current_state.Save~q )

	.dataa(\memsub|control_inst|current_state.Jal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Save~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr23 .lut_mask = 16'hFFAA;
defparam \memsub|control_inst|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \memsub|IR_inst|Out[11]~feeder (
// Equation(s):
// \memsub|IR_inst|Out[11]~feeder_combout  = \memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memsub|memory_inst|ram_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\memsub|IR_inst|Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|IR_inst|Out[11]~feeder .lut_mask = 16'hFF00;
defparam \memsub|IR_inst|Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \memsub|IR_inst|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|IR_inst|Out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\memsub|control_inst|current_state.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IR_inst|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IR_inst|Out[11] .is_wysiwyg = "true";
defparam \memsub|IR_inst|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \memsub|control_inst|Decoder0~11 (
// Equation(s):
// \memsub|control_inst|Decoder0~11_combout  = (\memsub|IR_inst|Out [11] & (!\memsub|IR_inst|Out [14] & (\memsub|IR_inst|Out [15] & \memsub|IR_inst|Out [12])))

	.dataa(\memsub|IR_inst|Out [11]),
	.datab(\memsub|IR_inst|Out [14]),
	.datac(\memsub|IR_inst|Out [15]),
	.datad(\memsub|IR_inst|Out [12]),
	.cin(gnd),
	.combout(\memsub|control_inst|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|Decoder0~11 .lut_mask = 16'h2000;
defparam \memsub|control_inst|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \memsub|control_inst|next_state.Loadi~2 (
// Equation(s):
// \memsub|control_inst|next_state.Loadi~2_combout  = (\memsub|control_inst|Decoder0~11_combout  & (\memsub|control_inst|current_state.Decode~q  & !\memsub|IR_inst|Out [13]))

	.dataa(gnd),
	.datab(\memsub|control_inst|Decoder0~11_combout ),
	.datac(\memsub|control_inst|current_state.Decode~q ),
	.datad(\memsub|IR_inst|Out [13]),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Loadi~2_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Loadi~2 .lut_mask = 16'h00C0;
defparam \memsub|control_inst|next_state.Loadi~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \memsub|control_inst|current_state.Loadi (
	.clk(\CLK~input_o ),
	.d(\memsub|control_inst|next_state.Loadi~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Loadi .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Loadi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \memsub|control_inst|WideOr3~0 (
// Equation(s):
// \memsub|control_inst|WideOr3~0_combout  = (\memsub|control_inst|current_state.Save~q ) # ((\memsub|control_inst|current_state.Jal~q ) # ((\memsub|control_inst|current_state.Lw~q ) # (\memsub|control_inst|current_state.Jump~q )))

	.dataa(\memsub|control_inst|current_state.Save~q ),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\memsub|control_inst|current_state.Lw~q ),
	.datad(\memsub|control_inst|current_state.Jump~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \memsub|control_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \memsub|control_inst|next_state.Load~3 (
// Equation(s):
// \memsub|control_inst|next_state.Load~3_combout  = (!\memsub|IR_inst|Out [13] & (\memsub|control_inst|Decoder0~2_combout  & \memsub|control_inst|current_state.Decode~q ))

	.dataa(\memsub|IR_inst|Out [13]),
	.datab(\memsub|control_inst|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\memsub|control_inst|current_state.Decode~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|next_state.Load~3_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|next_state.Load~3 .lut_mask = 16'h4400;
defparam \memsub|control_inst|next_state.Load~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \memsub|control_inst|current_state.Load (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\memsub|control_inst|next_state.Load~3_combout ),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|control_inst|current_state.Load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|control_inst|current_state.Load .is_wysiwyg = "true";
defparam \memsub|control_inst|current_state.Load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \memsub|control_inst|WideOr3 (
// Equation(s):
// \memsub|control_inst|WideOr3~combout  = (\memsub|control_inst|current_state.Loadi~q ) # ((\memsub|control_inst|WideOr3~0_combout ) # ((\memsub|control_inst|current_state.Load~q ) # (\memsub|control_inst|current_state.Loadui~q )))

	.dataa(\memsub|control_inst|current_state.Loadi~q ),
	.datab(\memsub|control_inst|WideOr3~0_combout ),
	.datac(\memsub|control_inst|current_state.Load~q ),
	.datad(\memsub|control_inst|current_state.Loadui~q ),
	.cin(gnd),
	.combout(\memsub|control_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|WideOr3 .lut_mask = 16'hFFFE;
defparam \memsub|control_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \memsub|control_inst|ALUOp[2] (
// Equation(s):
// \memsub|control_inst|ALUOp [2] = (\memsub|control_inst|WideOr3~combout  & ((\memsub|control_inst|ALUOp [2]))) # (!\memsub|control_inst|WideOr3~combout  & (!\memsub|control_inst|ALUOp~0_combout ))

	.dataa(\memsub|control_inst|WideOr3~combout ),
	.datab(\memsub|control_inst|ALUOp~0_combout ),
	.datac(gnd),
	.datad(\memsub|control_inst|ALUOp [2]),
	.cin(gnd),
	.combout(\memsub|control_inst|ALUOp [2]),
	.cout());
// synopsys translate_off
defparam \memsub|control_inst|ALUOp[2] .lut_mask = 16'hBB11;
defparam \memsub|control_inst|ALUOp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \alus|ALUC|Add0~7 (
// Equation(s):
// \alus|ALUC|Add0~7_combout  = (\memsub|control_inst|ALUOp [1] & (((\alus|ALUC|Add0~5_combout )))) # (!\memsub|control_inst|ALUOp [1] & (\memsub|control_inst|ALUOp [2] & ((!\memsub|control_inst|ALUOp [0]))))

	.dataa(\memsub|control_inst|ALUOp [2]),
	.datab(\alus|ALUC|Add0~5_combout ),
	.datac(\memsub|control_inst|ALUOp [0]),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~7 .lut_mask = 16'hCC0A;
defparam \alus|ALUC|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \alus|ALUSrcB|Mux15~0 (
// Equation(s):
// \alus|ALUSrcB|Mux15~0_combout  = (\alus|ALUSrcB|Mux9~1_combout  & ((\memsub|mux1b16_MDROut|Out[0]~0_combout ) # ((\alus|ALUSrcB|Mux9~0_combout  & \memsub|IR_inst|Out [3])))) # (!\alus|ALUSrcB|Mux9~1_combout  & (\alus|ALUSrcB|Mux9~0_combout  & 
// ((\memsub|IR_inst|Out [3]))))

	.dataa(\alus|ALUSrcB|Mux9~1_combout ),
	.datab(\alus|ALUSrcB|Mux9~0_combout ),
	.datac(\memsub|mux1b16_MDROut|Out[0]~0_combout ),
	.datad(\memsub|IR_inst|Out [3]),
	.cin(gnd),
	.combout(\alus|ALUSrcB|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUSrcB|Mux15~0 .lut_mask = 16'hECA0;
defparam \alus|ALUSrcB|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \alus|ALUC|Add0~1 (
// Equation(s):
// \alus|ALUC|Add0~1_combout  = (\alus|ALUC|Add0~0_combout  & ((\memsub|control_inst|ALUOp [0] & ((\alus|ALUSrcA|Out[0]~31_combout ) # (\alus|ALUSrcB|Mux15~0_combout ))) # (!\memsub|control_inst|ALUOp [0] & (\alus|ALUSrcA|Out[0]~31_combout  & 
// \alus|ALUSrcB|Mux15~0_combout ))))

	.dataa(\memsub|control_inst|ALUOp [0]),
	.datab(\alus|ALUSrcA|Out[0]~31_combout ),
	.datac(\alus|ALUC|Add0~0_combout ),
	.datad(\alus|ALUSrcB|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~1 .lut_mask = 16'hE080;
defparam \alus|ALUC|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \alus|ALUC|LessThan0~1 (
// Equation(s):
// \alus|ALUC|LessThan0~1_cout  = CARRY((!\alus|ALUSrcA|Out[0]~31_combout  & \alus|ALUSrcB|Mux15~0_combout ))

	.dataa(\alus|ALUSrcA|Out[0]~31_combout ),
	.datab(\alus|ALUSrcB|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alus|ALUC|LessThan0~1_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~1 .lut_mask = 16'h0044;
defparam \alus|ALUC|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \alus|ALUC|LessThan0~3 (
// Equation(s):
// \alus|ALUC|LessThan0~3_cout  = CARRY((\alus|ALUSrcB|Mux14~1_combout  & (\alus|ALUSrcA|Out[1]~29_combout  & !\alus|ALUC|LessThan0~1_cout )) # (!\alus|ALUSrcB|Mux14~1_combout  & ((\alus|ALUSrcA|Out[1]~29_combout ) # (!\alus|ALUC|LessThan0~1_cout ))))

	.dataa(\alus|ALUSrcB|Mux14~1_combout ),
	.datab(\alus|ALUSrcA|Out[1]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~1_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~3_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~3 .lut_mask = 16'h004D;
defparam \alus|ALUC|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \alus|ALUC|LessThan0~5 (
// Equation(s):
// \alus|ALUC|LessThan0~5_cout  = CARRY((\alus|ALUSrcB|Mux13~2_combout  & ((!\alus|ALUC|LessThan0~3_cout ) # (!\alus|ALUSrcA|Out[2]~27_combout ))) # (!\alus|ALUSrcB|Mux13~2_combout  & (!\alus|ALUSrcA|Out[2]~27_combout  & !\alus|ALUC|LessThan0~3_cout )))

	.dataa(\alus|ALUSrcB|Mux13~2_combout ),
	.datab(\alus|ALUSrcA|Out[2]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~3_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~5_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~5 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \alus|ALUC|LessThan0~7 (
// Equation(s):
// \alus|ALUC|LessThan0~7_cout  = CARRY((\alus|ALUSrcA|Out[3]~25_combout  & ((!\alus|ALUC|LessThan0~5_cout ) # (!\alus|ALUSrcB|Mux12~2_combout ))) # (!\alus|ALUSrcA|Out[3]~25_combout  & (!\alus|ALUSrcB|Mux12~2_combout  & !\alus|ALUC|LessThan0~5_cout )))

	.dataa(\alus|ALUSrcA|Out[3]~25_combout ),
	.datab(\alus|ALUSrcB|Mux12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~5_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~7_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~7 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \alus|ALUC|LessThan0~9 (
// Equation(s):
// \alus|ALUC|LessThan0~9_cout  = CARRY((\alus|ALUSrcB|Mux11~2_combout  & ((!\alus|ALUC|LessThan0~7_cout ) # (!\alus|ALUSrcA|Out[4]~23_combout ))) # (!\alus|ALUSrcB|Mux11~2_combout  & (!\alus|ALUSrcA|Out[4]~23_combout  & !\alus|ALUC|LessThan0~7_cout )))

	.dataa(\alus|ALUSrcB|Mux11~2_combout ),
	.datab(\alus|ALUSrcA|Out[4]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~7_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~9_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~9 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \alus|ALUC|LessThan0~11 (
// Equation(s):
// \alus|ALUC|LessThan0~11_cout  = CARRY((\alus|ALUSrcB|Mux10~1_combout  & (\alus|ALUSrcA|Out[5]~21_combout  & !\alus|ALUC|LessThan0~9_cout )) # (!\alus|ALUSrcB|Mux10~1_combout  & ((\alus|ALUSrcA|Out[5]~21_combout ) # (!\alus|ALUC|LessThan0~9_cout ))))

	.dataa(\alus|ALUSrcB|Mux10~1_combout ),
	.datab(\alus|ALUSrcA|Out[5]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~9_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~11_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~11 .lut_mask = 16'h004D;
defparam \alus|ALUC|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \alus|ALUC|LessThan0~13 (
// Equation(s):
// \alus|ALUC|LessThan0~13_cout  = CARRY((\alus|ALUSrcA|Out[6]~19_combout  & (\alus|ALUSrcB|Mux9~3_combout  & !\alus|ALUC|LessThan0~11_cout )) # (!\alus|ALUSrcA|Out[6]~19_combout  & ((\alus|ALUSrcB|Mux9~3_combout ) # (!\alus|ALUC|LessThan0~11_cout ))))

	.dataa(\alus|ALUSrcA|Out[6]~19_combout ),
	.datab(\alus|ALUSrcB|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~11_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~13_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~13 .lut_mask = 16'h004D;
defparam \alus|ALUC|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \alus|ALUC|LessThan0~15 (
// Equation(s):
// \alus|ALUC|LessThan0~15_cout  = CARRY((\alus|ALUSrcA|Out[7]~17_combout  & ((!\alus|ALUC|LessThan0~13_cout ) # (!\alus|ALUSrcB|Mux8~1_combout ))) # (!\alus|ALUSrcA|Out[7]~17_combout  & (!\alus|ALUSrcB|Mux8~1_combout  & !\alus|ALUC|LessThan0~13_cout )))

	.dataa(\alus|ALUSrcA|Out[7]~17_combout ),
	.datab(\alus|ALUSrcB|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~13_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~15_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~15 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \alus|ALUC|LessThan0~17 (
// Equation(s):
// \alus|ALUC|LessThan0~17_cout  = CARRY((\alus|ALUSrcA|Out[8]~15_combout  & (\alus|ALUSrcB|Mux7~2_combout  & !\alus|ALUC|LessThan0~15_cout )) # (!\alus|ALUSrcA|Out[8]~15_combout  & ((\alus|ALUSrcB|Mux7~2_combout ) # (!\alus|ALUC|LessThan0~15_cout ))))

	.dataa(\alus|ALUSrcA|Out[8]~15_combout ),
	.datab(\alus|ALUSrcB|Mux7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~15_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~17_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~17 .lut_mask = 16'h004D;
defparam \alus|ALUC|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \alus|ALUC|LessThan0~19 (
// Equation(s):
// \alus|ALUC|LessThan0~19_cout  = CARRY((\alus|ALUSrcA|Out[9]~13_combout  & ((!\alus|ALUC|LessThan0~17_cout ) # (!\alus|ALUSrcB|Mux6~0_combout ))) # (!\alus|ALUSrcA|Out[9]~13_combout  & (!\alus|ALUSrcB|Mux6~0_combout  & !\alus|ALUC|LessThan0~17_cout )))

	.dataa(\alus|ALUSrcA|Out[9]~13_combout ),
	.datab(\alus|ALUSrcB|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~17_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~19_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~19 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \alus|ALUC|LessThan0~21 (
// Equation(s):
// \alus|ALUC|LessThan0~21_cout  = CARRY((\alus|ALUSrcA|Out[10]~11_combout  & (\alus|ALUSrcB|Mux5~0_combout  & !\alus|ALUC|LessThan0~19_cout )) # (!\alus|ALUSrcA|Out[10]~11_combout  & ((\alus|ALUSrcB|Mux5~0_combout ) # (!\alus|ALUC|LessThan0~19_cout ))))

	.dataa(\alus|ALUSrcA|Out[10]~11_combout ),
	.datab(\alus|ALUSrcB|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~19_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~21_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~21 .lut_mask = 16'h004D;
defparam \alus|ALUC|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \alus|ALUC|LessThan0~23 (
// Equation(s):
// \alus|ALUC|LessThan0~23_cout  = CARRY((\alus|ALUSrcA|Out[11]~9_combout  & ((!\alus|ALUC|LessThan0~21_cout ) # (!\alus|ALUSrcB|Mux4~0_combout ))) # (!\alus|ALUSrcA|Out[11]~9_combout  & (!\alus|ALUSrcB|Mux4~0_combout  & !\alus|ALUC|LessThan0~21_cout )))

	.dataa(\alus|ALUSrcA|Out[11]~9_combout ),
	.datab(\alus|ALUSrcB|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~21_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~23_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~23 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \alus|ALUC|LessThan0~25 (
// Equation(s):
// \alus|ALUC|LessThan0~25_cout  = CARRY((\alus|ALUSrcB|Mux3~0_combout  & ((!\alus|ALUC|LessThan0~23_cout ) # (!\alus|ALUSrcA|Out[12]~7_combout ))) # (!\alus|ALUSrcB|Mux3~0_combout  & (!\alus|ALUSrcA|Out[12]~7_combout  & !\alus|ALUC|LessThan0~23_cout )))

	.dataa(\alus|ALUSrcB|Mux3~0_combout ),
	.datab(\alus|ALUSrcA|Out[12]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~23_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~25_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~25 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \alus|ALUC|LessThan0~27 (
// Equation(s):
// \alus|ALUC|LessThan0~27_cout  = CARRY((\alus|ALUSrcA|Out[13]~5_combout  & ((!\alus|ALUC|LessThan0~25_cout ) # (!\alus|ALUSrcB|Mux2~0_combout ))) # (!\alus|ALUSrcA|Out[13]~5_combout  & (!\alus|ALUSrcB|Mux2~0_combout  & !\alus|ALUC|LessThan0~25_cout )))

	.dataa(\alus|ALUSrcA|Out[13]~5_combout ),
	.datab(\alus|ALUSrcB|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~25_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~27_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~27 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \alus|ALUC|LessThan0~29 (
// Equation(s):
// \alus|ALUC|LessThan0~29_cout  = CARRY((\alus|ALUSrcB|Mux1~0_combout  & ((!\alus|ALUC|LessThan0~27_cout ) # (!\alus|ALUSrcA|Out[14]~3_combout ))) # (!\alus|ALUSrcB|Mux1~0_combout  & (!\alus|ALUSrcA|Out[14]~3_combout  & !\alus|ALUC|LessThan0~27_cout )))

	.dataa(\alus|ALUSrcB|Mux1~0_combout ),
	.datab(\alus|ALUSrcA|Out[14]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alus|ALUC|LessThan0~27_cout ),
	.combout(),
	.cout(\alus|ALUC|LessThan0~29_cout ));
// synopsys translate_off
defparam \alus|ALUC|LessThan0~29 .lut_mask = 16'h002B;
defparam \alus|ALUC|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \alus|ALUC|LessThan0~30 (
// Equation(s):
// \alus|ALUC|LessThan0~30_combout  = (\alus|ALUSrcA|Out[15]~1_combout  & (\alus|ALUSrcB|Mux0~1_combout  & \alus|ALUC|LessThan0~29_cout )) # (!\alus|ALUSrcA|Out[15]~1_combout  & ((\alus|ALUSrcB|Mux0~1_combout ) # (\alus|ALUC|LessThan0~29_cout )))

	.dataa(\alus|ALUSrcA|Out[15]~1_combout ),
	.datab(\alus|ALUSrcB|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\alus|ALUC|LessThan0~29_cout ),
	.combout(\alus|ALUC|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|LessThan0~30 .lut_mask = 16'hD4D4;
defparam \alus|ALUC|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \alus|ALUC|Add0~8 (
// Equation(s):
// \alus|ALUC|Add0~8_combout  = (\alus|ALUC|Add0~1_combout ) # ((\alus|ALUC|Add0~7_combout  & ((\alus|ALUC|LessThan0~30_combout ) # (\memsub|control_inst|ALUOp [1]))))

	.dataa(\alus|ALUC|Add0~7_combout ),
	.datab(\alus|ALUC|Add0~1_combout ),
	.datac(\alus|ALUC|LessThan0~30_combout ),
	.datad(\memsub|control_inst|ALUOp [1]),
	.cin(gnd),
	.combout(\alus|ALUC|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Add0~8 .lut_mask = 16'hEEEC;
defparam \alus|ALUC|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \alus|ALUC|Out[0] (
// Equation(s):
// \alus|ALUC|Out [0] = (GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & (\alus|ALUC|Add0~8_combout )) # (!GLOBAL(\alus|ALUC|Mux16~0clkctrl_outclk ) & ((\alus|ALUC|Out [0])))

	.dataa(\alus|ALUC|Add0~8_combout ),
	.datab(\alus|ALUC|Out [0]),
	.datac(gnd),
	.datad(\alus|ALUC|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\alus|ALUC|Out [0]),
	.cout());
// synopsys translate_off
defparam \alus|ALUC|Out[0] .lut_mask = 16'hAACC;
defparam \alus|ALUC|Out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \pcs|src_mux|Out~0 (
// Equation(s):
// \pcs|src_mux|Out~0_combout  = (\alus|ALUC|Out [0] & !\memsub|control_inst|PCSrc [0])

	.dataa(gnd),
	.datab(\alus|ALUC|Out [0]),
	.datac(gnd),
	.datad(\memsub|control_inst|PCSrc [0]),
	.cin(gnd),
	.combout(\pcs|src_mux|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcs|src_mux|Out~0 .lut_mask = 16'h00CC;
defparam \pcs|src_mux|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \pcs|pc_reg|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\pcs|src_mux|Out~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcs|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcs|pc_reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcs|pc_reg|Out[0] .is_wysiwyg = "true";
defparam \pcs|pc_reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \memsub|mux1b16_inst|Out[0]~0 (
// Equation(s):
// \memsub|mux1b16_inst|Out[0]~0_combout  = (\memsub|control_inst|MemData [0] & (\pcs|pc_reg|Out [0])) # (!\memsub|control_inst|MemData [0] & ((\wiresub|Acc|Out [0])))

	.dataa(\pcs|pc_reg|Out [0]),
	.datab(gnd),
	.datac(\wiresub|Acc|Out [0]),
	.datad(\memsub|control_inst|MemData [0]),
	.cin(gnd),
	.combout(\memsub|mux1b16_inst|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|mux1b16_inst|Out[0]~0 .lut_mask = 16'hAAF0;
defparam \memsub|mux1b16_inst|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \memsub|comb~0 (
// Equation(s):
// \memsub|comb~0_combout  = (\memsub|memory_inst|IsIO [0] & ((\memsub|control_inst|current_state.Jal~q ) # (\memsub|control_inst|current_state.Save~q )))

	.dataa(gnd),
	.datab(\memsub|control_inst|current_state.Jal~q ),
	.datac(\memsub|control_inst|current_state.Save~q ),
	.datad(\memsub|memory_inst|IsIO [0]),
	.cin(gnd),
	.combout(\memsub|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \memsub|comb~0 .lut_mask = 16'hFC00;
defparam \memsub|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \memsub|IO_inst|Out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[0] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \memsub|IO_inst|Out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[1] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \memsub|IO_inst|Out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[2] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \memsub|IO_inst|Out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[3] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \memsub|IO_inst|Out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[4] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \memsub|IO_inst|Out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[5] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \memsub|IO_inst|Out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[6] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \memsub|IO_inst|Out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[7] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \memsub|IO_inst|Out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[8] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \memsub|IO_inst|Out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[9] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \memsub|IO_inst|Out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[10] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \memsub|IO_inst|Out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[11] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \memsub|IO_inst|Out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[12] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \memsub|IO_inst|Out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[13] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \memsub|IO_inst|Out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[14] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \memsub|IO_inst|Out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\memsub|mux1b16_inst|Out[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memsub|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memsub|IO_inst|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memsub|IO_inst|Out[15] .is_wysiwyg = "true";
defparam \memsub|IO_inst|Out[15] .power_up = "low";
// synopsys translate_on

assign \Output [0] = \Output[0]~output_o ;

assign \Output [1] = \Output[1]~output_o ;

assign \Output [2] = \Output[2]~output_o ;

assign \Output [3] = \Output[3]~output_o ;

assign \Output [4] = \Output[4]~output_o ;

assign \Output [5] = \Output[5]~output_o ;

assign \Output [6] = \Output[6]~output_o ;

assign \Output [7] = \Output[7]~output_o ;

assign \Output [8] = \Output[8]~output_o ;

assign \Output [9] = \Output[9]~output_o ;

assign \Output [10] = \Output[10]~output_o ;

assign \Output [11] = \Output[11]~output_o ;

assign \Output [12] = \Output[12]~output_o ;

assign \Output [13] = \Output[13]~output_o ;

assign \Output [14] = \Output[14]~output_o ;

assign \Output [15] = \Output[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
