
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 39 00 20 9d 48 00 00 21 d5 00 00 71 48 00 00     @9. .H..!...qH..
  10:	71 48 00 00 71 48 00 00 71 48 00 00 00 00 00 00     qH..qH..qH......
	...
  2c:	c5 41 00 00 71 48 00 00 00 00 00 00 71 41 00 00     .A..qH......qA..
  3c:	71 48 00 00                                         qH..

00000040 <_irq_vector_table>:
  40:	75 42 00 00 79 74 00 00 75 42 00 00 75 42 00 00     uB..yt..uB..uB..
  50:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  60:	75 42 00 00 75 42 00 00 d1 9f 00 00 75 42 00 00     uB..uB......uB..
  70:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  80:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  90:	61 76 00 00 75 42 00 00 75 42 00 00 75 42 00 00     av..uB..uB..uB..
  a0:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  b0:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  c0:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..
  d0:	75 42 00 00 75 42 00 00 75 42 00 00 75 42 00 00     uB..uB..uB..uB..

Disassembly of section text:

000000e0 <__aeabi_uldivmod>:
      e0:	b953      	cbnz	r3, f8 <__aeabi_uldivmod+0x18>
      e2:	b94a      	cbnz	r2, f8 <__aeabi_uldivmod+0x18>
      e4:	2900      	cmp	r1, #0
      e6:	bf08      	it	eq
      e8:	2800      	cmpeq	r0, #0
      ea:	bf1c      	itt	ne
      ec:	f04f 31ff 	movne.w	r1, #4294967295
      f0:	f04f 30ff 	movne.w	r0, #4294967295
      f4:	f000 b80c 	b.w	110 <__aeabi_idiv0>
      f8:	f1ad 0c08 	sub.w	ip, sp, #8
      fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     100:	f000 f904 	bl	30c <__udivmoddi4>
     104:	f8dd e004 	ldr.w	lr, [sp, #4]
     108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     10c:	b004      	add	sp, #16
     10e:	4770      	bx	lr

00000110 <__aeabi_idiv0>:
     110:	4770      	bx	lr
     112:	bf00      	nop

00000114 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA>:
     114:	b570      	push	{r4, r5, r6, lr}
     116:	4c17      	ldr	r4, [pc, #92]	; (174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>)
     118:	7860      	ldrb	r0, [r4, #1]
     11a:	2800      	cmp	r0, #0
     11c:	d123      	bne.n	166 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x52>
     11e:	2001      	movs	r0, #1
     120:	7060      	strb	r0, [r4, #1]
     122:	f000 fa61 	bl	5e8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA>
     126:	f06f 0527 	mvn.w	r5, #39	; 0x27
     12a:	b928      	cbnz	r0, 138 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x24>
     12c:	f000 fa72 	bl	614 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA>
     130:	b910      	cbnz	r0, 138 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x24>
     132:	f000 fa79 	bl	628 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ>
     136:	b120      	cbz	r0, 142 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x2e>
     138:	480f      	ldr	r0, [pc, #60]	; (178 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xb>)
     13a:	6060      	str	r0, [r4, #4]
     13c:	70a5      	strb	r5, [r4, #2]
     13e:	2008      	movs	r0, #8
     140:	e010      	b.n	164 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x50>
     142:	f000 fa33 	bl	5ac <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA>
     146:	b940      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     148:	f000 fa3a 	bl	5c0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY>
     14c:	b928      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     14e:	f000 fa41 	bl	5d4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q>
     152:	b910      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     154:	f000 fa52 	bl	5fc <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ>
     158:	b130      	cbz	r0, 168 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x54>
     15a:	4807      	ldr	r0, [pc, #28]	; (178 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xb>)
     15c:	3031      	adds	r0, #49	; 0x31
     15e:	6060      	str	r0, [r4, #4]
     160:	70a5      	strb	r5, [r4, #2]
     162:	2004      	movs	r0, #4
     164:	70e0      	strb	r0, [r4, #3]
     166:	bd70      	pop	{r4, r5, r6, pc}
     168:	f240 113f 	movw	r1, #319	; 0x13f
     16c:	2074      	movs	r0, #116	; 0x74
     16e:	f000 f855 	bl	21c <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q>
     172:	0000      	.short	0x0000
     174:	20000000 	.word	0x20000000
     178:	000006d4 	.word	0x000006d4

0000017c <mpsl_tx_power_radio_supported_power_adjust>:
     17c:	4a06      	ldr	r2, [pc, #24]	; (198 <CONFIG_PMW3360_CPI+0x8>)
     17e:	b500      	push	{lr}
     180:	f992 2003 	ldrsb.w	r2, [r2, #3]
     184:	4290      	cmp	r0, r2
     186:	db01      	blt.n	18c <mpsl_tx_power_radio_supported_power_adjust+0x10>
     188:	4610      	mov	r0, r2
     18a:	bd00      	pop	{pc}
     18c:	f000 f808 	bl	1a0 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ>
     190:	4902      	ldr	r1, [pc, #8]	; (19c <CONFIG_PMW3360_CPI+0xc>)
     192:	5608      	ldrsb	r0, [r1, r0]
     194:	bd00      	pop	{pc}
     196:	0000      	.short	0x0000
     198:	20000000 	.word	0x20000000
     19c:	000006c6 	.word	0x000006c6

000001a0 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ>:
     1a0:	4602      	mov	r2, r0
     1a2:	4813      	ldr	r0, [pc, #76]	; (1f0 <__data_size+0x4c>)
     1a4:	b510      	push	{r4, lr}
     1a6:	f990 3003 	ldrsb.w	r3, [r0, #3]
     1aa:	429a      	cmp	r2, r3
     1ac:	db01      	blt.n	1b2 <__data_size+0xe>
     1ae:	200d      	movs	r0, #13
     1b0:	bd10      	pop	{r4, pc}
     1b2:	f990 3002 	ldrsb.w	r3, [r0, #2]
     1b6:	429a      	cmp	r2, r3
     1b8:	dc01      	bgt.n	1be <__data_size+0x1a>
     1ba:	2000      	movs	r0, #0
     1bc:	bd10      	pop	{r4, pc}
     1be:	b101      	cbz	r1, 1c2 <__data_size+0x1e>
     1c0:	2101      	movs	r1, #1
     1c2:	1ad4      	subs	r4, r2, r3
     1c4:	6843      	ldr	r3, [r0, #4]
     1c6:	5d18      	ldrb	r0, [r3, r4]
     1c8:	4c0a      	ldr	r4, [pc, #40]	; (1f4 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY>)
     1ca:	5624      	ldrsb	r4, [r4, r0]
     1cc:	4294      	cmp	r4, r2
     1ce:	d0f5      	beq.n	1bc <__data_size+0x18>
     1d0:	4c08      	ldr	r4, [pc, #32]	; (1f4 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY>)
     1d2:	4408      	add	r0, r1
     1d4:	343f      	adds	r4, #63	; 0x3f
     1d6:	b2c0      	uxtb	r0, r0
     1d8:	b2d2      	uxtb	r2, r2
     1da:	42a3      	cmp	r3, r4
     1dc:	d1ee      	bne.n	1bc <__data_size+0x18>
     1de:	2900      	cmp	r1, #0
     1e0:	d0ec      	beq.n	1bc <__data_size+0x18>
     1e2:	2a01      	cmp	r2, #1
     1e4:	d001      	beq.n	1ea <__data_size+0x46>
     1e6:	2a02      	cmp	r2, #2
     1e8:	d1e8      	bne.n	1bc <__data_size+0x18>
     1ea:	1c40      	adds	r0, r0, #1
     1ec:	b2c0      	uxtb	r0, r0
     1ee:	bd10      	pop	{r4, pc}
     1f0:	20000000 	.word	0x20000000
     1f4:	000006c6 	.word	0x000006c6
     1f8:	f3bf 8f4f 	dsb	sy
     1fc:	4805      	ldr	r0, [pc, #20]	; (214 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x20>)
     1fe:	6801      	ldr	r1, [r0, #0]
     200:	4a05      	ldr	r2, [pc, #20]	; (218 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x24>)
     202:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
     206:	4311      	orrs	r1, r2
     208:	6001      	str	r1, [r0, #0]
     20a:	f3bf 8f4f 	dsb	sy
     20e:	bf00      	nop
     210:	e7fd      	b.n	20e <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x1a>
     212:	0000      	.short	0x0000
     214:	e000ed0c 	.word	0xe000ed0c
     218:	05fa0004 	.word	0x05fa0004

0000021c <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q>:
     21c:	b50e      	push	{r1, r2, r3, lr}
     21e:	b672      	cpsid	i
     220:	4a0f      	ldr	r2, [pc, #60]	; (260 <CONFIG_USB_DEVICE_PID+0x40>)
     222:	6855      	ldr	r5, [r2, #4]
     224:	b1d5      	cbz	r5, 25c <CONFIG_USB_DEVICE_PID+0x3c>
     226:	2200      	movs	r2, #0
     228:	4603      	mov	r3, r0
     22a:	466e      	mov	r6, sp
     22c:	240a      	movs	r4, #10
     22e:	e003      	b.n	238 <CONFIG_USB_DEVICE_PID+0x18>
     230:	fbb0 f0f4 	udiv	r0, r0, r4
     234:	1c52      	adds	r2, r2, #1
     236:	b2d2      	uxtb	r2, r2
     238:	2800      	cmp	r0, #0
     23a:	d1f9      	bne.n	230 <CONFIG_USB_DEVICE_PID+0x10>
     23c:	54b0      	strb	r0, [r6, r2]
     23e:	e009      	b.n	254 <CONFIG_USB_DEVICE_PID+0x34>
     240:	fbb3 f0f4 	udiv	r0, r3, r4
     244:	fb04 3010 	mls	r0, r4, r0, r3
     248:	fbb3 f3f4 	udiv	r3, r3, r4
     24c:	1e52      	subs	r2, r2, #1
     24e:	b2d2      	uxtb	r2, r2
     250:	3030      	adds	r0, #48	; 0x30
     252:	54b0      	strb	r0, [r6, r2]
     254:	2a00      	cmp	r2, #0
     256:	d1f3      	bne.n	240 <CONFIG_USB_DEVICE_PID+0x20>
     258:	4630      	mov	r0, r6
     25a:	47a8      	blx	r5
     25c:	f7ff ffcc 	bl	1f8 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x4>
     260:	20000008 	.word	0x20000008

00000264 <sym_NIQMZN22R7GGCSNM3BZ25GTCR6D457XB3DIUGWA>:
     264:	00000655 0000068d 00000677 00000665     U.......w...e...
     274:	00000671 0000065f 00000653 00000651     q..._...S...Q...
     284:	00000689 0000067d 0000066b 00000659     ....}...k...Y...
     294:	0000064b 00000643 00000647 0000063d     K...C...G...=...

000002a4 <mpsl_fem_deactivate_now>:
     2a4:	4901      	ldr	r1, [pc, #4]	; (2ac <mpsl_fem_deactivate_now+0x8>)
     2a6:	6809      	ldr	r1, [r1, #0]
     2a8:	6989      	ldr	r1, [r1, #24]
     2aa:	4708      	bx	r1
     2ac:	20000010 	.word	0x20000010

000002b0 <mpsl_fem_disable>:
     2b0:	4801      	ldr	r0, [pc, #4]	; (2b8 <mpsl_fem_disable+0x8>)
     2b2:	6800      	ldr	r0, [r0, #0]
     2b4:	6800      	ldr	r0, [r0, #0]
     2b6:	4700      	bx	r0
     2b8:	20000010 	.word	0x20000010

000002bc <mpsl_fem_lna_configuration_clear>:
     2bc:	4801      	ldr	r0, [pc, #4]	; (2c4 <mpsl_fem_lna_configuration_clear+0x8>)
     2be:	6800      	ldr	r0, [r0, #0]
     2c0:	6940      	ldr	r0, [r0, #20]
     2c2:	4700      	bx	r0
     2c4:	20000010 	.word	0x20000010

000002c8 <mpsl_fem_lna_configuration_set>:
     2c8:	4a01      	ldr	r2, [pc, #4]	; (2d0 <mpsl_fem_lna_configuration_set+0x8>)
     2ca:	6812      	ldr	r2, [r2, #0]
     2cc:	68d2      	ldr	r2, [r2, #12]
     2ce:	4710      	bx	r2
     2d0:	20000010 	.word	0x20000010

000002d4 <mpsl_fem_pa_configuration_clear>:
     2d4:	4801      	ldr	r0, [pc, #4]	; (2dc <mpsl_fem_pa_configuration_clear+0x8>)
     2d6:	6800      	ldr	r0, [r0, #0]
     2d8:	6900      	ldr	r0, [r0, #16]
     2da:	4700      	bx	r0
     2dc:	20000010 	.word	0x20000010

000002e0 <mpsl_fem_pa_configuration_set>:
     2e0:	4a01      	ldr	r2, [pc, #4]	; (2e8 <mpsl_fem_pa_configuration_set+0x8>)
     2e2:	6812      	ldr	r2, [r2, #0]
     2e4:	6892      	ldr	r2, [r2, #8]
     2e6:	4710      	bx	r2
     2e8:	20000010 	.word	0x20000010

000002ec <mpsl_fem_pa_gain_set>:
     2ec:	4901      	ldr	r1, [pc, #4]	; (2f4 <mpsl_fem_pa_gain_set+0x8>)
     2ee:	6809      	ldr	r1, [r1, #0]
     2f0:	6a49      	ldr	r1, [r1, #36]	; 0x24
     2f2:	4708      	bx	r1
     2f4:	20000010 	.word	0x20000010

000002f8 <mpsl_fem_tx_power_split>:
     2f8:	b430      	push	{r4, r5}
     2fa:	4c03      	ldr	r4, [pc, #12]	; (308 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x8>)
     2fc:	6824      	ldr	r4, [r4, #0]
     2fe:	6864      	ldr	r4, [r4, #4]
     300:	46a4      	mov	ip, r4
     302:	bc30      	pop	{r4, r5}
     304:	4760      	bx	ip
     306:	0000      	.short	0x0000
     308:	20000010 	.word	0x20000010

0000030c <__udivmoddi4>:
     30c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     310:	4686      	mov	lr, r0
     312:	468c      	mov	ip, r1
     314:	4608      	mov	r0, r1
     316:	9e08      	ldr	r6, [sp, #32]
     318:	4615      	mov	r5, r2
     31a:	4674      	mov	r4, lr
     31c:	4619      	mov	r1, r3
     31e:	2b00      	cmp	r3, #0
     320:	f040 80c2 	bne.w	4a8 <CONFIG_LOG_BUFFER_SIZE+0xa8>
     324:	4285      	cmp	r5, r0
     326:	fab2 f282 	clz	r2, r2
     32a:	d945      	bls.n	3b8 <__udivmoddi4+0xac>
     32c:	b14a      	cbz	r2, 342 <__udivmoddi4+0x36>
     32e:	f1c2 0320 	rsb	r3, r2, #32
     332:	fa00 fc02 	lsl.w	ip, r0, r2
     336:	fa2e f303 	lsr.w	r3, lr, r3
     33a:	4095      	lsls	r5, r2
     33c:	ea43 0c0c 	orr.w	ip, r3, ip
     340:	4094      	lsls	r4, r2
     342:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     346:	b2a8      	uxth	r0, r5
     348:	fbbc f8fe 	udiv	r8, ip, lr
     34c:	0c23      	lsrs	r3, r4, #16
     34e:	fb0e cc18 	mls	ip, lr, r8, ip
     352:	fb08 f900 	mul.w	r9, r8, r0
     356:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     35a:	4599      	cmp	r9, r3
     35c:	d928      	bls.n	3b0 <__udivmoddi4+0xa4>
     35e:	18eb      	adds	r3, r5, r3
     360:	f108 37ff 	add.w	r7, r8, #4294967295
     364:	d204      	bcs.n	370 <__udivmoddi4+0x64>
     366:	4599      	cmp	r9, r3
     368:	d902      	bls.n	370 <__udivmoddi4+0x64>
     36a:	f1a8 0702 	sub.w	r7, r8, #2
     36e:	442b      	add	r3, r5
     370:	eba3 0309 	sub.w	r3, r3, r9
     374:	b2a4      	uxth	r4, r4
     376:	fbb3 fcfe 	udiv	ip, r3, lr
     37a:	fb0e 331c 	mls	r3, lr, ip, r3
     37e:	fb0c f000 	mul.w	r0, ip, r0
     382:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     386:	42a0      	cmp	r0, r4
     388:	d914      	bls.n	3b4 <__udivmoddi4+0xa8>
     38a:	192c      	adds	r4, r5, r4
     38c:	f10c 33ff 	add.w	r3, ip, #4294967295
     390:	d204      	bcs.n	39c <__udivmoddi4+0x90>
     392:	42a0      	cmp	r0, r4
     394:	d902      	bls.n	39c <__udivmoddi4+0x90>
     396:	f1ac 0302 	sub.w	r3, ip, #2
     39a:	442c      	add	r4, r5
     39c:	1a24      	subs	r4, r4, r0
     39e:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     3a2:	b11e      	cbz	r6, 3ac <__udivmoddi4+0xa0>
     3a4:	40d4      	lsrs	r4, r2
     3a6:	2300      	movs	r3, #0
     3a8:	6034      	str	r4, [r6, #0]
     3aa:	6073      	str	r3, [r6, #4]
     3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3b0:	4647      	mov	r7, r8
     3b2:	e7dd      	b.n	370 <__udivmoddi4+0x64>
     3b4:	4663      	mov	r3, ip
     3b6:	e7f1      	b.n	39c <__udivmoddi4+0x90>
     3b8:	bb92      	cbnz	r2, 420 <CONFIG_LOG_BUFFER_SIZE+0x20>
     3ba:	1b43      	subs	r3, r0, r5
     3bc:	2101      	movs	r1, #1
     3be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     3c2:	b2af      	uxth	r7, r5
     3c4:	fbb3 fcfe 	udiv	ip, r3, lr
     3c8:	0c20      	lsrs	r0, r4, #16
     3ca:	fb0e 331c 	mls	r3, lr, ip, r3
     3ce:	fb0c f807 	mul.w	r8, ip, r7
     3d2:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     3d6:	4598      	cmp	r8, r3
     3d8:	d962      	bls.n	4a0 <CONFIG_LOG_BUFFER_SIZE+0xa0>
     3da:	18eb      	adds	r3, r5, r3
     3dc:	f10c 30ff 	add.w	r0, ip, #4294967295
     3e0:	d204      	bcs.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     3e2:	4598      	cmp	r8, r3
     3e4:	d902      	bls.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     3e6:	f1ac 0002 	sub.w	r0, ip, #2
     3ea:	442b      	add	r3, r5
     3ec:	eba3 0308 	sub.w	r3, r3, r8
     3f0:	b2a4      	uxth	r4, r4
     3f2:	fbb3 fcfe 	udiv	ip, r3, lr
     3f6:	fb0e 331c 	mls	r3, lr, ip, r3
     3fa:	fb0c f707 	mul.w	r7, ip, r7
     3fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     402:	42a7      	cmp	r7, r4
     404:	d94e      	bls.n	4a4 <CONFIG_LOG_BUFFER_SIZE+0xa4>
     406:	192c      	adds	r4, r5, r4
     408:	f10c 33ff 	add.w	r3, ip, #4294967295
     40c:	d204      	bcs.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     40e:	42a7      	cmp	r7, r4
     410:	d902      	bls.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     412:	f1ac 0302 	sub.w	r3, ip, #2
     416:	442c      	add	r4, r5
     418:	1be4      	subs	r4, r4, r7
     41a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     41e:	e7c0      	b.n	3a2 <__udivmoddi4+0x96>
     420:	f1c2 0320 	rsb	r3, r2, #32
     424:	fa20 f103 	lsr.w	r1, r0, r3
     428:	4095      	lsls	r5, r2
     42a:	4090      	lsls	r0, r2
     42c:	fa2e f303 	lsr.w	r3, lr, r3
     430:	4303      	orrs	r3, r0
     432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     436:	b2af      	uxth	r7, r5
     438:	fbb1 fcfe 	udiv	ip, r1, lr
     43c:	fb0e 101c 	mls	r0, lr, ip, r1
     440:	0c19      	lsrs	r1, r3, #16
     442:	fb0c f807 	mul.w	r8, ip, r7
     446:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     44a:	4588      	cmp	r8, r1
     44c:	fa04 f402 	lsl.w	r4, r4, r2
     450:	d922      	bls.n	498 <CONFIG_LOG_BUFFER_SIZE+0x98>
     452:	1869      	adds	r1, r5, r1
     454:	f10c 30ff 	add.w	r0, ip, #4294967295
     458:	d204      	bcs.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     45a:	4588      	cmp	r8, r1
     45c:	d902      	bls.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     45e:	f1ac 0002 	sub.w	r0, ip, #2
     462:	4429      	add	r1, r5
     464:	eba1 0108 	sub.w	r1, r1, r8
     468:	b29b      	uxth	r3, r3
     46a:	fbb1 fcfe 	udiv	ip, r1, lr
     46e:	fb0e 111c 	mls	r1, lr, ip, r1
     472:	fb0c f707 	mul.w	r7, ip, r7
     476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     47a:	429f      	cmp	r7, r3
     47c:	d90e      	bls.n	49c <CONFIG_LOG_BUFFER_SIZE+0x9c>
     47e:	18eb      	adds	r3, r5, r3
     480:	f10c 31ff 	add.w	r1, ip, #4294967295
     484:	d204      	bcs.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     486:	429f      	cmp	r7, r3
     488:	d902      	bls.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     48a:	f1ac 0102 	sub.w	r1, ip, #2
     48e:	442b      	add	r3, r5
     490:	1bdb      	subs	r3, r3, r7
     492:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     496:	e792      	b.n	3be <__udivmoddi4+0xb2>
     498:	4660      	mov	r0, ip
     49a:	e7e3      	b.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     49c:	4661      	mov	r1, ip
     49e:	e7f7      	b.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     4a0:	4660      	mov	r0, ip
     4a2:	e7a3      	b.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     4a4:	4663      	mov	r3, ip
     4a6:	e7b7      	b.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     4a8:	4283      	cmp	r3, r0
     4aa:	d906      	bls.n	4ba <CONFIG_LOG_BUFFER_SIZE+0xba>
     4ac:	b916      	cbnz	r6, 4b4 <CONFIG_LOG_BUFFER_SIZE+0xb4>
     4ae:	2100      	movs	r1, #0
     4b0:	4608      	mov	r0, r1
     4b2:	e77b      	b.n	3ac <__udivmoddi4+0xa0>
     4b4:	e9c6 e000 	strd	lr, r0, [r6]
     4b8:	e7f9      	b.n	4ae <CONFIG_LOG_BUFFER_SIZE+0xae>
     4ba:	fab3 f783 	clz	r7, r3
     4be:	b98f      	cbnz	r7, 4e4 <CONFIG_LOG_BUFFER_SIZE+0xe4>
     4c0:	4283      	cmp	r3, r0
     4c2:	d301      	bcc.n	4c8 <CONFIG_LOG_BUFFER_SIZE+0xc8>
     4c4:	4572      	cmp	r2, lr
     4c6:	d808      	bhi.n	4da <CONFIG_LOG_BUFFER_SIZE+0xda>
     4c8:	ebbe 0402 	subs.w	r4, lr, r2
     4cc:	eb60 0303 	sbc.w	r3, r0, r3
     4d0:	2001      	movs	r0, #1
     4d2:	469c      	mov	ip, r3
     4d4:	b91e      	cbnz	r6, 4de <CONFIG_LOG_BUFFER_SIZE+0xde>
     4d6:	2100      	movs	r1, #0
     4d8:	e768      	b.n	3ac <__udivmoddi4+0xa0>
     4da:	4638      	mov	r0, r7
     4dc:	e7fa      	b.n	4d4 <CONFIG_LOG_BUFFER_SIZE+0xd4>
     4de:	e9c6 4c00 	strd	r4, ip, [r6]
     4e2:	e7f8      	b.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     4e4:	f1c7 0c20 	rsb	ip, r7, #32
     4e8:	40bb      	lsls	r3, r7
     4ea:	fa22 f40c 	lsr.w	r4, r2, ip
     4ee:	431c      	orrs	r4, r3
     4f0:	fa2e f10c 	lsr.w	r1, lr, ip
     4f4:	fa20 f30c 	lsr.w	r3, r0, ip
     4f8:	40b8      	lsls	r0, r7
     4fa:	4301      	orrs	r1, r0
     4fc:	ea4f 4914 	mov.w	r9, r4, lsr #16
     500:	fa0e f507 	lsl.w	r5, lr, r7
     504:	fbb3 f8f9 	udiv	r8, r3, r9
     508:	fa1f fe84 	uxth.w	lr, r4
     50c:	fb09 3018 	mls	r0, r9, r8, r3
     510:	0c0b      	lsrs	r3, r1, #16
     512:	fb08 fa0e 	mul.w	sl, r8, lr
     516:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     51a:	459a      	cmp	sl, r3
     51c:	fa02 f207 	lsl.w	r2, r2, r7
     520:	d940      	bls.n	5a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbc>
     522:	18e3      	adds	r3, r4, r3
     524:	f108 30ff 	add.w	r0, r8, #4294967295
     528:	d204      	bcs.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     52a:	459a      	cmp	sl, r3
     52c:	d902      	bls.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     52e:	f1a8 0002 	sub.w	r0, r8, #2
     532:	4423      	add	r3, r4
     534:	eba3 030a 	sub.w	r3, r3, sl
     538:	b289      	uxth	r1, r1
     53a:	fbb3 f8f9 	udiv	r8, r3, r9
     53e:	fb09 3318 	mls	r3, r9, r8, r3
     542:	fb08 fe0e 	mul.w	lr, r8, lr
     546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     54a:	458e      	cmp	lr, r1
     54c:	d92c      	bls.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
     54e:	1861      	adds	r1, r4, r1
     550:	f108 33ff 	add.w	r3, r8, #4294967295
     554:	d204      	bcs.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
     556:	458e      	cmp	lr, r1
     558:	d902      	bls.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
     55a:	f1a8 0302 	sub.w	r3, r8, #2
     55e:	4421      	add	r1, r4
     560:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     564:	fba0 9802 	umull	r9, r8, r0, r2
     568:	eba1 010e 	sub.w	r1, r1, lr
     56c:	4541      	cmp	r1, r8
     56e:	46ce      	mov	lr, r9
     570:	4643      	mov	r3, r8
     572:	d302      	bcc.n	57a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x92>
     574:	d106      	bne.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     576:	454d      	cmp	r5, r9
     578:	d204      	bcs.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     57a:	ebb9 0e02 	subs.w	lr, r9, r2
     57e:	eb68 0304 	sbc.w	r3, r8, r4
     582:	3801      	subs	r0, #1
     584:	2e00      	cmp	r6, #0
     586:	d0a6      	beq.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     588:	ebb5 020e 	subs.w	r2, r5, lr
     58c:	eb61 0103 	sbc.w	r1, r1, r3
     590:	fa01 fc0c 	lsl.w	ip, r1, ip
     594:	fa22 f307 	lsr.w	r3, r2, r7
     598:	ea4c 0303 	orr.w	r3, ip, r3
     59c:	40f9      	lsrs	r1, r7
     59e:	e9c6 3100 	strd	r3, r1, [r6]
     5a2:	e798      	b.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     5a4:	4640      	mov	r0, r8
     5a6:	e7c5      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     5a8:	4643      	mov	r3, r8
     5aa:	e7d9      	b.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>

000005ac <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA>:
     5ac:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5b0:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5b4:	280f      	cmp	r0, #15
     5b6:	d001      	beq.n	5bc <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA+0x10>
     5b8:	2000      	movs	r0, #0
     5ba:	4770      	bx	lr
     5bc:	2001      	movs	r0, #1
     5be:	4770      	bx	lr

000005c0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY>:
     5c0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5c4:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5c8:	280a      	cmp	r0, #10
     5ca:	d001      	beq.n	5d0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY+0x10>
     5cc:	2000      	movs	r0, #0
     5ce:	4770      	bx	lr
     5d0:	2001      	movs	r0, #1
     5d2:	4770      	bx	lr

000005d4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q>:
     5d4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5d8:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5dc:	280e      	cmp	r0, #14
     5de:	d001      	beq.n	5e4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q+0x10>
     5e0:	2000      	movs	r0, #0
     5e2:	4770      	bx	lr
     5e4:	2001      	movs	r0, #1
     5e6:	4770      	bx	lr

000005e8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA>:
     5e8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5ec:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5f0:	2810      	cmp	r0, #16
     5f2:	d001      	beq.n	5f8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA+0x10>
     5f4:	2000      	movs	r0, #0
     5f6:	4770      	bx	lr
     5f8:	2001      	movs	r0, #1
     5fa:	4770      	bx	lr

000005fc <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ>:
     5fc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     600:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     604:	2806      	cmp	r0, #6
     606:	d003      	beq.n	610 <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ+0x14>
     608:	1c40      	adds	r0, r0, #1
     60a:	d001      	beq.n	610 <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ+0x14>
     60c:	2000      	movs	r0, #0
     60e:	4770      	bx	lr
     610:	2001      	movs	r0, #1
     612:	4770      	bx	lr

00000614 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA>:
     614:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     618:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     61c:	280d      	cmp	r0, #13
     61e:	d001      	beq.n	624 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA+0x10>
     620:	2000      	movs	r0, #0
     622:	4770      	bx	lr
     624:	2001      	movs	r0, #1
     626:	4770      	bx	lr

00000628 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ>:
     628:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     62c:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     630:	2808      	cmp	r0, #8
     632:	d001      	beq.n	638 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ+0x10>
     634:	2000      	movs	r0, #0
     636:	4770      	bx	lr
     638:	2001      	movs	r0, #1
     63a:	4770      	bx	lr
     63c:	f04f 30ff 	mov.w	r0, #4294967295
     640:	4770      	bx	lr
     642:	2000      	movs	r0, #0
     644:	4770      	bx	lr
     646:	2000      	movs	r0, #0
     648:	4770      	bx	lr
     64a:	f04f 30ff 	mov.w	r0, #4294967295
     64e:	4770      	bx	lr
     650:	4770      	bx	lr
     652:	4770      	bx	lr
     654:	2000      	movs	r0, #0
     656:	4770      	bx	lr
     658:	2100      	movs	r1, #0
     65a:	7001      	strb	r1, [r0, #0]
     65c:	4770      	bx	lr
     65e:	f04f 30ff 	mov.w	r0, #4294967295
     662:	4770      	bx	lr
     664:	f04f 30ff 	mov.w	r0, #4294967295
     668:	4770      	bx	lr
     66a:	2100      	movs	r1, #0
     66c:	7001      	strb	r1, [r0, #0]
     66e:	4770      	bx	lr
     670:	f04f 30ff 	mov.w	r0, #4294967295
     674:	4770      	bx	lr
     676:	f04f 30ff 	mov.w	r0, #4294967295
     67a:	4770      	bx	lr
     67c:	7800      	ldrb	r0, [r0, #0]
     67e:	2800      	cmp	r0, #0
     680:	d001      	beq.n	686 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ+0x5e>
     682:	f06f 0015 	mvn.w	r0, #21
     686:	4770      	bx	lr
     688:	2000      	movs	r0, #0
     68a:	4770      	bx	lr
     68c:	2200      	movs	r2, #0
     68e:	f000 b802 	b.w	696 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA>

00000692 <mpsl_fem_init>:
     692:	f7ff bd3f 	b.w	114 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA>

00000696 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA>:
     696:	b570      	push	{r4, r5, r6, lr}
     698:	4614      	mov	r4, r2
     69a:	460d      	mov	r5, r1
     69c:	1b00      	subs	r0, r0, r4
     69e:	f06f 017f 	mvn.w	r1, #127	; 0x7f
     6a2:	4288      	cmp	r0, r1
     6a4:	da01      	bge.n	6aa <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x14>
     6a6:	4608      	mov	r0, r1
     6a8:	e002      	b.n	6b0 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x1a>
     6aa:	287f      	cmp	r0, #127	; 0x7f
     6ac:	dd00      	ble.n	6b0 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x1a>
     6ae:	207f      	movs	r0, #127	; 0x7f
     6b0:	4619      	mov	r1, r3
     6b2:	b240      	sxtb	r0, r0
     6b4:	f7ff fd62 	bl	17c <mpsl_tx_power_radio_supported_power_adjust>
     6b8:	7028      	strb	r0, [r5, #0]
     6ba:	706c      	strb	r4, [r5, #1]
     6bc:	2100      	movs	r1, #0
     6be:	4420      	add	r0, r4
     6c0:	70a9      	strb	r1, [r5, #2]
     6c2:	b240      	sxtb	r0, r0
     6c4:	bd70      	pop	{r4, r5, r6, pc}
     6c6:	ecd8      	.short	0xecd8
     6c8:	fcf8f4f0 	.word	0xfcf8f4f0
     6cc:	04030200 	.word	0x04030200
     6d0:	08070605 	.word	0x08070605
	...
     6e8:	01010101 	.word	0x01010101
     6ec:	02020202 	.word	0x02020202
     6f0:	03030303 	.word	0x03030303
     6f4:	04040404 	.word	0x04040404
     6f8:	05050505 	.word	0x05050505
     6fc:	08070606 	.word	0x08070606
     700:	0c0b0a09 	.word	0x0c0b0a09
     704:	0000000d 	.word	0x0000000d
	...
     718:	01010100 	.word	0x01010100
     71c:	02020201 	.word	0x02020201
     720:	03030302 	.word	0x03030302
     724:	04040403 	.word	0x04040403
     728:	05050504 	.word	0x05050504
     72c:	06060605 	.word	0x06060605
     730:	00000908 	.word	0x00000908

00000734 <configure_callback.constprop.0>:
    //     button_states = states;
    // }
    // k_sem_give(&button_sem);
}

static void configure_callback(const struct gpio_dt_spec *spec, gpio_callback_handler_t handler, struct gpio_callback *cb) {
     734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     738:	4604      	mov	r4, r0
    const struct device *gpio = spec->port;
     73a:	6805      	ldr	r5, [r0, #0]
	gpio_pin_t pin = spec->pin;
     73c:	7906      	ldrb	r6, [r0, #4]
static void configure_callback(const struct gpio_dt_spec *spec, gpio_callback_handler_t handler, struct gpio_callback *cb) {
     73e:	af00      	add	r7, sp, #0
     740:	4688      	mov	r8, r1
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     742:	4628      	mov	r0, r5
     744:	f00d fc4f 	bl	dfe6 <z_device_is_ready>
	int ret;
	if (gpio == NULL) {
		/* Optional GPIO is missing. */
		// return 0;
	}
	if (!device_is_ready(gpio)) {
     748:	4603      	mov	r3, r0
     74a:	b990      	cbnz	r0, 772 <configure_callback.constprop.0+0x3e>
		LOG_ERR("GPIO port %s is not ready", gpio->name);
     74c:	46e9      	mov	r9, sp
     74e:	b088      	sub	sp, #32
     750:	6829      	ldr	r1, [r5, #0]
     752:	466a      	mov	r2, sp
     754:	4847      	ldr	r0, [pc, #284]	; (874 <__z_interrupt_stack_SIZEOF+0x34>)
     756:	e9c2 0105 	strd	r0, r1, [r2, #20]
     75a:	f44f 7100 	mov.w	r1, #512	; 0x200
     75e:	8391      	strh	r1, [r2, #28]
     760:	4945      	ldr	r1, [pc, #276]	; (878 <__z_interrupt_stack_SIZEOF+0x38>)
     762:	f842 1f10 	str.w	r1, [r2, #16]!
		(void) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_Z_LOG_MSG_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_static_create(source, desc, package, data);
     766:	4845      	ldr	r0, [pc, #276]	; (87c <__z_interrupt_stack_SIZEOF+0x3c>)
     768:	f44f 51e2 	mov.w	r1, #7232	; 0x1c40
     76c:	f002 f83e 	bl	27ec <z_impl_z_log_msg_static_create>
     770:	46cd      	mov	sp, r9
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
				  spec->pin,
				  spec->dt_flags | extra_flags);
     772:	88e3      	ldrh	r3, [r4, #6]
	return gpio_pin_configure(spec->port,
     774:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
     776:	7921      	ldrb	r1, [r4, #4]
	return gpio_pin_configure(spec->port,
     778:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
	struct gpio_driver_data *data =
     77c:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
     780:	f8d0 9008 	ldr.w	r9, [r0, #8]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
     784:	f013 0f01 	tst.w	r3, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
     788:	f04f 0c01 	mov.w	ip, #1
     78c:	f8de 3000 	ldr.w	r3, [lr]
     790:	fa0c fc01 	lsl.w	ip, ip, r1
     794:	bf14      	ite	ne
     796:	ea4c 0303 	orrne.w	r3, ip, r3
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     79a:	ea23 030c 	biceq.w	r3, r3, ip
     79e:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
     7a2:	f8d9 3000 	ldr.w	r3, [r9]
     7a6:	4798      	blx	r3
		// return -ENODEV;
	}
	ret = gpio_pin_configure_dt(spec, GPIO_INPUT);
	if (ret < 0) {
     7a8:	2800      	cmp	r0, #0
     7aa:	da15      	bge.n	7d8 <configure_callback.constprop.0+0xa4>
		LOG_ERR("Failed to configure port %s pin %u, error: %d",
     7ac:	46e9      	mov	r9, sp
     7ae:	b08a      	sub	sp, #40	; 0x28
     7b0:	682b      	ldr	r3, [r5, #0]
     7b2:	466a      	mov	r2, sp
     7b4:	4932      	ldr	r1, [pc, #200]	; (880 <__z_interrupt_stack_SIZEOF+0x40>)
     7b6:	e9c2 1305 	strd	r1, r3, [r2, #20]
     7ba:	f44f 7300 	mov.w	r3, #512	; 0x200
     7be:	8493      	strh	r3, [r2, #36]	; 0x24
     7c0:	4b30      	ldr	r3, [pc, #192]	; (884 <__z_interrupt_stack_SIZEOF+0x44>)
     7c2:	e9c2 6007 	strd	r6, r0, [r2, #28]
     7c6:	f842 3f10 	str.w	r3, [r2, #16]!
     7ca:	482c      	ldr	r0, [pc, #176]	; (87c <__z_interrupt_stack_SIZEOF+0x3c>)
     7cc:	2300      	movs	r3, #0
     7ce:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
     7d2:	f002 f80b 	bl	27ec <z_impl_z_log_msg_static_create>
     7d6:	46cd      	mov	sp, r9
			gpio->name, pin, ret);
		// return ret;
	}
	ret = gpio_pin_get(gpio, pin);
     7d8:	4631      	mov	r1, r6
     7da:	4628      	mov	r0, r5
     7dc:	f00b ff2c 	bl	c638 <gpio_pin_get>
	if (ret < 0) {
     7e0:	2800      	cmp	r0, #0
     7e2:	da15      	bge.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
		LOG_ERR("Failed to get the state of port %s pin %u, error: %d",
     7e4:	46e9      	mov	r9, sp
     7e6:	b08a      	sub	sp, #40	; 0x28
     7e8:	682b      	ldr	r3, [r5, #0]
     7ea:	466a      	mov	r2, sp
     7ec:	4926      	ldr	r1, [pc, #152]	; (888 <__z_interrupt_stack_SIZEOF+0x48>)
     7ee:	e9c2 1305 	strd	r1, r3, [r2, #20]
     7f2:	f44f 7300 	mov.w	r3, #512	; 0x200
     7f6:	8493      	strh	r3, [r2, #36]	; 0x24
     7f8:	4b22      	ldr	r3, [pc, #136]	; (884 <__z_interrupt_stack_SIZEOF+0x44>)
     7fa:	e9c2 6007 	strd	r6, r0, [r2, #28]
     7fe:	f842 3f10 	str.w	r3, [r2, #16]!
     802:	481e      	ldr	r0, [pc, #120]	; (87c <__z_interrupt_stack_SIZEOF+0x3c>)
     804:	2300      	movs	r3, #0
     806:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
     80a:	f001 ffef 	bl	27ec <z_impl_z_log_msg_static_create>
     80e:	46cd      	mov	sp, r9
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     810:	4b1e      	ldr	r3, [pc, #120]	; (88c <__z_interrupt_stack_SIZEOF+0x4c>)
     812:	f8c8 3004 	str.w	r3, [r8, #4]
			gpio->name, pin, ret);
		// return ret;
	}

	gpio_init_callback(cb, button_callback, BIT(pin));
     816:	2201      	movs	r2, #1
     818:	fa02 f306 	lsl.w	r3, r2, r6
	callback->pin_mask = pin_mask;
     81c:	f8c8 3008 	str.w	r3, [r8, #8]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     820:	68ab      	ldr	r3, [r5, #8]
     822:	69db      	ldr	r3, [r3, #28]
     824:	b113      	cbz	r3, 82c <CONFIG_ISR_STACK_SIZE+0x2c>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     826:	4641      	mov	r1, r8
     828:	4628      	mov	r0, r5
     82a:	4798      	blx	r3
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
     82c:	6820      	ldr	r0, [r4, #0]
     82e:	7921      	ldrb	r1, [r4, #4]
	return api->pin_interrupt_configure(port, pin, mode, trig);
     830:	6883      	ldr	r3, [r0, #8]
     832:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
     836:	699c      	ldr	r4, [r3, #24]
     838:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
     83c:	47a0      	blx	r4
	ret = gpio_add_callback(gpio, cb);
	
	ret = gpio_pin_interrupt_configure_dt(spec, GPIO_INT_EDGE_BOTH);
	if (ret < 0) {
     83e:	2800      	cmp	r0, #0
     840:	da15      	bge.n	86e <__z_interrupt_stack_SIZEOF+0x2e>
		LOG_ERR("Failed to configure interrupt for port %s pin %u, "
     842:	466c      	mov	r4, sp
     844:	b08a      	sub	sp, #40	; 0x28
     846:	682b      	ldr	r3, [r5, #0]
     848:	466a      	mov	r2, sp
     84a:	4911      	ldr	r1, [pc, #68]	; (890 <__z_interrupt_stack_SIZEOF+0x50>)
     84c:	e9c2 1305 	strd	r1, r3, [r2, #20]
     850:	f44f 7300 	mov.w	r3, #512	; 0x200
     854:	8493      	strh	r3, [r2, #36]	; 0x24
     856:	4b0b      	ldr	r3, [pc, #44]	; (884 <__z_interrupt_stack_SIZEOF+0x44>)
     858:	e9c2 6007 	strd	r6, r0, [r2, #28]
     85c:	f842 3f10 	str.w	r3, [r2, #16]!
     860:	4806      	ldr	r0, [pc, #24]	; (87c <__z_interrupt_stack_SIZEOF+0x3c>)
     862:	2300      	movs	r3, #0
     864:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
     868:	f001 ffc0 	bl	27ec <z_impl_z_log_msg_static_create>
     86c:	46a5      	mov	sp, r4
		// return ret;
	}

    LOG_DBG("Set up button at %s pin %d", gpio->name, pin);
	// return 0;
}
     86e:	46bd      	mov	sp, r7
     870:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     874:	0000ece8 	.word	0x0000ece8
     878:	01000003 	.word	0x01000003
     87c:	0000e880 	.word	0x0000e880
     880:	0000ed02 	.word	0x0000ed02
     884:	01000005 	.word	0x01000005
     888:	0000ed30 	.word	0x0000ed30
     88c:	0000c669 	.word	0x0000c669
     890:	0000ed65 	.word	0x0000ed65

00000894 <init_buttons>:
bool init_buttons(void) {
     894:	b510      	push	{r4, lr}
		union { uintptr_t x; unsigned int val; } parm2 = { .val = limit };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_K_SEM_INIT);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_init(sem, initial_count, limit);
     896:	2201      	movs	r2, #1
    configure_callback(&mouse_one, button_callback, &callbacks[0]);
     898:	4c0f      	ldr	r4, [pc, #60]	; (8d8 <init_buttons+0x44>)
     89a:	4810      	ldr	r0, [pc, #64]	; (8dc <init_buttons+0x48>)
     89c:	4611      	mov	r1, r2
     89e:	f00d fc94 	bl	e1ca <z_impl_k_sem_init>
     8a2:	4621      	mov	r1, r4
     8a4:	480e      	ldr	r0, [pc, #56]	; (8e0 <init_buttons+0x4c>)
     8a6:	f7ff ff45 	bl	734 <configure_callback.constprop.0>
    configure_callback(&mouse_two, button_callback, &callbacks[1]);
     8aa:	f104 010c 	add.w	r1, r4, #12
     8ae:	480d      	ldr	r0, [pc, #52]	; (8e4 <init_buttons+0x50>)
     8b0:	f7ff ff40 	bl	734 <configure_callback.constprop.0>
    configure_callback(&mouse_three, button_callback, &callbacks[2]);
     8b4:	f104 0118 	add.w	r1, r4, #24
     8b8:	480b      	ldr	r0, [pc, #44]	; (8e8 <init_buttons+0x54>)
     8ba:	f7ff ff3b 	bl	734 <configure_callback.constprop.0>
    configure_callback(&mouse_four, button_callback, &callbacks[3]);
     8be:	f104 0124 	add.w	r1, r4, #36	; 0x24
     8c2:	480a      	ldr	r0, [pc, #40]	; (8ec <init_buttons+0x58>)
     8c4:	f7ff ff36 	bl	734 <configure_callback.constprop.0>
    configure_callback(&mouse_five, button_callback, &callbacks[4]);
     8c8:	4809      	ldr	r0, [pc, #36]	; (8f0 <init_buttons+0x5c>)
     8ca:	f104 0130 	add.w	r1, r4, #48	; 0x30
     8ce:	f7ff ff31 	bl	734 <configure_callback.constprop.0>
}
     8d2:	2001      	movs	r0, #1
     8d4:	bd10      	pop	{r4, pc}
     8d6:	bf00      	nop
     8d8:	20000c40 	.word	0x20000c40
     8dc:	20000c7c 	.word	0x20000c7c
     8e0:	0000e9a8 	.word	0x0000e9a8
     8e4:	0000e9a0 	.word	0x0000e9a0
     8e8:	0000e998 	.word	0x0000e998
     8ec:	0000e990 	.word	0x0000e990
     8f0:	0000e988 	.word	0x0000e988

000008f4 <fetch_buttons>:

void fetch_buttons(uint8_t* button_array) {
     8f4:	b510      	push	{r4, lr}
     8f6:	4604      	mov	r4, r0
    button_array[0] = gpio_pin_get_dt(&mouse_one);
     8f8:	480a      	ldr	r0, [pc, #40]	; (924 <fetch_buttons+0x30>)
     8fa:	f00b feb1 	bl	c660 <gpio_pin_get_dt>
     8fe:	7020      	strb	r0, [r4, #0]
    button_array[1] = gpio_pin_get_dt(&mouse_two);
     900:	4809      	ldr	r0, [pc, #36]	; (928 <fetch_buttons+0x34>)
     902:	f00b fead 	bl	c660 <gpio_pin_get_dt>
     906:	7060      	strb	r0, [r4, #1]
    button_array[2] = gpio_pin_get_dt(&mouse_three);
     908:	4808      	ldr	r0, [pc, #32]	; (92c <fetch_buttons+0x38>)
     90a:	f00b fea9 	bl	c660 <gpio_pin_get_dt>
     90e:	70a0      	strb	r0, [r4, #2]
    button_array[3] = gpio_pin_get_dt(&mouse_four);
     910:	4807      	ldr	r0, [pc, #28]	; (930 <fetch_buttons+0x3c>)
     912:	f00b fea5 	bl	c660 <gpio_pin_get_dt>
     916:	70e0      	strb	r0, [r4, #3]
    button_array[4] = gpio_pin_get_dt(&mouse_five);
     918:	4806      	ldr	r0, [pc, #24]	; (934 <fetch_buttons+0x40>)
     91a:	f00b fea1 	bl	c660 <gpio_pin_get_dt>
     91e:	7120      	strb	r0, [r4, #4]
}
     920:	bd10      	pop	{r4, pc}
     922:	bf00      	nop
     924:	0000e9a8 	.word	0x0000e9a8
     928:	0000e9a0 	.word	0x0000e9a0
     92c:	0000e998 	.word	0x0000e998
     930:	0000e990 	.word	0x0000e990
     934:	0000e988 	.word	0x0000e988

00000938 <main>:

LOG_MODULE_REGISTER(main, CONFIG_LOG_DEFAULT_LEVEL);

mouse_t mouse;

void main(void) {
     938:	b510      	push	{r4, lr}
     93a:	b086      	sub	sp, #24
    LOG_INF("Starting mouse");
     93c:	4b11      	ldr	r3, [pc, #68]	; (984 <main+0x4c>)
     93e:	9305      	str	r3, [sp, #20]
     940:	2402      	movs	r4, #2
     942:	9404      	str	r4, [sp, #16]
     944:	2300      	movs	r3, #0
     946:	aa04      	add	r2, sp, #16
     948:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     94c:	480e      	ldr	r0, [pc, #56]	; (988 <main+0x50>)
     94e:	f001 ff4d 	bl	27ec <z_impl_z_log_msg_static_create>
    init_mouse();
     952:	f000 f92f 	bl	bb4 <init_mouse>
    LOG_INF("Mouse Initialized");
     956:	4b0d      	ldr	r3, [pc, #52]	; (98c <main+0x54>)
     958:	e9cd 4304 	strd	r4, r3, [sp, #16]
     95c:	480a      	ldr	r0, [pc, #40]	; (988 <main+0x50>)
     95e:	2300      	movs	r3, #0
     960:	aa04      	add	r2, sp, #16
     962:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     966:	f001 ff41 	bl	27ec <z_impl_z_log_msg_static_create>
	return z_impl_k_sleep(timeout);
     96a:	2100      	movs	r1, #0
     96c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     970:	f00b fb82 	bl	c078 <z_impl_k_sleep>
    k_sleep(K_MSEC(1000));
    use_wireless(true);
     974:	2001      	movs	r0, #1
     976:	f000 f9ab 	bl	cd0 <use_wireless>
    update_config();
     97a:	f000 f9a3 	bl	cc4 <update_config>
    for (;;) {
        handle_mouse_transmission();
     97e:	f000 f9ad 	bl	cdc <handle_mouse_transmission>
    for (;;) {
     982:	e7fc      	b.n	97e <main+0x46>
     984:	0000eda9 	.word	0x0000eda9
     988:	0000e8c0 	.word	0x0000e8c0
     98c:	0000edb8 	.word	0x0000edb8

00000990 <sensor_sample_fetch.constprop.0>:
static inline int z_impl_sensor_sample_fetch(const struct device *dev)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
     990:	4802      	ldr	r0, [pc, #8]	; (99c <sensor_sample_fetch.constprop.0+0xc>)
     992:	6883      	ldr	r3, [r0, #8]
     994:	2139      	movs	r1, #57	; 0x39
     996:	68db      	ldr	r3, [r3, #12]
     998:	4718      	bx	r3
     99a:	bf00      	nop
     99c:	0000e7f8 	.word	0x0000e7f8

000009a0 <sensor_channel_get.constprop.0.isra.0>:


extern int z_impl_sensor_channel_get(const struct device * dev, enum sensor_channel chan, struct sensor_value * val);

__pinned_func
static inline int sensor_channel_get(const struct device * dev, enum sensor_channel chan, struct sensor_value * val)
     9a0:	b410      	push	{r4}
     9a2:	4603      	mov	r3, r0
     9a4:	460a      	mov	r2, r1
					    struct sensor_value *val)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->channel_get(dev, chan, val);
     9a6:	4803      	ldr	r0, [pc, #12]	; (9b4 <sensor_channel_get.constprop.0.isra.0+0x14>)
     9a8:	6881      	ldr	r1, [r0, #8]
     9aa:	690c      	ldr	r4, [r1, #16]
     9ac:	4619      	mov	r1, r3
     9ae:	4623      	mov	r3, r4
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_SENSOR_CHANNEL_GET);
	}
#endif
	compiler_barrier();
	return z_impl_sensor_channel_get(dev, chan, val);
}
     9b0:	bc10      	pop	{r4}
     9b2:	4718      	bx	r3
     9b4:	0000e7f8 	.word	0x0000e7f8

000009b8 <is_pmw3360_ready>:
     9b8:	4801      	ldr	r0, [pc, #4]	; (9c0 <is_pmw3360_ready+0x8>)
     9ba:	f00d bb14 	b.w	dfe6 <z_device_is_ready>
     9be:	bf00      	nop
     9c0:	0000e7f8 	.word	0x0000e7f8

000009c4 <set_cpi>:

bool is_pmw3360_ready(void) {
    return device_is_ready(device);
}

bool set_cpi(uint16_t cpi) {
     9c4:	b513      	push	{r0, r1, r4, lr}
    const struct sensor_value val = {
     9c6:	2300      	movs	r3, #0
     9c8:	9000      	str	r0, [sp, #0]
     9ca:	9301      	str	r3, [sp, #4]
	const struct sensor_driver_api *api =
     9cc:	4807      	ldr	r0, [pc, #28]	; (9ec <set_cpi+0x28>)
	if (api->attr_set == NULL) {
     9ce:	6883      	ldr	r3, [r0, #8]
     9d0:	681c      	ldr	r4, [r3, #0]
     9d2:	b144      	cbz	r4, 9e6 <set_cpi+0x22>
	return api->attr_set(dev, chan, attr, val);
     9d4:	466b      	mov	r3, sp
     9d6:	220f      	movs	r2, #15
     9d8:	2139      	movs	r1, #57	; 0x39
     9da:	47a0      	blx	r4
        .val2 = 0,
    };

    int err = sensor_attr_set(device, SENSOR_CHAN_ALL, PMW3360_ATTR_CPI, &val);
    return err == 0;
}
     9dc:	fab0 f080 	clz	r0, r0
     9e0:	0940      	lsrs	r0, r0, #5
     9e2:	b002      	add	sp, #8
     9e4:	bd10      	pop	{r4, pc}
		return -ENOSYS;
     9e6:	f06f 0057 	mvn.w	r0, #87	; 0x57
     9ea:	e7f7      	b.n	9dc <set_cpi+0x18>
     9ec:	0000e7f8 	.word	0x0000e7f8

000009f0 <get_cpi>:

uint16_t get_cpi(void) {
     9f0:	b590      	push	{r4, r7, lr}
     9f2:	b083      	sub	sp, #12
     9f4:	af00      	add	r7, sp, #0
    struct sensor_value cpi;
    int err = sensor_sample_fetch(device);
     9f6:	f7ff ffcb 	bl	990 <sensor_sample_fetch.constprop.0>
    
    if (err) {
     9fa:	b1a0      	cbz	r0, a26 <get_cpi+0x36>
        LOG_ERR("Failed to fetch sensor sample: %d", err);
     9fc:	466c      	mov	r4, sp
     9fe:	b088      	sub	sp, #32
     a00:	466a      	mov	r2, sp
     a02:	4b0c      	ldr	r3, [pc, #48]	; (a34 <get_cpi+0x44>)
     a04:	e9c2 3005 	strd	r3, r0, [r2, #20]
     a08:	2303      	movs	r3, #3
     a0a:	f842 3f10 	str.w	r3, [r2, #16]!
     a0e:	480a      	ldr	r0, [pc, #40]	; (a38 <get_cpi+0x48>)
     a10:	2300      	movs	r3, #0
     a12:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     a16:	f001 fee9 	bl	27ec <z_impl_z_log_msg_static_create>
        return -1;
     a1a:	f64f 70ff 	movw	r0, #65535	; 0xffff
     a1e:	46a5      	mov	sp, r4

    sensor_channel_get(device, PMW3360_ATTR_CPI, &cpi);
    LOG_DBG("Sensor CPI.val1: %u", cpi.val1);
    LOG_DBG("Sensor CPI.val2: %u", cpi.val2);
    return cpi.val1;
}
     a20:	370c      	adds	r7, #12
     a22:	46bd      	mov	sp, r7
     a24:	bd90      	pop	{r4, r7, pc}
    sensor_channel_get(device, PMW3360_ATTR_CPI, &cpi);
     a26:	200f      	movs	r0, #15
     a28:	4639      	mov	r1, r7
     a2a:	f7ff ffb9 	bl	9a0 <sensor_channel_get.constprop.0.isra.0>
    return cpi.val1;
     a2e:	8838      	ldrh	r0, [r7, #0]
     a30:	e7f6      	b.n	a20 <get_cpi+0x30>
     a32:	bf00      	nop
     a34:	0000edcf 	.word	0x0000edcf
     a38:	0000e8c8 	.word	0x0000e8c8

00000a3c <set_sensor_trigger>:

void set_sensor_trigger(void (*handler)(const struct device *dev, const struct sensor_trigger *trig)) {
     a3c:	b507      	push	{r0, r1, r2, lr}
    struct sensor_trigger trig = {
     a3e:	4b06      	ldr	r3, [pc, #24]	; (a58 <set_sensor_trigger+0x1c>)
void set_sensor_trigger(void (*handler)(const struct device *dev, const struct sensor_trigger *trig)) {
     a40:	4602      	mov	r2, r0
    struct sensor_trigger trig = {
     a42:	6818      	ldr	r0, [r3, #0]
     a44:	9001      	str	r0, [sp, #4]
	const struct sensor_driver_api *api =
     a46:	4805      	ldr	r0, [pc, #20]	; (a5c <set_sensor_trigger+0x20>)
	if (api->trigger_set == NULL) {
     a48:	6883      	ldr	r3, [r0, #8]
     a4a:	689b      	ldr	r3, [r3, #8]
     a4c:	b10b      	cbz	r3, a52 <set_sensor_trigger+0x16>
	return api->trigger_set(dev, trig, handler);
     a4e:	a901      	add	r1, sp, #4
     a50:	4798      	blx	r3
        .type = SENSOR_TRIG_DATA_READY,
        .chan = SENSOR_CHAN_ALL,
    };

    sensor_trigger_set(device, &trig, handler);
}
     a52:	b003      	add	sp, #12
     a54:	f85d fb04 	ldr.w	pc, [sp], #4
     a58:	0000e974 	.word	0x0000e974
     a5c:	0000e7f8 	.word	0x0000e7f8

00000a60 <enable_data_interrupt>:

void enable_data_interrupt(void) {
    set_sensor_trigger(interrupt_handler);
     a60:	4801      	ldr	r0, [pc, #4]	; (a68 <enable_data_interrupt+0x8>)
     a62:	f7ff bfeb 	b.w	a3c <set_sensor_trigger>
     a66:	bf00      	nop
     a68:	00000b71 	.word	0x00000b71

00000a6c <configure_pmw3360>:
    motion_data.dx += new_motion_data.dx;
    motion_data.dy += new_motion_data.dy;
    k_mutex_unlock(&motion_mutex);
}

bool configure_pmw3360(void) {
     a6c:	b5b0      	push	{r4, r5, r7, lr}
     a6e:	b086      	sub	sp, #24
     a70:	af00      	add	r7, sp, #0
    if (sensor_sample_fetch(device) == -EBUSY) {
     a72:	f7ff ff8d 	bl	990 <sensor_sample_fetch.constprop.0>
     a76:	3010      	adds	r0, #16
     a78:	d011      	beq.n	a9e <configure_pmw3360+0x32>
        return false;
    }

    if (!set_cpi(400)) {
     a7a:	f44f 70c8 	mov.w	r0, #400	; 0x190
     a7e:	f7ff ffa1 	bl	9c4 <set_cpi>
     a82:	4604      	mov	r4, r0
     a84:	b980      	cbnz	r0, aa8 <configure_pmw3360+0x3c>
        LOG_ERR("Failed to set CPI");
     a86:	4b19      	ldr	r3, [pc, #100]	; (aec <configure_pmw3360+0x80>)
     a88:	617b      	str	r3, [r7, #20]
     a8a:	2302      	movs	r3, #2
     a8c:	613b      	str	r3, [r7, #16]
     a8e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     a92:	4603      	mov	r3, r0
     a94:	f107 0210 	add.w	r2, r7, #16
     a98:	4815      	ldr	r0, [pc, #84]	; (af0 <configure_pmw3360+0x84>)
     a9a:	f001 fea7 	bl	27ec <z_impl_z_log_msg_static_create>
        return false;
     a9e:	2400      	movs	r4, #0

    LOG_INF("CPI is now %u", cpi);
    LOG_INF("Enabling Interrupts");
    enable_data_interrupt();
    return true;
}
     aa0:	4620      	mov	r0, r4
     aa2:	3718      	adds	r7, #24
     aa4:	46bd      	mov	sp, r7
     aa6:	bdb0      	pop	{r4, r5, r7, pc}
    uint16_t cpi = get_cpi();
     aa8:	f7ff ffa2 	bl	9f0 <get_cpi>
    LOG_INF("CPI is now %u", cpi);
     aac:	466d      	mov	r5, sp
     aae:	b088      	sub	sp, #32
     ab0:	466a      	mov	r2, sp
     ab2:	4b10      	ldr	r3, [pc, #64]	; (af4 <configure_pmw3360+0x88>)
     ab4:	e9c2 3005 	strd	r3, r0, [r2, #20]
     ab8:	2303      	movs	r3, #3
     aba:	f842 3f10 	str.w	r3, [r2, #16]!
     abe:	480c      	ldr	r0, [pc, #48]	; (af0 <configure_pmw3360+0x84>)
     ac0:	2300      	movs	r3, #0
     ac2:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
     ac6:	f001 fe91 	bl	27ec <z_impl_z_log_msg_static_create>
     aca:	46ad      	mov	sp, r5
    LOG_INF("Enabling Interrupts");
     acc:	4b0a      	ldr	r3, [pc, #40]	; (af8 <configure_pmw3360+0x8c>)
     ace:	617b      	str	r3, [r7, #20]
     ad0:	2302      	movs	r3, #2
     ad2:	613b      	str	r3, [r7, #16]
     ad4:	4806      	ldr	r0, [pc, #24]	; (af0 <configure_pmw3360+0x84>)
     ad6:	2300      	movs	r3, #0
     ad8:	f107 0210 	add.w	r2, r7, #16
     adc:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     ae0:	f001 fe84 	bl	27ec <z_impl_z_log_msg_static_create>
    enable_data_interrupt();
     ae4:	f7ff ffbc 	bl	a60 <enable_data_interrupt>
    return true;
     ae8:	e7da      	b.n	aa0 <configure_pmw3360+0x34>
     aea:	bf00      	nop
     aec:	0000edf1 	.word	0x0000edf1
     af0:	0000e8c8 	.word	0x0000e8c8
     af4:	0000ee03 	.word	0x0000ee03
     af8:	0000ee11 	.word	0x0000ee11

00000afc <read_motion>:

motion_info_t read_motion(void) {
     afc:	b590      	push	{r4, r7, lr}
     afe:	b087      	sub	sp, #28
     b00:	af00      	add	r7, sp, #0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
     b02:	f00c ffe2 	bl	daca <sys_clock_cycle_get_32>
    struct sensor_value dx, dy;
    uint32_t start_time = get_timestamp();

    int err = sensor_sample_fetch(device);
     b06:	f7ff ff43 	bl	990 <sensor_sample_fetch.constprop.0>

    if (err) {
     b0a:	b1d8      	cbz	r0, b44 <read_motion+0x48>
        LOG_ERR("Failed to fetch sensor sample: %d", err);
     b0c:	466c      	mov	r4, sp
     b0e:	b088      	sub	sp, #32
     b10:	466a      	mov	r2, sp
     b12:	4b15      	ldr	r3, [pc, #84]	; (b68 <read_motion+0x6c>)
     b14:	e9c2 3005 	strd	r3, r0, [r2, #20]
     b18:	2303      	movs	r3, #3
     b1a:	f842 3f10 	str.w	r3, [r2, #16]!
     b1e:	2300      	movs	r3, #0
     b20:	4812      	ldr	r0, [pc, #72]	; (b6c <read_motion+0x70>)
     b22:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     b26:	f001 fe61 	bl	27ec <z_impl_z_log_msg_static_create>
     b2a:	2200      	movs	r2, #0
     b2c:	46a5      	mov	sp, r4
        return (motion_info_t){ .dx = 0, .dy = 0 };
     b2e:	4613      	mov	r3, r2
    // dy is negative due to sensor
    motion_info_t info;
    info.dx = dx.val1;
    info.dy = -dy.val1;
    return info;
}
     b30:	b292      	uxth	r2, r2
     b32:	2000      	movs	r0, #0
     b34:	f362 000f 	bfi	r0, r2, #0, #16
     b38:	b29b      	uxth	r3, r3
     b3a:	f363 401f 	bfi	r0, r3, #16, #16
     b3e:	371c      	adds	r7, #28
     b40:	46bd      	mov	sp, r7
     b42:	bd90      	pop	{r4, r7, pc}
    sensor_channel_get(device, SENSOR_CHAN_POS_DX, &dx);
     b44:	f107 0108 	add.w	r1, r7, #8
     b48:	2023      	movs	r0, #35	; 0x23
     b4a:	f7ff ff29 	bl	9a0 <sensor_channel_get.constprop.0.isra.0>
    sensor_channel_get(device, SENSOR_CHAN_POS_DY, &dy);
     b4e:	f107 0110 	add.w	r1, r7, #16
     b52:	2024      	movs	r0, #36	; 0x24
     b54:	f7ff ff24 	bl	9a0 <sensor_channel_get.constprop.0.isra.0>
     b58:	f00c ffb7 	bl	daca <sys_clock_cycle_get_32>
    info.dy = -dy.val1;
     b5c:	693b      	ldr	r3, [r7, #16]
    info.dx = dx.val1;
     b5e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
    info.dy = -dy.val1;
     b62:	425b      	negs	r3, r3
     b64:	b21b      	sxth	r3, r3
    return info;
     b66:	e7e3      	b.n	b30 <read_motion+0x34>
     b68:	0000edcf 	.word	0x0000edcf
     b6c:	0000e8c8 	.word	0x0000e8c8

00000b70 <interrupt_handler>:
void interrupt_handler(const struct device *dev, const struct sensor_trigger *trig) {
     b70:	b513      	push	{r0, r1, r4, lr}
    motion_info_t new_motion_data = read_motion();
     b72:	f7ff ffc3 	bl	afc <read_motion>
     b76:	9001      	str	r0, [sp, #4]
	return z_impl_k_mutex_lock(mutex, timeout);
     b78:	4c0c      	ldr	r4, [pc, #48]	; (bac <interrupt_handler+0x3c>)
     b7a:	f04f 32ff 	mov.w	r2, #4294967295
     b7e:	f04f 33ff 	mov.w	r3, #4294967295
     b82:	4620      	mov	r0, r4
     b84:	f00a fce8 	bl	b558 <z_impl_k_mutex_lock>
    motion_data.dx += new_motion_data.dx;
     b88:	4b09      	ldr	r3, [pc, #36]	; (bb0 <interrupt_handler+0x40>)
     b8a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
     b8e:	881a      	ldrh	r2, [r3, #0]
     b90:	440a      	add	r2, r1
     b92:	801a      	strh	r2, [r3, #0]
    motion_data.dy += new_motion_data.dy;
     b94:	f8bd 1006 	ldrh.w	r1, [sp, #6]
     b98:	885a      	ldrh	r2, [r3, #2]
     b9a:	440a      	add	r2, r1
     b9c:	805a      	strh	r2, [r3, #2]
	return z_impl_k_mutex_unlock(mutex);
     b9e:	4620      	mov	r0, r4
}
     ba0:	b002      	add	sp, #8
     ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     ba6:	f00a bd51 	b.w	b64c <z_impl_k_mutex_unlock>
     baa:	bf00      	nop
     bac:	20000384 	.word	0x20000384
     bb0:	20001ce4 	.word	0x20001ce4

00000bb4 <init_mouse>:
K_FIFO_DEFINE(mouse_fifo);

static mouse_t mouse_data;
static mouse_config_t config;

int init_mouse() {
     bb4:	b510      	push	{r4, lr}
    config.cpi = 400;
     bb6:	4b3b      	ldr	r3, [pc, #236]	; (ca4 <init_mouse+0xf0>)
     bb8:	f44f 72c8 	mov.w	r2, #400	; 0x190
int init_mouse() {
     bbc:	b086      	sub	sp, #24
    config.cpi = 400;
     bbe:	801a      	strh	r2, [r3, #0]
    while (!is_pmw3360_ready()) {
     bc0:	f7ff fefa 	bl	9b8 <is_pmw3360_ready>
     bc4:	2800      	cmp	r0, #0
     bc6:	d04e      	beq.n	c66 <init_mouse+0xb2>
        LOG_DBG("PMW3360 not ready");
        k_sleep(K_MSEC(1));
    }
    LOG_INF("PMW3360 is ready");
     bc8:	4b37      	ldr	r3, [pc, #220]	; (ca8 <init_mouse+0xf4>)
     bca:	9305      	str	r3, [sp, #20]
     bcc:	2302      	movs	r3, #2
     bce:	9304      	str	r3, [sp, #16]
     bd0:	4836      	ldr	r0, [pc, #216]	; (cac <init_mouse+0xf8>)
     bd2:	2300      	movs	r3, #0
     bd4:	aa04      	add	r2, sp, #16
     bd6:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     bda:	f001 fe07 	bl	27ec <z_impl_z_log_msg_static_create>

    while (!init_buttons()) {
     bde:	f7ff fe59 	bl	894 <init_buttons>
     be2:	2800      	cmp	r0, #0
     be4:	d044      	beq.n	c70 <init_mouse+0xbc>
        LOG_DBG("Buttons not ready");
        k_sleep(K_MSEC(1));
    }
    LOG_INF("Buttons are ready");
     be6:	4b32      	ldr	r3, [pc, #200]	; (cb0 <init_mouse+0xfc>)
     be8:	9305      	str	r3, [sp, #20]
     bea:	2302      	movs	r3, #2
     bec:	9304      	str	r3, [sp, #16]
     bee:	482f      	ldr	r0, [pc, #188]	; (cac <init_mouse+0xf8>)
     bf0:	2300      	movs	r3, #0
     bf2:	aa04      	add	r2, sp, #16
     bf4:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     bf8:	f001 fdf8 	bl	27ec <z_impl_z_log_msg_static_create>

    while (init_wheel() != 0) {
     bfc:	f000 fa9e 	bl	113c <init_wheel>
     c00:	4603      	mov	r3, r0
     c02:	2800      	cmp	r0, #0
     c04:	d139      	bne.n	c7a <init_mouse+0xc6>
        LOG_DBG("Wheel not ready");
        k_sleep(K_MSEC(1));
    }
    LOG_INF("Wheel Encoder is ready");
     c06:	4a2b      	ldr	r2, [pc, #172]	; (cb4 <init_mouse+0x100>)
     c08:	9205      	str	r2, [sp, #20]
     c0a:	2202      	movs	r2, #2
     c0c:	9204      	str	r2, [sp, #16]
     c0e:	4827      	ldr	r0, [pc, #156]	; (cac <init_mouse+0xf8>)
     c10:	aa04      	add	r2, sp, #16
     c12:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     c16:	f001 fde9 	bl	27ec <z_impl_z_log_msg_static_create>
    while (!configure_pmw3360()) {
     c1a:	f7ff ff27 	bl	a6c <configure_pmw3360>
     c1e:	b388      	cbz	r0, c84 <init_mouse+0xd0>
        LOG_DBG("Configuring PMW3360 is not ready");
        k_sleep(K_MSEC(1));
    }

    while(init_usb() != 0) {
     c20:	f000 fa0c 	bl	103c <init_usb>
     c24:	4603      	mov	r3, r0
     c26:	bb90      	cbnz	r0, c8e <init_mouse+0xda>
        LOG_DBG("Configuring USB is not ready");
        k_sleep(K_MSEC(1));
    }
    LOG_INF("USB is ready");
     c28:	4a23      	ldr	r2, [pc, #140]	; (cb8 <init_mouse+0x104>)
     c2a:	9205      	str	r2, [sp, #20]
     c2c:	2202      	movs	r2, #2
     c2e:	9204      	str	r2, [sp, #16]
     c30:	481e      	ldr	r0, [pc, #120]	; (cac <init_mouse+0xf8>)
     c32:	aa04      	add	r2, sp, #16
     c34:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     c38:	f001 fdd8 	bl	27ec <z_impl_z_log_msg_static_create>

    while (init_transceiver() != 0) {
     c3c:	f000 f954 	bl	ee8 <init_transceiver>
     c40:	4604      	mov	r4, r0
     c42:	bb48      	cbnz	r0, c98 <init_mouse+0xe4>
        LOG_DBG("Configuring transceiver is not ready");
        k_sleep(K_MSEC(1));
    }
    LOG_INF("Transceiver is ready");
     c44:	4b1d      	ldr	r3, [pc, #116]	; (cbc <init_mouse+0x108>)
     c46:	9305      	str	r3, [sp, #20]
     c48:	2302      	movs	r3, #2
     c4a:	9304      	str	r3, [sp, #16]
     c4c:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     c50:	4603      	mov	r3, r0
     c52:	aa04      	add	r2, sp, #16
     c54:	4815      	ldr	r0, [pc, #84]	; (cac <init_mouse+0xf8>)
     c56:	f001 fdc9 	bl	27ec <z_impl_z_log_msg_static_create>
	z_impl_k_queue_init(queue);
     c5a:	4819      	ldr	r0, [pc, #100]	; (cc0 <init_mouse+0x10c>)
     c5c:	f00d faa2 	bl	e1a4 <z_impl_k_queue_init>
    k_fifo_init(&mouse_fifo);
    return 0;
}
     c60:	4620      	mov	r0, r4
     c62:	b006      	add	sp, #24
     c64:	bd10      	pop	{r4, pc}
        k_sleep(K_MSEC(1));
     c66:	2021      	movs	r0, #33	; 0x21
     c68:	2100      	movs	r1, #0
     c6a:	f00b fcfe 	bl	c66a <k_sleep.constprop.0.isra.0>
     c6e:	e7a7      	b.n	bc0 <init_mouse+0xc>
        k_sleep(K_MSEC(1));
     c70:	2021      	movs	r0, #33	; 0x21
     c72:	2100      	movs	r1, #0
     c74:	f00b fcf9 	bl	c66a <k_sleep.constprop.0.isra.0>
     c78:	e7b1      	b.n	bde <init_mouse+0x2a>
        k_sleep(K_MSEC(1));
     c7a:	2021      	movs	r0, #33	; 0x21
     c7c:	2100      	movs	r1, #0
     c7e:	f00b fcf4 	bl	c66a <k_sleep.constprop.0.isra.0>
     c82:	e7bb      	b.n	bfc <init_mouse+0x48>
        k_sleep(K_MSEC(1));
     c84:	2021      	movs	r0, #33	; 0x21
     c86:	2100      	movs	r1, #0
     c88:	f00b fcef 	bl	c66a <k_sleep.constprop.0.isra.0>
     c8c:	e7c5      	b.n	c1a <init_mouse+0x66>
        k_sleep(K_MSEC(1));
     c8e:	2021      	movs	r0, #33	; 0x21
     c90:	2100      	movs	r1, #0
     c92:	f00b fcea 	bl	c66a <k_sleep.constprop.0.isra.0>
     c96:	e7c3      	b.n	c20 <init_mouse+0x6c>
        k_sleep(K_MSEC(1));
     c98:	2021      	movs	r0, #33	; 0x21
     c9a:	2100      	movs	r1, #0
     c9c:	f00b fce5 	bl	c66a <k_sleep.constprop.0.isra.0>
     ca0:	e7cc      	b.n	c3c <init_mouse+0x88>
     ca2:	bf00      	nop
     ca4:	20001ce8 	.word	0x20001ce8
     ca8:	0000ee33 	.word	0x0000ee33
     cac:	0000e8d0 	.word	0x0000e8d0
     cb0:	0000ee44 	.word	0x0000ee44
     cb4:	0000ee56 	.word	0x0000ee56
     cb8:	0000ee6d 	.word	0x0000ee6d
     cbc:	0000ee7a 	.word	0x0000ee7a
     cc0:	200003d0 	.word	0x200003d0

00000cc4 <update_config>:

void update_config(void) {
    set_cpi(config.cpi);
     cc4:	4b01      	ldr	r3, [pc, #4]	; (ccc <update_config+0x8>)
     cc6:	8818      	ldrh	r0, [r3, #0]
     cc8:	f7ff be7c 	b.w	9c4 <set_cpi>
     ccc:	20001ce8 	.word	0x20001ce8

00000cd0 <use_wireless>:
    use_wireless(config.is_wireless);
}

void use_wireless(bool use_wireless) {
    config.is_wireless = use_wireless;
     cd0:	4b01      	ldr	r3, [pc, #4]	; (cd8 <use_wireless+0x8>)
     cd2:	7098      	strb	r0, [r3, #2]
}
     cd4:	4770      	bx	lr
     cd6:	bf00      	nop
     cd8:	20001ce8 	.word	0x20001ce8

00000cdc <handle_mouse_transmission>:
    mouse->wheel_data = fetch_wheel_data();
    mouse->motion_info = read_motion();
    fetch_buttons(&(mouse->button_states));
}

void handle_mouse_transmission(void) {
     cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
     cde:	b085      	sub	sp, #20
    static message_t messages[2];
    static int current_message_index = 0;

    mouse_t new_data;
    update_mouse(&new_data);
     ce0:	ad01      	add	r5, sp, #4
     ce2:	4628      	mov	r0, r5
     ce4:	f00b fcc3 	bl	c66e <update_mouse>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
     ce8:	4c25      	ldr	r4, [pc, #148]	; (d80 <handle_mouse_transmission+0xa4>)

    if (!k_fifo_is_empty(&mouse_fifo)) {
     cea:	6823      	ldr	r3, [r4, #0]
     cec:	b34b      	cbz	r3, d42 <handle_mouse_transmission+0x66>
	return z_impl_k_queue_get(queue, timeout);
     cee:	2200      	movs	r2, #0
     cf0:	2300      	movs	r3, #0
     cf2:	4620      	mov	r0, r4
     cf4:	f00a fce6 	bl	b6c4 <z_impl_k_queue_get>
        message_t *prev_message = k_fifo_get(&mouse_fifo, K_NO_WAIT);
        prev_message->data.motion_info.dx += new_data.motion_info.dx;
     cf8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
     cfc:	88c3      	ldrh	r3, [r0, #6]
     cfe:	4413      	add	r3, r2
     d00:	80c3      	strh	r3, [r0, #6]
        prev_message->data.motion_info.dy += new_data.motion_info.dy;
     d02:	f8bd 2008 	ldrh.w	r2, [sp, #8]
     d06:	8903      	ldrh	r3, [r0, #8]
     d08:	4413      	add	r3, r2
     d0a:	8103      	strh	r3, [r0, #8]
        prev_message->data.wheel_data.rotation += new_data.wheel_data.rotation;
     d0c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
     d10:	8883      	ldrh	r3, [r0, #4]
     d12:	4413      	add	r3, r2
     d14:	4601      	mov	r1, r0
     d16:	8083      	strh	r3, [r0, #4]
        k_fifo_put(&mouse_fifo, prev_message);
     d18:	4620      	mov	r0, r4
     d1a:	f00d fa4b 	bl	e1b4 <k_queue_append>
        messages[current_message_index].data = new_data;
        k_fifo_put(&mouse_fifo, &messages[current_message_index]);
        current_message_index = (current_message_index + 1) % 2;
    }

    if (!k_fifo_is_empty(&mouse_fifo)) {
     d1e:	6823      	ldr	r3, [r4, #0]
     d20:	b16b      	cbz	r3, d3e <handle_mouse_transmission+0x62>
     d22:	2300      	movs	r3, #0
     d24:	4816      	ldr	r0, [pc, #88]	; (d80 <handle_mouse_transmission+0xa4>)
     d26:	2200      	movs	r2, #0
     d28:	f00a fccc 	bl	b6c4 <z_impl_k_queue_get>
        message_t *message_to_send = k_fifo_get(&mouse_fifo, K_NO_WAIT);
        if (config.is_wireless) {
     d2c:	4b15      	ldr	r3, [pc, #84]	; (d84 <handle_mouse_transmission+0xa8>)
     d2e:	789b      	ldrb	r3, [r3, #2]
     d30:	4604      	mov	r4, r0
     d32:	b1e3      	cbz	r3, d6e <handle_mouse_transmission+0x92>
            esb_create_message(&message_to_send->data);
     d34:	3004      	adds	r0, #4
     d36:	f000 f919 	bl	f6c <esb_create_message>
            write_message();
     d3a:	f000 f947 	bl	fcc <write_message>
            if (!line_busy()) {
                hid_write(&message_to_send->data);
            }
        }
    }
}
     d3e:	b005      	add	sp, #20
     d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
        messages[current_message_index].data = new_data;
     d42:	4e11      	ldr	r6, [pc, #68]	; (d88 <handle_mouse_transmission+0xac>)
     d44:	4b11      	ldr	r3, [pc, #68]	; (d8c <handle_mouse_transmission+0xb0>)
     d46:	6832      	ldr	r2, [r6, #0]
     d48:	eb03 1302 	add.w	r3, r3, r2, lsl #4
     d4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
     d50:	1d1f      	adds	r7, r3, #4
     d52:	e887 0007 	stmia.w	r7, {r0, r1, r2}
        k_fifo_put(&mouse_fifo, &messages[current_message_index]);
     d56:	4619      	mov	r1, r3
     d58:	4620      	mov	r0, r4
     d5a:	f00d fa2b 	bl	e1b4 <k_queue_append>
        current_message_index = (current_message_index + 1) % 2;
     d5e:	6833      	ldr	r3, [r6, #0]
     d60:	3301      	adds	r3, #1
     d62:	f003 0301 	and.w	r3, r3, #1
     d66:	bf48      	it	mi
     d68:	425b      	negmi	r3, r3
     d6a:	6033      	str	r3, [r6, #0]
     d6c:	e7d7      	b.n	d1e <handle_mouse_transmission+0x42>
            if (!line_busy()) {
     d6e:	f000 f9df 	bl	1130 <line_busy>
     d72:	2800      	cmp	r0, #0
     d74:	d1e3      	bne.n	d3e <handle_mouse_transmission+0x62>
                hid_write(&message_to_send->data);
     d76:	1d20      	adds	r0, r4, #4
     d78:	f000 f9a4 	bl	10c4 <hid_write>
}
     d7c:	e7df      	b.n	d3e <handle_mouse_transmission+0x62>
     d7e:	bf00      	nop
     d80:	200003d0 	.word	0x200003d0
     d84:	20001ce8 	.word	0x20001ce8
     d88:	20000cac 	.word	0x20000cac
     d8c:	20000c8c 	.word	0x20000c8c

00000d90 <event_handler>:
         RADIO_SHORTS_DISABLED_RSSISTOP_Msk)                            
LOG_MODULE_REGISTER(esb_transmitter, CONFIG_LOG_DEFAULT_LEVEL);

static esb_data_t esb_data = INIT_ESB_DATA(0, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08);

void event_handler(struct esb_evt const *event) {
     d90:	b510      	push	{r4, lr}
    esb_data.ready = true;
     d92:	4c06      	ldr	r4, [pc, #24]	; (dac <event_handler+0x1c>)
     d94:	2301      	movs	r3, #1
     d96:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a

    switch(event -> evt_id) {
     d9a:	7803      	ldrb	r3, [r0, #0]
     d9c:	2b02      	cmp	r3, #2
     d9e:	d104      	bne.n	daa <event_handler+0x1a>
            break;
        case ESB_EVENT_TX_FAILED:
            LOG_DBG("TX FAILED EVENT");
            break;
        case ESB_EVENT_RX_RECEIVED:
            while (esb_read_rx_payload(&esb_data.received_message) == 0) {
     da0:	4620      	mov	r0, r4
     da2:	f007 f851 	bl	7e48 <esb_read_rx_payload>
     da6:	2800      	cmp	r0, #0
     da8:	d0fa      	beq.n	da0 <event_handler+0x10>
                LOG_DBG("Packet received");
            }
            break;
    }
}
     daa:	bd10      	pop	{r4, pc}
     dac:	20000158 	.word	0x20000158

00000db0 <clocks_start>:

int clocks_start(void) {
     db0:	b5b0      	push	{r4, r5, r7, lr}
     db2:	b086      	sub	sp, #24
    int res;

    struct onoff_manager *clk_mgr;
    struct onoff_client clk_cli;

    clk_mgr = z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
     db4:	2000      	movs	r0, #0
int clocks_start(void) {
     db6:	af00      	add	r7, sp, #0
    clk_mgr = z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
     db8:	f005 f8dc 	bl	5f74 <z_nrf_clock_control_get_onoff>
    if (!clk_mgr) {
     dbc:	b980      	cbnz	r0, de0 <clocks_start+0x30>
        LOG_ERR("Unable to get the Clock manager");
     dbe:	4b1b      	ldr	r3, [pc, #108]	; (e2c <clocks_start+0x7c>)
     dc0:	617b      	str	r3, [r7, #20]
     dc2:	2302      	movs	r3, #2
     dc4:	481a      	ldr	r0, [pc, #104]	; (e30 <clocks_start+0x80>)
     dc6:	613b      	str	r3, [r7, #16]
     dc8:	f107 0210 	add.w	r2, r7, #16
     dcc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
        return -ENXIO;
     dd0:	f06f 0405 	mvn.w	r4, #5
        LOG_ERR("Unable to get the Clock manager");
     dd4:	f00b fc5b 	bl	c68e <z_log_msg_static_create.constprop.0>
            return res;
        }
    } while (err);
    LOG_DBG("High Frequency clock started");
    return 0;
}
     dd8:	4620      	mov	r0, r4
     dda:	3718      	adds	r7, #24
     ddc:	46bd      	mov	sp, r7
     dde:	bdb0      	pop	{r4, r5, r7, pc}
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
     de0:	2300      	movs	r3, #0
     de2:	607b      	str	r3, [r7, #4]
     de4:	60fb      	str	r3, [r7, #12]
     de6:	2301      	movs	r3, #1
     de8:	60bb      	str	r3, [r7, #8]
    err = onoff_request(clk_mgr, &clk_cli);
     dea:	4639      	mov	r1, r7
     dec:	f00b ff24 	bl	cc38 <onoff_request>
    if (err < 0) {
     df0:	1e04      	subs	r4, r0, #0
     df2:	da0f      	bge.n	e14 <clocks_start+0x64>
        LOG_ERR("Clock request fialed: %d", err);
     df4:	466d      	mov	r5, sp
     df6:	b088      	sub	sp, #32
     df8:	466a      	mov	r2, sp
     dfa:	4b0e      	ldr	r3, [pc, #56]	; (e34 <clocks_start+0x84>)
            LOG_ERR("Clock could not be started: %d", res);
     dfc:	480c      	ldr	r0, [pc, #48]	; (e30 <clocks_start+0x80>)
     dfe:	e9c2 3405 	strd	r3, r4, [r2, #20]
     e02:	2303      	movs	r3, #3
     e04:	f842 3f10 	str.w	r3, [r2, #16]!
     e08:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     e0c:	f00b fc3f 	bl	c68e <z_log_msg_static_create.constprop.0>
     e10:	46ad      	mov	sp, r5
            return res;
     e12:	e7e1      	b.n	dd8 <clocks_start+0x28>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     e14:	68bb      	ldr	r3, [r7, #8]
	if (sys_notify_get_method(notify) == SYS_NOTIFY_METHOD_COMPLETED) {
     e16:	079b      	lsls	r3, r3, #30
     e18:	d1fc      	bne.n	e14 <clocks_start+0x64>
		*result = notify->result;
     e1a:	68fc      	ldr	r4, [r7, #12]
        if (!err && res) {
     e1c:	2c00      	cmp	r4, #0
     e1e:	d0db      	beq.n	dd8 <clocks_start+0x28>
            LOG_ERR("Clock could not be started: %d", res);
     e20:	466d      	mov	r5, sp
     e22:	b088      	sub	sp, #32
     e24:	466a      	mov	r2, sp
     e26:	4b04      	ldr	r3, [pc, #16]	; (e38 <clocks_start+0x88>)
     e28:	e7e8      	b.n	dfc <clocks_start+0x4c>
     e2a:	bf00      	nop
     e2c:	0000ee8f 	.word	0x0000ee8f
     e30:	0000e8a0 	.word	0x0000e8a0
     e34:	0000eeaf 	.word	0x0000eeaf
     e38:	0000eec8 	.word	0x0000eec8

00000e3c <init_esb>:

int init_esb(void) {
     e3c:	b530      	push	{r4, r5, lr}
    
    int err;
    uint8_t base_addr_0[4] = {0xE7, 0xE7, 0xE7, 0xE7};
    uint8_t base_addr_1[4] = {0xC2, 0xC2, 0xC2, 0xC2};
     e3e:	f04f 32e7 	mov.w	r2, #3890735079	; 0xe7e7e7e7
int init_esb(void) {
     e42:	b091      	sub	sp, #68	; 0x44
    uint8_t base_addr_1[4] = {0xC2, 0xC2, 0xC2, 0xC2};
     e44:	f04f 33c2 	mov.w	r3, #3267543746	; 0xc2c2c2c2
     e48:	e9cd 2301 	strd	r2, r3, [sp, #4]
    uint8_t addr_prefix[8] = {0xE7, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8};
     e4c:	4a1d      	ldr	r2, [pc, #116]	; (ec4 <init_esb+0x88>)
    struct esb_config config = ESB_DEFAULT_CONFIG;
     e4e:	4d1e      	ldr	r5, [pc, #120]	; (ec8 <init_esb+0x8c>)
    uint8_t addr_prefix[8] = {0xE7, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8};
     e50:	6810      	ldr	r0, [r2, #0]
     e52:	6851      	ldr	r1, [r2, #4]
     e54:	ab03      	add	r3, sp, #12
     e56:	c303      	stmia	r3!, {r0, r1}
    struct esb_config config = ESB_DEFAULT_CONFIG;
     e58:	461c      	mov	r4, r3
     e5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
     e5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
     e5e:	682b      	ldr	r3, [r5, #0]
     e60:	6023      	str	r3, [r4, #0]
    config.protocol = ESB_PROTOCOL_ESB_DPL;
    config.retransmit_delay = 600; //ms
    config.bitrate = ESB_BITRATE_2MBPS;
    config.event_handler = event_handler;
    config.mode = ESB_MODE_PTX;
    config.selective_auto_ack = true;
     e62:	2501      	movs	r5, #1
    config.event_handler = event_handler;
     e64:	4b19      	ldr	r3, [pc, #100]	; (ecc <init_esb+0x90>)
     e66:	9306      	str	r3, [sp, #24]

    err = esb_init(&config);
     e68:	a805      	add	r0, sp, #20
    config.selective_auto_ack = true;
     e6a:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
    err = esb_init(&config);
     e6e:	f006 fe17 	bl	7aa0 <esb_init>

    if (err) {
     e72:	4604      	mov	r4, r0
     e74:	b160      	cbz	r0, e90 <init_esb+0x54>
        LOG_ERR("Error initializing esb");
     e76:	4b16      	ldr	r3, [pc, #88]	; (ed0 <init_esb+0x94>)
        return err;
    }   

    err = esb_set_prefixes(addr_prefix, ARRAY_SIZE(addr_prefix));
    if (err) {
        LOG_ERR("Error setting address prefix");
     e78:	930f      	str	r3, [sp, #60]	; 0x3c
     e7a:	4816      	ldr	r0, [pc, #88]	; (ed4 <init_esb+0x98>)
     e7c:	2302      	movs	r3, #2
     e7e:	aa0e      	add	r2, sp, #56	; 0x38
     e80:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     e84:	930e      	str	r3, [sp, #56]	; 0x38
     e86:	f00b fc02 	bl	c68e <z_log_msg_static_create.constprop.0>
        return err;
    }   
    esb_data.ready = true;

    return 0;
}
     e8a:	4620      	mov	r0, r4
     e8c:	b011      	add	sp, #68	; 0x44
     e8e:	bd30      	pop	{r4, r5, pc}
    err = esb_set_base_address_0(base_addr_0);
     e90:	a801      	add	r0, sp, #4
     e92:	f007 f845 	bl	7f20 <esb_set_base_address_0>
    if (err) {
     e96:	4604      	mov	r4, r0
     e98:	b108      	cbz	r0, e9e <init_esb+0x62>
        LOG_ERR("Error setting base address 0");
     e9a:	4b0f      	ldr	r3, [pc, #60]	; (ed8 <init_esb+0x9c>)
     e9c:	e7ec      	b.n	e78 <init_esb+0x3c>
    err = esb_set_base_address_1(base_addr_1);
     e9e:	a802      	add	r0, sp, #8
     ea0:	f007 f860 	bl	7f64 <esb_set_base_address_1>
    if (err) {
     ea4:	4604      	mov	r4, r0
     ea6:	b108      	cbz	r0, eac <init_esb+0x70>
        LOG_ERR("Error setting base address 1");
     ea8:	4b0c      	ldr	r3, [pc, #48]	; (edc <init_esb+0xa0>)
     eaa:	e7e5      	b.n	e78 <init_esb+0x3c>
    err = esb_set_prefixes(addr_prefix, ARRAY_SIZE(addr_prefix));
     eac:	2108      	movs	r1, #8
     eae:	a803      	add	r0, sp, #12
     eb0:	f007 f87a 	bl	7fa8 <esb_set_prefixes>
    if (err) {
     eb4:	4604      	mov	r4, r0
     eb6:	b108      	cbz	r0, ebc <init_esb+0x80>
        LOG_ERR("Error setting address prefix");
     eb8:	4b09      	ldr	r3, [pc, #36]	; (ee0 <init_esb+0xa4>)
     eba:	e7dd      	b.n	e78 <init_esb+0x3c>
    esb_data.ready = true;
     ebc:	4b09      	ldr	r3, [pc, #36]	; (ee4 <init_esb+0xa8>)
     ebe:	f883 504a 	strb.w	r5, [r3, #74]	; 0x4a
    return 0;
     ec2:	e7e2      	b.n	e8a <init_esb+0x4e>
     ec4:	0000ef55 	.word	0x0000ef55
     ec8:	0000e960 	.word	0x0000e960
     ecc:	00000d91 	.word	0x00000d91
     ed0:	0000eee7 	.word	0x0000eee7
     ed4:	0000e8a0 	.word	0x0000e8a0
     ed8:	0000eefe 	.word	0x0000eefe
     edc:	0000ef1b 	.word	0x0000ef1b
     ee0:	0000ef38 	.word	0x0000ef38
     ee4:	20000158 	.word	0x20000158

00000ee8 <init_transceiver>:

int init_transceiver(void) {
     ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
     eea:	b087      	sub	sp, #28
    int err;
    LOG_INF("Staring mouse board transceiver");
     eec:	466e      	mov	r6, sp
int init_transceiver(void) {
     eee:	af00      	add	r7, sp, #0
    LOG_INF("Staring mouse board transceiver");
     ef0:	4b19      	ldr	r3, [pc, #100]	; (f58 <init_transceiver+0x70>)
     ef2:	481a      	ldr	r0, [pc, #104]	; (f5c <init_transceiver+0x74>)
     ef4:	617b      	str	r3, [r7, #20]
     ef6:	2502      	movs	r5, #2
     ef8:	f107 0210 	add.w	r2, r7, #16
     efc:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     f00:	613d      	str	r5, [r7, #16]
     f02:	f00b fbc4 	bl	c68e <z_log_msg_static_create.constprop.0>
    err = clocks_start();
     f06:	f7ff ff53 	bl	db0 <clocks_start>
    if (err) {
     f0a:	b988      	cbnz	r0, f30 <init_transceiver+0x48>
        return -1;
    }
    err = init_esb();
     f0c:	f7ff ff96 	bl	e3c <init_esb>
    if (err) {
     f10:	4604      	mov	r4, r0
     f12:	b198      	cbz	r0, f3c <init_transceiver+0x54>
        LOG_ERR("ESB init failed, err %d", err);
     f14:	b088      	sub	sp, #32
     f16:	466a      	mov	r2, sp
     f18:	4b11      	ldr	r3, [pc, #68]	; (f60 <init_transceiver+0x78>)
     f1a:	e9c2 3005 	strd	r3, r0, [r2, #20]
     f1e:	2303      	movs	r3, #3
     f20:	f842 3f10 	str.w	r3, [r2, #16]!
     f24:	480d      	ldr	r0, [pc, #52]	; (f5c <init_transceiver+0x74>)
     f26:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     f2a:	f00b fbb0 	bl	c68e <z_log_msg_static_create.constprop.0>
     f2e:	46b5      	mov	sp, r6
        return -1;
     f30:	f04f 34ff 	mov.w	r4, #4294967295
        return -1;
    }
    LOG_INF("Initialization complete");
    esb_data.message.noack = false;
    return 0;
}
     f34:	4620      	mov	r0, r4
     f36:	371c      	adds	r7, #28
     f38:	46bd      	mov	sp, r7
     f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LOG_INF("Initialization complete");
     f3c:	4b09      	ldr	r3, [pc, #36]	; (f64 <init_transceiver+0x7c>)
     f3e:	4807      	ldr	r0, [pc, #28]	; (f5c <init_transceiver+0x74>)
     f40:	e9c7 5304 	strd	r5, r3, [r7, #16]
     f44:	f107 0210 	add.w	r2, r7, #16
     f48:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     f4c:	f00b fb9f 	bl	c68e <z_log_msg_static_create.constprop.0>
    esb_data.message.noack = false;
     f50:	4b05      	ldr	r3, [pc, #20]	; (f68 <init_transceiver+0x80>)
     f52:	f883 4028 	strb.w	r4, [r3, #40]	; 0x28
    return 0;
     f56:	e7ed      	b.n	f34 <init_transceiver+0x4c>
     f58:	0000ef5e 	.word	0x0000ef5e
     f5c:	0000e8a0 	.word	0x0000e8a0
     f60:	0000ef7e 	.word	0x0000ef7e
     f64:	0000ef96 	.word	0x0000ef96
     f68:	20000158 	.word	0x20000158

00000f6c <esb_create_message>:

int esb_create_message(const mouse_t *mouse) {
    uint8_t button_bm = 0;
	for (size_t i = 0; i < 5; i++) {
     f6c:	2300      	movs	r3, #0
int esb_create_message(const mouse_t *mouse) {
     f6e:	b570      	push	{r4, r5, r6, lr}
     f70:	1d42      	adds	r2, r0, #5
    uint8_t button_bm = 0;
     f72:	461c      	mov	r4, r3
        if (mouse->button_states[i]) {
		    uint8_t mask = 1 << (i);
     f74:	2101      	movs	r1, #1
        if (mouse->button_states[i]) {
     f76:	f812 5f01 	ldrb.w	r5, [r2, #1]!
     f7a:	b11d      	cbz	r5, f84 <esb_create_message+0x18>
		    uint8_t mask = 1 << (i);
     f7c:	fa01 f503 	lsl.w	r5, r1, r3
		    button_bm |= mask;
     f80:	432c      	orrs	r4, r5
     f82:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < 5; i++) {
     f84:	3301      	adds	r3, #1
     f86:	2b05      	cmp	r3, #5
     f88:	d1f5      	bne.n	f76 <esb_create_message+0xa>
	}
    uint8_t x_buf[sizeof(mouse->motion_info.dx)];
    uint8_t y_buf[sizeof(mouse->motion_info.dy)];
    sys_put_le16(mouse->motion_info.dx, x_buf);
    sys_put_le16(mouse->motion_info.dy, y_buf);
	esb_data.message.data[0] = 0x01;
     f8a:	4b0f      	ldr	r3, [pc, #60]	; (fc8 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x28>)
    sys_put_le16(mouse->motion_info.dx, x_buf);
     f8c:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
     f90:	7902      	ldrb	r2, [r0, #4]
    sys_put_le16(mouse->motion_info.dy, y_buf);
     f92:	f9b0 5004 	ldrsh.w	r5, [r0, #4]
    esb_data.message.data[1] = button_bm; //button_bit_mask;
     f96:	f883 402b 	strb.w	r4, [r3, #43]	; 0x2b
	esb_data.message.data[0] = 0x01;
     f9a:	2601      	movs	r6, #1
     f9c:	f883 602a 	strb.w	r6, [r3, #42]	; 0x2a
    esb_data.message.data[2] = mouse->wheel_data.rotation; // wheel;
     fa0:	8800      	ldrh	r0, [r0, #0]
     fa2:	f883 102d 	strb.w	r1, [r3, #45]	; 0x2d
    esb_data.message.data[3] = x_buf[0];
    esb_data.message.data[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
     fa6:	f3c1 2103 	ubfx	r1, r1, #8, #4
     faa:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
     fae:	f883 102e 	strb.w	r1, [r3, #46]	; 0x2e
    esb_data.message.data[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);
     fb2:	0912      	lsrs	r2, r2, #4
     fb4:	f3c5 2107 	ubfx	r1, r5, #8, #8
     fb8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
    esb_data.message.data[2] = mouse->wheel_data.rotation; // wheel;
     fbc:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    esb_data.message.data[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);
     fc0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    return 0;
}
     fc4:	2000      	movs	r0, #0
     fc6:	bd70      	pop	{r4, r5, r6, pc}
     fc8:	20000158 	.word	0x20000158

00000fcc <write_message>:

int write_message() {
     fcc:	b598      	push	{r3, r4, r7, lr}
    int err;
    // LOG_DBG("Esb_data ready {%u}", esb_data.ready);
    if (esb_data.ready) {
     fce:	4c12      	ldr	r4, [pc, #72]	; (1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>)
     fd0:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
int write_message() {
     fd4:	af00      	add	r7, sp, #0
    if (esb_data.ready) {
     fd6:	b91b      	cbnz	r3, fe0 <write_message+0x14>
        esb_flush_tx();
        err = esb_write_payload(&esb_data.message);
        
        if (err) {
            LOG_ERR("Failed to write, err: %d", err);
            return -1;
     fd8:	f04f 30ff 	mov.w	r0, #4294967295
        }
        return 0;
    }
    return -1;
     fdc:	46bd      	mov	sp, r7
     fde:	bd98      	pop	{r3, r4, r7, pc}
        esb_data.ready = false;
     fe0:	2300      	movs	r3, #0
     fe2:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
        esb_flush_tx();
     fe6:	f006 ff7f 	bl	7ee8 <esb_flush_tx>
        err = esb_write_payload(&esb_data.message);
     fea:	f104 0025 	add.w	r0, r4, #37	; 0x25
     fee:	f006 fe85 	bl	7cfc <esb_write_payload>
        if (err) {
     ff2:	2800      	cmp	r0, #0
     ff4:	d0f2      	beq.n	fdc <write_message+0x10>
            LOG_ERR("Failed to write, err: %d", err);
     ff6:	466c      	mov	r4, sp
     ff8:	b088      	sub	sp, #32
     ffa:	466a      	mov	r2, sp
     ffc:	4b07      	ldr	r3, [pc, #28]	; (101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>)
     ffe:	e9c2 3005 	strd	r3, r0, [r2, #20]
    1002:	2303      	movs	r3, #3
    1004:	f842 3f10 	str.w	r3, [r2, #16]!
    1008:	4805      	ldr	r0, [pc, #20]	; (1020 <CONFIG_FPROTECT_BLOCK_SIZE+0x20>)
    100a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    100e:	f00b fb3e 	bl	c68e <z_log_msg_static_create.constprop.0>
    1012:	46a5      	mov	sp, r4
            return -1;
    1014:	e7e0      	b.n	fd8 <write_message+0xc>
    1016:	bf00      	nop
    1018:	20000158 	.word	0x20000158
    101c:	0000efae 	.word	0x0000efae
    1020:	0000e8a0 	.word	0x0000e8a0

00001024 <int_in_ready_cb>:
static uint8_t message_buffer[MESSAGE_SIZE];
static bool transmission_busy = false;

void int_in_ready_cb(const struct device *dev) {
    ARG_UNUSED(dev);
    transmission_busy = false;
    1024:	4b01      	ldr	r3, [pc, #4]	; (102c <int_in_ready_cb+0x8>)
    1026:	2200      	movs	r2, #0
    1028:	701a      	strb	r2, [r3, #0]
}
    102a:	4770      	bx	lr
    102c:	20001d0e 	.word	0x20001d0e

00001030 <status_callback>:

void status_callback(enum usb_dc_status_code status, const uint8_t *param) {
    usb_device.status = status;
    1030:	4b01      	ldr	r3, [pc, #4]	; (1038 <status_callback+0x8>)
    1032:	7118      	strb	r0, [r3, #4]
}
    1034:	4770      	bx	lr
    1036:	bf00      	nop
    1038:	20000cb0 	.word	0x20000cb0

0000103c <init_usb>:

static const struct hid_ops ops = {
    .int_in_ready = int_in_ready_cb
};

int init_usb(void) {
    103c:	b510      	push	{r4, lr}
    103e:	b086      	sub	sp, #24
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    1040:	4818      	ldr	r0, [pc, #96]	; (10a4 <init_usb+0x68>)
    usb_device.dev = device_get_binding(HID_DEVICE_ID); 
    1042:	4c19      	ldr	r4, [pc, #100]	; (10a8 <init_usb+0x6c>)
    1044:	f009 ffda 	bl	affc <z_impl_device_get_binding>
    1048:	4603      	mov	r3, r0
    104a:	6020      	str	r0, [r4, #0]
    if (!usb_device.dev) {
    104c:	b970      	cbnz	r0, 106c <init_usb+0x30>
        LOG_ERR("Failed to get USB device binding");
    104e:	4a17      	ldr	r2, [pc, #92]	; (10ac <init_usb+0x70>)
    1050:	9205      	str	r2, [sp, #20]
    1052:	2202      	movs	r2, #2
    1054:	9204      	str	r2, [sp, #16]
    1056:	4816      	ldr	r0, [pc, #88]	; (10b0 <init_usb+0x74>)
    1058:	aa04      	add	r2, sp, #16
    105a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
        return -ENODEV;
    105e:	f06f 0412 	mvn.w	r4, #18
    1062:	f001 fbc3 	bl	27ec <z_impl_z_log_msg_static_create>
        LOG_ERR("Failed to initialize USB HID");
        return err;
    }

    return usb_enable(status_callback);
}
    1066:	4620      	mov	r0, r4
    1068:	b006      	add	sp, #24
    106a:	bd10      	pop	{r4, pc}
    usb_hid_register_device(
    106c:	4b11      	ldr	r3, [pc, #68]	; (10b4 <init_usb+0x78>)
    106e:	4912      	ldr	r1, [pc, #72]	; (10b8 <init_usb+0x7c>)
    1070:	223e      	movs	r2, #62	; 0x3e
    1072:	f003 ff29 	bl	4ec8 <usb_hid_register_device>
    int err = usb_hid_init(usb_device.dev);
    1076:	6820      	ldr	r0, [r4, #0]
    1078:	f00c fac0 	bl	d5fc <usb_hid_init>
    if (err) {
    107c:	4604      	mov	r4, r0
    107e:	b158      	cbz	r0, 1098 <init_usb+0x5c>
        LOG_ERR("Failed to initialize USB HID");
    1080:	4b0e      	ldr	r3, [pc, #56]	; (10bc <init_usb+0x80>)
    1082:	9305      	str	r3, [sp, #20]
    1084:	2302      	movs	r3, #2
    1086:	9304      	str	r3, [sp, #16]
    1088:	4809      	ldr	r0, [pc, #36]	; (10b0 <init_usb+0x74>)
    108a:	2300      	movs	r3, #0
    108c:	aa04      	add	r2, sp, #16
    108e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    1092:	f001 fbab 	bl	27ec <z_impl_z_log_msg_static_create>
        return err;
    1096:	e7e6      	b.n	1066 <init_usb+0x2a>
    return usb_enable(status_callback);
    1098:	4809      	ldr	r0, [pc, #36]	; (10c0 <init_usb+0x84>)
}
    109a:	b006      	add	sp, #24
    109c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return usb_enable(status_callback);
    10a0:	f002 bc48 	b.w	3934 <usb_enable>
    10a4:	0000efd7 	.word	0x0000efd7
    10a8:	20000cb0 	.word	0x20000cb0
    10ac:	0000efdd 	.word	0x0000efdd
    10b0:	0000e918 	.word	0x0000e918
    10b4:	0000e9b0 	.word	0x0000e9b0
    10b8:	0000f01f 	.word	0x0000f01f
    10bc:	0000effe 	.word	0x0000effe
    10c0:	00001031 	.word	0x00001031

000010c4 <hid_write>:

int hid_write(const mouse_t* mouse) {
    uint8_t button_bm = 0;
    for (size_t i = 0; i < 5; i++) {
    10c4:	2300      	movs	r3, #0
int hid_write(const mouse_t* mouse) {
    10c6:	b570      	push	{r4, r5, r6, lr}
    10c8:	1d42      	adds	r2, r0, #5
    uint8_t button_bm = 0;
    10ca:	461d      	mov	r5, r3
        if (mouse->button_states[i]) {
            button_bm |= (1 << i);
    10cc:	2101      	movs	r1, #1
        if (mouse->button_states[i]) {
    10ce:	f812 4f01 	ldrb.w	r4, [r2, #1]!
    10d2:	b11c      	cbz	r4, 10dc <hid_write+0x18>
            button_bm |= (1 << i);
    10d4:	fa01 f403 	lsl.w	r4, r1, r3
    10d8:	4325      	orrs	r5, r4
    10da:	b2ed      	uxtb	r5, r5
    for (size_t i = 0; i < 5; i++) {
    10dc:	3301      	adds	r3, #1
    10de:	2b05      	cmp	r3, #5
    10e0:	d1f5      	bne.n	10ce <hid_write+0xa>
    uint8_t y_buf[sizeof(mouse->motion_info.dy)];

    sys_put_le16(mouse->motion_info.dx, x_buf);
    sys_put_le16(mouse->motion_info.dy, y_buf);

    message_buffer[0] = 0x01;
    10e2:	4910      	ldr	r1, [pc, #64]	; (1124 <hid_write+0x60>)
    sys_put_le16(mouse->motion_info.dx, x_buf);
    10e4:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    10e8:	7903      	ldrb	r3, [r0, #4]
    message_buffer[1] = button_bm;
    10ea:	704d      	strb	r5, [r1, #1]
    message_buffer[0] = 0x01;
    10ec:	2401      	movs	r4, #1
    10ee:	700c      	strb	r4, [r1, #0]
    sys_put_le16(mouse->motion_info.dy, y_buf);
    10f0:	f9b0 6004 	ldrsh.w	r6, [r0, #4]
    message_buffer[2] = mouse->wheel_data.rotation;
    10f4:	8800      	ldrh	r0, [r0, #0]
    10f6:	70ca      	strb	r2, [r1, #3]
    message_buffer[3] = x_buf[0];
    message_buffer[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
    10f8:	f3c2 2203 	ubfx	r2, r2, #8, #4
    10fc:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    message_buffer[2] = mouse->wheel_data.rotation;
    1100:	7088      	strb	r0, [r1, #2]
    message_buffer[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
    1102:	710a      	strb	r2, [r1, #4]
    message_buffer[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);

    int err = hid_int_ep_write(usb_device.dev, message_buffer, MESSAGE_SIZE, NULL);
    1104:	4808      	ldr	r0, [pc, #32]	; (1128 <hid_write+0x64>)
    message_buffer[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);
    1106:	f3c6 2207 	ubfx	r2, r6, #8, #8
    110a:	091b      	lsrs	r3, r3, #4
    110c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    1110:	714b      	strb	r3, [r1, #5]
    int err = hid_int_ep_write(usb_device.dev, message_buffer, MESSAGE_SIZE, NULL);
    1112:	6800      	ldr	r0, [r0, #0]
    1114:	2300      	movs	r3, #0
    1116:	2206      	movs	r2, #6
    1118:	f003 feec 	bl	4ef4 <hid_int_ep_write>
    if (err == 0) {
    111c:	b908      	cbnz	r0, 1122 <hid_write+0x5e>
        transmission_busy = true;
    111e:	4b03      	ldr	r3, [pc, #12]	; (112c <hid_write+0x68>)
    1120:	701c      	strb	r4, [r3, #0]
    }
    return err;
}
    1122:	bd70      	pop	{r4, r5, r6, pc}
    1124:	20001d0f 	.word	0x20001d0f
    1128:	20000cb0 	.word	0x20000cb0
    112c:	20001d0e 	.word	0x20001d0e

00001130 <line_busy>:

bool line_busy(void) {
    return transmission_busy;
}
    1130:	4b01      	ldr	r3, [pc, #4]	; (1138 <line_busy+0x8>)
    1132:	7818      	ldrb	r0, [r3, #0]
    1134:	4770      	bx	lr
    1136:	bf00      	nop
    1138:	20001d0e 	.word	0x20001d0e

0000113c <init_wheel>:

LOG_MODULE_REGISTER(wheel, CONFIG_LOG_DEFAULT_LEVEL);

static const struct device *qdec_dev = DEVICE_DT_GET(DT_NODELABEL(qdec));

int init_wheel(void) {
    113c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    113e:	480b      	ldr	r0, [pc, #44]	; (116c <init_wheel+0x30>)
    1140:	f00c ff51 	bl	dfe6 <z_device_is_ready>
    if (!device_is_ready(qdec_dev)) {
    1144:	4603      	mov	r3, r0
    1146:	b970      	cbnz	r0, 1166 <init_wheel+0x2a>
        LOG_ERR("QDEC not ready!");
    1148:	4a09      	ldr	r2, [pc, #36]	; (1170 <init_wheel+0x34>)
    114a:	9205      	str	r2, [sp, #20]
    114c:	2202      	movs	r2, #2
    114e:	9204      	str	r2, [sp, #16]
    1150:	4808      	ldr	r0, [pc, #32]	; (1174 <init_wheel+0x38>)
    1152:	aa04      	add	r2, sp, #16
    1154:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    1158:	f001 fb48 	bl	27ec <z_impl_z_log_msg_static_create>
        return -1;
    115c:	f04f 30ff 	mov.w	r0, #4294967295
    }
    return 0;
}
    1160:	b007      	add	sp, #28
    1162:	f85d fb04 	ldr.w	pc, [sp], #4
    return 0;
    1166:	2000      	movs	r0, #0
    1168:	e7fa      	b.n	1160 <init_wheel+0x24>
    116a:	bf00      	nop
    116c:	0000e7c8 	.word	0x0000e7c8
    1170:	0000f05d 	.word	0x0000f05d
    1174:	0000e948 	.word	0x0000e948

00001178 <fetch_wheel_data>:

wheel_data_t fetch_wheel_data() {
    1178:	b537      	push	{r0, r1, r2, r4, r5, lr}
	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
    117a:	4c07      	ldr	r4, [pc, #28]	; (1198 <fetch_wheel_data+0x20>)
    117c:	68a5      	ldr	r5, [r4, #8]
    117e:	2139      	movs	r1, #57	; 0x39
    1180:	68eb      	ldr	r3, [r5, #12]
    1182:	4620      	mov	r0, r4
    1184:	4798      	blx	r3
	return api->channel_get(dev, chan, val);
    1186:	2122      	movs	r1, #34	; 0x22
    1188:	692b      	ldr	r3, [r5, #16]
    118a:	466a      	mov	r2, sp
    118c:	4620      	mov	r0, r4
    118e:	4798      	blx	r3
    wheel_data_t data;
    /* Negative as thats what USB expects */
    data.rotation = -wheel;

    return data;
}
    1190:	9800      	ldr	r0, [sp, #0]
    1192:	4240      	negs	r0, r0
    1194:	b003      	add	sp, #12
    1196:	bd30      	pop	{r4, r5, pc}
    1198:	0000e7c8 	.word	0x0000e7c8

0000119c <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    119c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    11a0:	b091      	sub	sp, #68	; 0x44
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    11a2:	0784      	lsls	r4, r0, #30
{
    11a4:	9300      	str	r3, [sp, #0]
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    11a6:	f002 0304 	and.w	r3, r2, #4
    11aa:	9302      	str	r3, [sp, #8]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    11ac:	f3c2 03c2 	ubfx	r3, r2, #3, #3
    11b0:	f103 0301 	add.w	r3, r3, #1
    11b4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
{
    11b8:	9203      	str	r2, [sp, #12]
    11ba:	4605      	mov	r5, r0
    11bc:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    11be:	9305      	str	r3, [sp, #20]
	if ((uintptr_t)packaged % sizeof(void *)) {
    11c0:	f040 81be 	bne.w	1540 <cbvprintf_package+0x3a4>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
    11c4:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    11c6:	b130      	cbz	r0, 11d6 <cbvprintf_package+0x3a>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    11c8:	2907      	cmp	r1, #7
    11ca:	d809      	bhi.n	11e0 <cbvprintf_package+0x44>
		return -ENOSPC;
    11cc:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    11d0:	b011      	add	sp, #68	; 0x44
    11d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    11d6:	f001 0607 	and.w	r6, r1, #7
    11da:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    11dc:	f1c6 0608 	rsb	r6, r6, #8
	s = fmt--;
    11e0:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    11e2:	f04f 0900 	mov.w	r9, #0
	s = fmt--;
    11e6:	1e59      	subs	r1, r3, #1
	align = VA_STACK_ALIGN(char *);
    11e8:	f04f 0a04 	mov.w	sl, #4
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
    11ec:	f04f 33ff 	mov.w	r3, #4294967295
    11f0:	9301      	str	r3, [sp, #4]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    11f2:	f8cd 9010 	str.w	r9, [sp, #16]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
    11f6:	464f      	mov	r7, r9
	bool parsing = false;
    11f8:	46cb      	mov	fp, r9
	size = sizeof(char *);
    11fa:	4653      	mov	r3, sl
			if (buf0 != NULL) {
    11fc:	b10d      	cbz	r5, 1202 <cbvprintf_package+0x66>
				*(const char **)buf = s;
    11fe:	9a00      	ldr	r2, [sp, #0]
    1200:	6022      	str	r2, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    1202:	9805      	ldr	r0, [sp, #20]
    1204:	2800      	cmp	r0, #0
    1206:	f300 80eb 	bgt.w	13e0 <cbvprintf_package+0x244>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    120a:	489a      	ldr	r0, [pc, #616]	; (1474 <cbvprintf_package+0x2d8>)
    120c:	9a00      	ldr	r2, [sp, #0]
    120e:	4282      	cmp	r2, r0
    1210:	d303      	bcc.n	121a <cbvprintf_package+0x7e>
    1212:	4899      	ldr	r0, [pc, #612]	; (1478 <cbvprintf_package+0x2dc>)
    1214:	4282      	cmp	r2, r0
    1216:	f0c0 80e3 	bcc.w	13e0 <cbvprintf_package+0x244>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    121a:	9a03      	ldr	r2, [sp, #12]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    121c:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1220:	0792      	lsls	r2, r2, #30
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    1222:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1226:	f100 8106 	bmi.w	1436 <cbvprintf_package+0x29a>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    122a:	2f0f      	cmp	r7, #15
    122c:	f200 80b4 	bhi.w	1398 <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
    1230:	2d00      	cmp	r5, #0
    1232:	f000 8108 	beq.w	1446 <cbvprintf_package+0x2aa>
					str_ptr_pos[s_idx] = s_ptr_idx;
    1236:	f107 0240 	add.w	r2, r7, #64	; 0x40
    123a:	eb0d 0c02 	add.w	ip, sp, r2
					str_ptr_arg[s_idx] = arg_idx;
    123e:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
    1240:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    1244:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
    1248:	9804      	ldr	r0, [sp, #16]
    124a:	3001      	adds	r0, #1
    124c:	9004      	str	r0, [sp, #16]
    124e:	e0ea      	b.n	1426 <cbvprintf_package+0x28a>
			switch (*fmt) {
    1250:	287a      	cmp	r0, #122	; 0x7a
    1252:	d860      	bhi.n	1316 <cbvprintf_package+0x17a>
    1254:	284b      	cmp	r0, #75	; 0x4b
    1256:	d80e      	bhi.n	1276 <cbvprintf_package+0xda>
    1258:	2847      	cmp	r0, #71	; 0x47
    125a:	d85c      	bhi.n	1316 <cbvprintf_package+0x17a>
    125c:	2829      	cmp	r0, #41	; 0x29
    125e:	d82f      	bhi.n	12c0 <cbvprintf_package+0x124>
    1260:	2825      	cmp	r0, #37	; 0x25
    1262:	d055      	beq.n	1310 <cbvprintf_package+0x174>
    1264:	d857      	bhi.n	1316 <cbvprintf_package+0x17a>
    1266:	2820      	cmp	r0, #32
    1268:	d07d      	beq.n	1366 <cbvprintf_package+0x1ca>
    126a:	3823      	subs	r0, #35	; 0x23
    126c:	f1d0 0b00 	rsbs	fp, r0, #0
    1270:	eb4b 0b00 	adc.w	fp, fp, r0
    1274:	e077      	b.n	1366 <cbvprintf_package+0x1ca>
    1276:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
    127a:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
    127e:	d84a      	bhi.n	1316 <cbvprintf_package+0x17a>
    1280:	e8df f00c 	tbb	[pc, ip]
    1284:	49494971 	.word	0x49494971
    1288:	49494949 	.word	0x49494949
    128c:	49494949 	.word	0x49494949
    1290:	4949494c 	.word	0x4949494c
    1294:	49494949 	.word	0x49494949
    1298:	4c495a49 	.word	0x4c495a49
    129c:	5a5a5a4c 	.word	0x5a5a5a4c
    12a0:	496e4c71 	.word	0x496e4c71
    12a4:	4c184971 	.word	0x4c184971
    12a8:	83494918 	.word	0x83494918
    12ac:	49494c80 	.word	0x49494c80
    12b0:	494c      	.short	0x494c
    12b2:	80          	.byte	0x80
    12b3:	00          	.byte	0x00
    12b4:	2000      	movs	r0, #0
    12b6:	f04f 0b00 	mov.w	fp, #0
				align = VA_STACK_ALIGN(void *);
    12ba:	f04f 0a04 	mov.w	sl, #4
    12be:	e039      	b.n	1334 <cbvprintf_package+0x198>
			switch (*fmt) {
    12c0:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
    12c4:	fa5f fc8c 	uxtb.w	ip, ip
    12c8:	2201      	movs	r2, #1
    12ca:	fa02 fc0c 	lsl.w	ip, r2, ip
    12ce:	ea1c 0f0e 	tst.w	ip, lr
    12d2:	d148      	bne.n	1366 <cbvprintf_package+0x1ca>
    12d4:	f01c 5062 	ands.w	r0, ip, #947912704	; 0x38800000
    12d8:	d12e      	bne.n	1338 <cbvprintf_package+0x19c>
    12da:	ea1c 0b02 	ands.w	fp, ip, r2
    12de:	d042      	beq.n	1366 <cbvprintf_package+0x1ca>
		buf = (void *) ROUND_UP(buf, align);
    12e0:	3c01      	subs	r4, #1
    12e2:	4454      	add	r4, sl
    12e4:	f1ca 0c00 	rsb	ip, sl, #0
    12e8:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    12ec:	2d00      	cmp	r5, #0
    12ee:	d061      	beq.n	13b4 <cbvprintf_package+0x218>
    12f0:	eba3 0c05 	sub.w	ip, r3, r5
    12f4:	44a4      	add	ip, r4
    12f6:	45b4      	cmp	ip, r6
    12f8:	f63f af68 	bhi.w	11cc <cbvprintf_package+0x30>
		if (is_str_arg) {
    12fc:	2800      	cmp	r0, #0
    12fe:	d168      	bne.n	13d2 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
    1300:	2b04      	cmp	r3, #4
    1302:	d147      	bne.n	1394 <cbvprintf_package+0x1f8>
			int v = va_arg(ap, int);
    1304:	f858 3b04 	ldr.w	r3, [r8], #4
				*(int *)buf = v;
    1308:	6023      	str	r3, [r4, #0]
			buf += sizeof(int);
    130a:	3404      	adds	r4, #4
    130c:	2304      	movs	r3, #4
    130e:	e02a      	b.n	1366 <cbvprintf_package+0x1ca>
				arg_idx--;
    1310:	9a01      	ldr	r2, [sp, #4]
    1312:	3a01      	subs	r2, #1
    1314:	9201      	str	r2, [sp, #4]
				parsing = false;
    1316:	f04f 0b00 	mov.w	fp, #0
				continue;
    131a:	e024      	b.n	1366 <cbvprintf_package+0x1ca>
				if (fmt[-1] == 'l') {
    131c:	f811 0c01 	ldrb.w	r0, [r1, #-1]
    1320:	286c      	cmp	r0, #108	; 0x6c
    1322:	d134      	bne.n	138e <cbvprintf_package+0x1f2>
					if (fmt[-2] == 'l') {
    1324:	f811 3c02 	ldrb.w	r3, [r1, #-2]
    1328:	2000      	movs	r0, #0
    132a:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
    132c:	4683      	mov	fp, r0
					if (fmt[-2] == 'l') {
    132e:	d1c4      	bne.n	12ba <cbvprintf_package+0x11e>
						align = VA_STACK_ALIGN(long long);
    1330:	f04f 0a08 	mov.w	sl, #8
				size = sizeof(void *);
    1334:	4653      	mov	r3, sl
    1336:	e7d3      	b.n	12e0 <cbvprintf_package+0x144>
					v.ld = va_arg(ap, long double);
    1338:	f108 0807 	add.w	r8, r8, #7
    133c:	f028 0807 	bic.w	r8, r8, #7
				buf = (void *) ROUND_UP(buf, align);
    1340:	3407      	adds	r4, #7
					v.ld = va_arg(ap, long double);
    1342:	e8f8 ab02 	ldrd	sl, fp, [r8], #8
				buf = (void *) ROUND_UP(buf, align);
    1346:	f024 0407 	bic.w	r4, r4, #7
				if (buf0 != NULL) {
    134a:	b135      	cbz	r5, 135a <cbvprintf_package+0x1be>
					if (BUF_OFFSET + size > len) {
    134c:	9806      	ldr	r0, [sp, #24]
    134e:	4420      	add	r0, r4
    1350:	42b0      	cmp	r0, r6
    1352:	f63f af3b 	bhi.w	11cc <cbvprintf_package+0x30>
						*(long double *)buf = v.ld;
    1356:	e9c4 ab00 	strd	sl, fp, [r4]
				buf += size;
    135a:	3408      	adds	r4, #8
				parsing = false;
    135c:	f04f 0b00 	mov.w	fp, #0
			switch (*fmt) {
    1360:	f04f 0a08 	mov.w	sl, #8
    1364:	4653      	mov	r3, sl
			if (*++fmt == '\0') {
    1366:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    136a:	2800      	cmp	r0, #0
    136c:	d078      	beq.n	1460 <cbvprintf_package+0x2c4>
			if (!parsing) {
    136e:	f1bb 0f00 	cmp.w	fp, #0
    1372:	f47f af6d 	bne.w	1250 <cbvprintf_package+0xb4>
				if (*fmt == '%') {
    1376:	2825      	cmp	r0, #37	; 0x25
    1378:	d1f5      	bne.n	1366 <cbvprintf_package+0x1ca>
					arg_idx++;
    137a:	9b01      	ldr	r3, [sp, #4]
    137c:	3301      	adds	r3, #1
    137e:	9301      	str	r3, [sp, #4]
					parsing = true;
    1380:	f04f 0b01 	mov.w	fp, #1
				align = VA_STACK_ALIGN(size_t);
    1384:	f04f 0a04 	mov.w	sl, #4
    1388:	e7ec      	b.n	1364 <cbvprintf_package+0x1c8>
			switch (*fmt) {
    138a:	4658      	mov	r0, fp
    138c:	e793      	b.n	12b6 <cbvprintf_package+0x11a>
    138e:	2000      	movs	r0, #0
				parsing = false;
    1390:	4683      	mov	fp, r0
    1392:	e7a5      	b.n	12e0 <cbvprintf_package+0x144>
		} else if (size == sizeof(long long)) {
    1394:	2b08      	cmp	r3, #8
    1396:	d002      	beq.n	139e <cbvprintf_package+0x202>
					return -EINVAL;
    1398:	f06f 0015 	mvn.w	r0, #21
    139c:	e718      	b.n	11d0 <cbvprintf_package+0x34>
			long long v = va_arg(ap, long long);
    139e:	f108 0807 	add.w	r8, r8, #7
    13a2:	f028 0807 	bic.w	r8, r8, #7
    13a6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
					*(long long *)buf = v;
    13aa:	e9c4 2300 	strd	r2, r3, [r4]
			buf += sizeof(long long);
    13ae:	3408      	adds	r4, #8
    13b0:	2308      	movs	r3, #8
    13b2:	e7d8      	b.n	1366 <cbvprintf_package+0x1ca>
		if (is_str_arg) {
    13b4:	b968      	cbnz	r0, 13d2 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
    13b6:	2b04      	cmp	r3, #4
    13b8:	d102      	bne.n	13c0 <cbvprintf_package+0x224>
			int v = va_arg(ap, int);
    13ba:	f108 0804 	add.w	r8, r8, #4
			if (buf0 != NULL) {
    13be:	e7a4      	b.n	130a <cbvprintf_package+0x16e>
		} else if (size == sizeof(long long)) {
    13c0:	2b08      	cmp	r3, #8
    13c2:	d1e9      	bne.n	1398 <cbvprintf_package+0x1fc>
			long long v = va_arg(ap, long long);
    13c4:	f108 0807 	add.w	r8, r8, #7
    13c8:	f028 0807 	bic.w	r8, r8, #7
    13cc:	f108 0808 	add.w	r8, r8, #8
			if (buf0 != NULL) {
    13d0:	e7ed      	b.n	13ae <cbvprintf_package+0x212>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    13d2:	9a05      	ldr	r2, [sp, #20]
    13d4:	3a01      	subs	r2, #1
    13d6:	9205      	str	r2, [sp, #20]
			s = va_arg(ap, char *);
    13d8:	f858 2b04 	ldr.w	r2, [r8], #4
    13dc:	9200      	str	r2, [sp, #0]
    13de:	e70d      	b.n	11fc <cbvprintf_package+0x60>
			if (is_ro && !do_ro) {
    13e0:	9a03      	ldr	r2, [sp, #12]
    13e2:	0790      	lsls	r0, r2, #30
    13e4:	d520      	bpl.n	1428 <cbvprintf_package+0x28c>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    13e6:	eba4 0e05 	sub.w	lr, r4, r5
    13ea:	ea4f 009e 	mov.w	r0, lr, lsr #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    13ee:	f04f 0c01 	mov.w	ip, #1
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    13f2:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    13f6:	d2cf      	bcs.n	1398 <cbvprintf_package+0x1fc>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    13f8:	2f0f      	cmp	r7, #15
    13fa:	d8cd      	bhi.n	1398 <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
    13fc:	b1f5      	cbz	r5, 143c <cbvprintf_package+0x2a0>
					str_ptr_pos[s_idx] = s_ptr_idx;
    13fe:	f107 0240 	add.w	r2, r7, #64	; 0x40
    1402:	eb0d 0e02 	add.w	lr, sp, r2
    1406:	b2c0      	uxtb	r0, r0
					str_ptr_arg[s_idx] = arg_idx;
    1408:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
    140a:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    140e:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
    1412:	f1bc 0f00 	cmp.w	ip, #0
    1416:	f43f af17 	beq.w	1248 <cbvprintf_package+0xac>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    141a:	f060 007f 	orn	r0, r0, #127	; 0x7f
    141e:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
    1422:	f109 0901 	add.w	r9, r9, #1
				s_idx++;
    1426:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
    1428:	f1c5 0208 	rsb	r2, r5, #8
			buf += sizeof(char *);
    142c:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
    142e:	9206      	str	r2, [sp, #24]
			switch (*fmt) {
    1430:	f64f 7eda 	movw	lr, #65498	; 0xffda
    1434:	e797      	b.n	1366 <cbvprintf_package+0x1ca>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    1436:	f04f 0c00 	mov.w	ip, #0
    143a:	e7da      	b.n	13f2 <cbvprintf_package+0x256>
				} else if (is_ro) {
    143c:	f1bc 0f00 	cmp.w	ip, #0
    1440:	d001      	beq.n	1446 <cbvprintf_package+0x2aa>
					len += 1;
    1442:	3601      	adds	r6, #1
    1444:	e7ef      	b.n	1426 <cbvprintf_package+0x28a>
				} else if (rws_pos_en) {
    1446:	9802      	ldr	r0, [sp, #8]
					len += 2;
    1448:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
    144a:	2800      	cmp	r0, #0
    144c:	d1eb      	bne.n	1426 <cbvprintf_package+0x28a>
					len += strlen(s) + 1 + 1;
    144e:	9800      	ldr	r0, [sp, #0]
    1450:	e9cd 3106 	strd	r3, r1, [sp, #24]
    1454:	f00c f878 	bl	d548 <strlen>
    1458:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
    145c:	4406      	add	r6, r0
    145e:	e7e2      	b.n	1426 <cbvprintf_package+0x28a>
	if (BUF_OFFSET / sizeof(int) > 255) {
    1460:	1b63      	subs	r3, r4, r5
    1462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    1466:	d297      	bcs.n	1398 <cbvprintf_package+0x1fc>
	if (buf0 == NULL) {
    1468:	b945      	cbnz	r5, 147c <cbvprintf_package+0x2e0>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    146a:	f1a6 0408 	sub.w	r4, r6, #8
    146e:	18e0      	adds	r0, r4, r3
    1470:	e6ae      	b.n	11d0 <cbvprintf_package+0x34>
    1472:	bf00      	nop
    1474:	0000e6d8 	.word	0x0000e6d8
    1478:	0001141c 	.word	0x0001141c
	if (rws_pos_en) {
    147c:	9a02      	ldr	r2, [sp, #8]
	*(char **)buf0 = NULL;
    147e:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    1480:	089b      	lsrs	r3, r3, #2
    1482:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    1484:	f89d 3010 	ldrb.w	r3, [sp, #16]
	if (rws_pos_en) {
    1488:	b1c2      	cbz	r2, 14bc <cbvprintf_package+0x320>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    148a:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
    148c:	f885 9002 	strb.w	r9, [r5, #2]
	if (s_ro_cnt) {
    1490:	f1b9 0f00 	cmp.w	r9, #0
    1494:	d005      	beq.n	14a2 <cbvprintf_package+0x306>
    1496:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
    1498:	2200      	movs	r2, #0
			if (BUF_OFFSET + 1 > len) {
    149a:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
    149e:	4297      	cmp	r7, r2
    14a0:	d10e      	bne.n	14c0 <cbvprintf_package+0x324>
		if (BUF_OFFSET + 1 + size > len) {
    14a2:	f1c5 0301 	rsb	r3, r5, #1
    14a6:	f10d 0820 	add.w	r8, sp, #32
			*buf++ = str_ptr_arg[i];
    14aa:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
    14ae:	9301      	str	r3, [sp, #4]
			*buf++ = str_ptr_arg[i];
    14b0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
    14b4:	4557      	cmp	r7, sl
    14b6:	d112      	bne.n	14de <cbvprintf_package+0x342>
	return BUF_OFFSET;
    14b8:	1b60      	subs	r0, r4, r5
    14ba:	e689      	b.n	11d0 <cbvprintf_package+0x34>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
    14bc:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
    14be:	e7e5      	b.n	148c <cbvprintf_package+0x2f0>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    14c0:	f810 3b01 	ldrb.w	r3, [r0], #1
    14c4:	0619      	lsls	r1, r3, #24
    14c6:	d508      	bpl.n	14da <cbvprintf_package+0x33e>
			if (BUF_OFFSET + 1 > len) {
    14c8:	eb04 0e0c 	add.w	lr, r4, ip
    14cc:	45b6      	cmp	lr, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    14ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    14d2:	f63f ae7b 	bhi.w	11cc <cbvprintf_package+0x30>
			*buf++ = pos;
    14d6:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
    14da:	3201      	adds	r2, #1
    14dc:	e7df      	b.n	149e <cbvprintf_package+0x302>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    14de:	f1b9 0f00 	cmp.w	r9, #0
    14e2:	d003      	beq.n	14ec <cbvprintf_package+0x350>
    14e4:	f998 2000 	ldrsb.w	r2, [r8]
    14e8:	2a00      	cmp	r2, #0
    14ea:	db17      	blt.n	151c <cbvprintf_package+0x380>
		if (rws_pos_en) {
    14ec:	9b02      	ldr	r3, [sp, #8]
    14ee:	b1d3      	cbz	r3, 1526 <cbvprintf_package+0x38a>
			*buf++ = str_ptr_arg[i];
    14f0:	f81a 200b 	ldrb.w	r2, [sl, fp]
    14f4:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
    14f8:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
    14fa:	9b01      	ldr	r3, [sp, #4]
    14fc:	1898      	adds	r0, r3, r2
    14fe:	4420      	add	r0, r4
    1500:	42b0      	cmp	r0, r6
    1502:	f63f ae63 	bhi.w	11cc <cbvprintf_package+0x30>
		*buf++ = str_ptr_pos[i];
    1506:	f898 0000 	ldrb.w	r0, [r8]
    150a:	f804 0b01 	strb.w	r0, [r4], #1
		memcpy(buf, s, size);
    150e:	9900      	ldr	r1, [sp, #0]
    1510:	9203      	str	r2, [sp, #12]
    1512:	4620      	mov	r0, r4
    1514:	f00c f834 	bl	d580 <memcpy>
		buf += size;
    1518:	9a03      	ldr	r2, [sp, #12]
    151a:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    151c:	f10a 0a01 	add.w	sl, sl, #1
    1520:	f108 0801 	add.w	r8, r8, #1
    1524:	e7c6      	b.n	14b4 <cbvprintf_package+0x318>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    1526:	f898 2000 	ldrb.w	r2, [r8]
    152a:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    152e:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    1530:	9b02      	ldr	r3, [sp, #8]
    1532:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    1536:	9800      	ldr	r0, [sp, #0]
    1538:	f00c f806 	bl	d548 <strlen>
    153c:	1c42      	adds	r2, r0, #1
    153e:	e7dc      	b.n	14fa <cbvprintf_package+0x35e>
		return -EFAULT;
    1540:	f06f 000d 	mvn.w	r0, #13
    1544:	e644      	b.n	11d0 <cbvprintf_package+0x34>
    1546:	bf00      	nop

00001548 <cbprintf_package_convert>:
			     cbprintf_convert_cb cb,
			     void *ctx,
			     uint32_t flags,
			     uint16_t *strl,
			     size_t strl_len)
{
    1548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    154c:	b095      	sub	sp, #84	; 0x54
    154e:	af00      	add	r7, sp, #0
    1550:	4604      	mov	r4, r0
    1552:	f8d7 b078 	ldr.w	fp, [r7, #120]	; 0x78
    1556:	61bb      	str	r3, [r7, #24]
    1558:	f3cb 03c0 	ubfx	r3, fp, #3, #1
    155c:	627a      	str	r2, [r7, #36]	; 0x24
    155e:	613b      	str	r3, [r7, #16]
	bool fmt_present = flags & CBPRINTF_PACKAGE_CONVERT_PTR_CHECK ? true : false;
	bool rw_cpy;
	bool ro_cpy;
	struct cbprintf_package_desc *in_desc = in_packaged;

	in_len = in_len != 0 ? in_len : get_package_len(in_packaged);
    1560:	6239      	str	r1, [r7, #32]
    1562:	b951      	cbnz	r1, 157a <cbprintf_package_convert+0x32>
	buf += ros_nbr;
    1564:	7803      	ldrb	r3, [r0, #0]
	s_nbr     = buf[1];
    1566:	7846      	ldrb	r6, [r0, #1]
	buf += ros_nbr;
    1568:	7880      	ldrb	r0, [r0, #2]
    156a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    156e:	4420      	add	r0, r4
	for (unsigned int i = 0; i < s_nbr; i++) {
    1570:	6a3b      	ldr	r3, [r7, #32]
    1572:	429e      	cmp	r6, r3
    1574:	d81a      	bhi.n	15ac <cbprintf_package_convert+0x64>
	return (size_t)(uintptr_t)(buf - start);
    1576:	1b03      	subs	r3, r0, r4
    1578:	623b      	str	r3, [r7, #32]

	/* Get number of RO string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	ros_nbr = in_desc->ro_str_cnt;
    157a:	f894 a002 	ldrb.w	sl, [r4, #2]
		(flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) == CBPRINTF_PACKAGE_CONVERT_RO_STR;

	/* Get number of RW string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	rws_nbr = in_desc->rw_str_cnt;
    157e:	78e3      	ldrb	r3, [r4, #3]
    1580:	617b      	str	r3, [r7, #20]
	ros_nbr = in_desc->ro_str_cnt;
    1582:	4656      	mov	r6, sl
	ro_cpy = ros_nbr &&
    1584:	f1ba 0f00 	cmp.w	sl, #0
    1588:	d002      	beq.n	1590 <cbprintf_package_convert+0x48>
    158a:	f01b 0f01 	tst.w	fp, #1
    158e:	d117      	bne.n	15c0 <cbprintf_package_convert+0x78>
	rw_cpy = rws_nbr > 0 &&
    1590:	697b      	ldr	r3, [r7, #20]
    1592:	bb5b      	cbnz	r3, 15ec <cbprintf_package_convert+0xa4>
	/* If flags are not set or appending request without rw string indexes
	 * present is chosen, just do a simple copy (or length calculation).
	 * Assuming that it is the most common case.
	 */
	if (!rw_cpy && !ro_cpy) {
		if (cb) {
    1594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1596:	b11b      	cbz	r3, 15a0 <cbprintf_package_convert+0x58>
			cb(in_packaged, in_len, ctx);
    1598:	69ba      	ldr	r2, [r7, #24]
    159a:	6a39      	ldr	r1, [r7, #32]
    159c:	4620      	mov	r0, r4
    159e:	4798      	blx	r3
		}

		return in_len;
    15a0:	6a3d      	ldr	r5, [r7, #32]

	/* Empty call (can be interpreted as flushing) */
	(void)cb(NULL, 0, ctx);

	return out_len;
}
    15a2:	4628      	mov	r0, r5
    15a4:	3754      	adds	r7, #84	; 0x54
    15a6:	46bd      	mov	sp, r7
    15a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf++;
    15ac:	1c45      	adds	r5, r0, #1
		buf += strlen((const char *)buf) + 1;
    15ae:	4628      	mov	r0, r5
    15b0:	f00b ffca 	bl	d548 <strlen>
	for (unsigned int i = 0; i < s_nbr; i++) {
    15b4:	6a3b      	ldr	r3, [r7, #32]
		buf += strlen((const char *)buf) + 1;
    15b6:	3001      	adds	r0, #1
	for (unsigned int i = 0; i < s_nbr; i++) {
    15b8:	3301      	adds	r3, #1
		buf += strlen((const char *)buf) + 1;
    15ba:	4428      	add	r0, r5
	for (unsigned int i = 0; i < s_nbr; i++) {
    15bc:	623b      	str	r3, [r7, #32]
    15be:	e7d7      	b.n	1570 <cbprintf_package_convert+0x28>
	rw_cpy = rws_nbr > 0 &&
    15c0:	f894 8000 	ldrb.w	r8, [r4]
    15c4:	6863      	ldr	r3, [r4, #4]
	const char *fmt = *(const char **)(buf + sizeof(void *));
    15c6:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
    15c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	args_size = in_desc->len * sizeof(int);
    15ca:	ea4f 0288 	mov.w	r2, r8, lsl #2
    15ce:	60fa      	str	r2, [r7, #12]
	uint8_t *str_pos = &buf[args_size];
    15d0:	eb04 0888 	add.w	r8, r4, r8, lsl #2
	if (cb == NULL) {
    15d4:	2b00      	cmp	r3, #0
    15d6:	f040 8101 	bne.w	17dc <cbprintf_package_convert+0x294>
		out_len = (int)in_len;
    15da:	6a3d      	ldr	r5, [r7, #32]
		if (ro_cpy) {
    15dc:	46c1      	mov	r9, r8
    15de:	eb0a 0308 	add.w	r3, sl, r8
	size_t strl_cnt = 0;
    15e2:	2600      	movs	r6, #0
			for (unsigned int i = 0; i < ros_nbr; i++) {
    15e4:	454b      	cmp	r3, r9
    15e6:	d14e      	bne.n	1686 <cbprintf_package_convert+0x13e>
    15e8:	44d0      	add	r8, sl
    15ea:	e013      	b.n	1614 <cbprintf_package_convert+0xcc>
	rw_cpy = rws_nbr > 0 &&
    15ec:	f01b 0f02 	tst.w	fp, #2
    15f0:	d0d0      	beq.n	1594 <cbprintf_package_convert+0x4c>
	args_size = in_desc->len * sizeof(int);
    15f2:	f894 8000 	ldrb.w	r8, [r4]
    15f6:	ea4f 0388 	mov.w	r3, r8, lsl #2
    15fa:	60fb      	str	r3, [r7, #12]
	const char *fmt = *(const char **)(buf + sizeof(void *));
    15fc:	6863      	ldr	r3, [r4, #4]
    15fe:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
    1600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	uint8_t *str_pos = &buf[args_size];
    1602:	eb04 0888 	add.w	r8, r4, r8, lsl #2
	if (cb == NULL) {
    1606:	2b00      	cmp	r3, #0
    1608:	d178      	bne.n	16fc <cbprintf_package_convert+0x1b4>
		out_len = (int)in_len;
    160a:	6a3d      	ldr	r5, [r7, #32]
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    160c:	f1ba 0f00 	cmp.w	sl, #0
    1610:	d14e      	bne.n	16b0 <cbprintf_package_convert+0x168>
	size_t strl_cnt = 0;
    1612:	4656      	mov	r6, sl
		for (unsigned int i = 0; i < rws_nbr; i++) {
    1614:	f01b 0f05 	tst.w	fp, #5
    1618:	bf0c      	ite	eq
    161a:	2302      	moveq	r3, #2
    161c:	2301      	movne	r3, #1
    161e:	627b      	str	r3, [r7, #36]	; 0x24
    1620:	697b      	ldr	r3, [r7, #20]
    1622:	eb08 0a43 	add.w	sl, r8, r3, lsl #1
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    1626:	f00b 0302 	and.w	r3, fp, #2
    162a:	623b      	str	r3, [r7, #32]
		for (unsigned int i = 0; i < rws_nbr; i++) {
    162c:	45d0      	cmp	r8, sl
    162e:	d0b8      	beq.n	15a2 <cbprintf_package_convert+0x5a>
			uint8_t arg_idx = *str_pos++;
    1630:	f818 1b02 	ldrb.w	r1, [r8], #2
			const char *str = *(const char **)&buf32[arg_pos];
    1634:	f818 3c01 	ldrb.w	r3, [r8, #-1]
    1638:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
    163c:	4bac      	ldr	r3, [pc, #688]	; (18f0 <cbprintf_package_convert+0x3a8>)
    163e:	4599      	cmp	r9, r3
    1640:	d302      	bcc.n	1648 <cbprintf_package_convert+0x100>
    1642:	4bac      	ldr	r3, [pc, #688]	; (18f4 <cbprintf_package_convert+0x3ac>)
    1644:	4599      	cmp	r9, r3
    1646:	d339      	bcc.n	16bc <cbprintf_package_convert+0x174>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
    1648:	693b      	ldr	r3, [r7, #16]
    164a:	2b00      	cmp	r3, #0
    164c:	d043      	beq.n	16d6 <cbprintf_package_convert+0x18e>
    164e:	69f8      	ldr	r0, [r7, #28]
    1650:	f00b f851 	bl	c6f6 <is_ptr>
    1654:	2800      	cmp	r0, #0
    1656:	d03e      	beq.n	16d6 <cbprintf_package_convert+0x18e>
				LOG_WRN("(unsigned) char * used for %%p argument. "
    1658:	46e9      	mov	r9, sp
    165a:	b08a      	sub	sp, #40	; 0x28
    165c:	466a      	mov	r2, sp
    165e:	4ba6      	ldr	r3, [pc, #664]	; (18f8 <cbprintf_package_convert+0x3b0>)
    1660:	6153      	str	r3, [r2, #20]
    1662:	69fb      	ldr	r3, [r7, #28]
    1664:	e9c2 3106 	strd	r3, r1, [r2, #24]
    1668:	f44f 7300 	mov.w	r3, #512	; 0x200
    166c:	8413      	strh	r3, [r2, #32]
    166e:	4ba3      	ldr	r3, [pc, #652]	; (18fc <cbprintf_package_convert+0x3b4>)
    1670:	f842 3f10 	str.w	r3, [r2, #16]!
    1674:	48a2      	ldr	r0, [pc, #648]	; (1900 <cbprintf_package_convert+0x3b8>)
    1676:	2300      	movs	r3, #0
    1678:	f44f 5112 	mov.w	r1, #9344	; 0x2480
    167c:	f001 f8b6 	bl	27ec <z_impl_z_log_msg_static_create>
				out_len -= 2;
    1680:	3d02      	subs	r5, #2
    1682:	46cd      	mov	sp, r9
				continue;
    1684:	e7d2      	b.n	162c <cbprintf_package_convert+0xe4>
				const char *str = *(const char **)&buf32[*str_pos];
    1686:	f819 2b01 	ldrb.w	r2, [r9], #1
    168a:	627b      	str	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
    168c:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
    1690:	f00b ff5a 	bl	d548 <strlen>
				if (strl && strl_cnt < strl_len) {
    1694:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    1696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
    1698:	3001      	adds	r0, #1
				if (strl && strl_cnt < strl_len) {
    169a:	b13a      	cbz	r2, 16ac <cbprintf_package_convert+0x164>
    169c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
    16a0:	4296      	cmp	r6, r2
					strl[strl_cnt++] = (uint16_t)len;
    16a2:	bf3e      	ittt	cc
    16a4:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
    16a6:	f822 0016 	strhcc.w	r0, [r2, r6, lsl #1]
    16aa:	3601      	addcc	r6, #1
				out_len += len;
    16ac:	4405      	add	r5, r0
			for (unsigned int i = 0; i < ros_nbr; i++) {
    16ae:	e799      	b.n	15e4 <cbprintf_package_convert+0x9c>
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    16b0:	f01b 0604 	ands.w	r6, fp, #4
	size_t strl_cnt = 0;
    16b4:	bf1c      	itt	ne
    16b6:	6a7e      	ldrne	r6, [r7, #36]	; 0x24
				str_pos += ros_nbr;
    16b8:	44d0      	addne	r8, sl
    16ba:	e7ab      	b.n	1614 <cbprintf_package_convert+0xcc>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
    16bc:	693b      	ldr	r3, [r7, #16]
    16be:	b123      	cbz	r3, 16ca <cbprintf_package_convert+0x182>
    16c0:	69f8      	ldr	r0, [r7, #28]
    16c2:	f00b f818 	bl	c6f6 <is_ptr>
    16c6:	2800      	cmp	r0, #0
    16c8:	d1c6      	bne.n	1658 <cbprintf_package_convert+0x110>
				if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
    16ca:	f01b 0f01 	tst.w	fp, #1
    16ce:	d105      	bne.n	16dc <cbprintf_package_convert+0x194>
					out_len -= drop_ro_str_pos ? 2 : 1;
    16d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    16d2:	1aed      	subs	r5, r5, r3
    16d4:	e7aa      	b.n	162c <cbprintf_package_convert+0xe4>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    16d6:	6a3b      	ldr	r3, [r7, #32]
    16d8:	2b00      	cmp	r3, #0
    16da:	d0a7      	beq.n	162c <cbprintf_package_convert+0xe4>
		return 1 + strlen(str);
    16dc:	4648      	mov	r0, r9
    16de:	f00b ff33 	bl	d548 <strlen>
				if (strl && strl_cnt < strl_len) {
    16e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    16e4:	b143      	cbz	r3, 16f8 <cbprintf_package_convert+0x1b0>
    16e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    16ea:	429e      	cmp	r6, r3
					strl[strl_cnt++] = (uint16_t)len;
    16ec:	bf3f      	itttt	cc
    16ee:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
		return 1 + strlen(str);
    16f0:	1c43      	addcc	r3, r0, #1
					strl[strl_cnt++] = (uint16_t)len;
    16f2:	f822 3016 	strhcc.w	r3, [r2, r6, lsl #1]
    16f6:	3601      	addcc	r6, #1
				out_len += (len - 1);
    16f8:	4405      	add	r5, r0
		for (unsigned int i = 0; i < rws_nbr; i++) {
    16fa:	e797      	b.n	162c <cbprintf_package_convert+0xe4>
	} else if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    16fc:	f1ba 0f00 	cmp.w	sl, #0
    1700:	d071      	beq.n	17e6 <cbprintf_package_convert+0x29e>
    1702:	f01b 0604 	ands.w	r6, fp, #4
    1706:	d071      	beq.n	17ec <cbprintf_package_convert+0x2a4>
		keep_cnt = ros_nbr;
    1708:	46d1      	mov	r9, sl
		scpy_cnt = 0;
    170a:	2600      	movs	r6, #0
		dst = keep_str_pos;
    170c:	f107 0040 	add.w	r0, r7, #64	; 0x40
		memcpy(dst, str_pos, ros_nbr);
    1710:	4652      	mov	r2, sl
    1712:	4641      	mov	r1, r8
    1714:	f00b ff34 	bl	d580 <memcpy>
	str_pos += ros_nbr;
    1718:	697b      	ldr	r3, [r7, #20]
    171a:	005b      	lsls	r3, r3, #1
    171c:	60bb      	str	r3, [r7, #8]
    171e:	697b      	ldr	r3, [r7, #20]
    1720:	44d0      	add	r8, sl
	for (unsigned int i = 0; i < rws_nbr; i++) {
    1722:	eb08 0343 	add.w	r3, r8, r3, lsl #1
    1726:	617b      	str	r3, [r7, #20]
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    1728:	f00b 0302 	and.w	r3, fp, #2
    172c:	607b      	str	r3, [r7, #4]
	for (unsigned int i = 0; i < rws_nbr; i++) {
    172e:	697b      	ldr	r3, [r7, #20]
    1730:	4598      	cmp	r8, r3
    1732:	d15d      	bne.n	17f0 <cbprintf_package_convert+0x2a8>
	out_desc.len = in_desc->len;
    1734:	7823      	ldrb	r3, [r4, #0]
    1736:	61fb      	str	r3, [r7, #28]
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    1738:	7863      	ldrb	r3, [r4, #1]
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
    173a:	f01b 0f02 	tst.w	fp, #2
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    173e:	eb06 0203 	add.w	r2, r6, r3
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
    1742:	bf0c      	ite	eq
    1744:	ea4f 0159 	moveq.w	r1, r9, lsr #1
    1748:	2100      	movne	r1, #0
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    174a:	f01b 0f01 	tst.w	fp, #1
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    174e:	b2d2      	uxtb	r2, r2
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    1750:	f040 809d 	bne.w	188e <cbprintf_package_convert+0x346>
    1754:	f01b 0f04 	tst.w	fp, #4
    1758:	bf14      	ite	ne
    175a:	4648      	movne	r0, r9
    175c:	2000      	moveq	r0, #0
	struct cbprintf_package_desc in_desc_backup = *in_desc;
    175e:	f894 b002 	ldrb.w	fp, [r4, #2]
    1762:	f894 8003 	ldrb.w	r8, [r4, #3]
    1766:	613b      	str	r3, [r7, #16]
	*in_desc = out_desc;
    1768:	7062      	strb	r2, [r4, #1]
    176a:	70a0      	strb	r0, [r4, #2]
    176c:	70e1      	strb	r1, [r4, #3]
	rv = cb(in_packaged, args_size, ctx);
    176e:	69ba      	ldr	r2, [r7, #24]
    1770:	68f9      	ldr	r1, [r7, #12]
    1772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1774:	4620      	mov	r0, r4
    1776:	4798      	blx	r3
	if (rv < 0) {
    1778:	1e05      	subs	r5, r0, #0
    177a:	f6ff af12 	blt.w	15a2 <cbprintf_package_convert+0x5a>
	*in_desc = in_desc_backup;
    177e:	69fb      	ldr	r3, [r7, #28]
    1780:	7023      	strb	r3, [r4, #0]
    1782:	693b      	ldr	r3, [r7, #16]
    1784:	7063      	strb	r3, [r4, #1]
    1786:	f884 8003 	strb.w	r8, [r4, #3]
	rv = cb(keep_str_pos, keep_cnt, ctx);
    178a:	69ba      	ldr	r2, [r7, #24]
    178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	*in_desc = in_desc_backup;
    178e:	f884 b002 	strb.w	fp, [r4, #2]
	rv = cb(keep_str_pos, keep_cnt, ctx);
    1792:	4649      	mov	r1, r9
    1794:	f107 0040 	add.w	r0, r7, #64	; 0x40
    1798:	4798      	blx	r3
	if (rv < 0) {
    179a:	f1b0 0800 	subs.w	r8, r0, #0
    179e:	f2c0 80a3 	blt.w	18e8 <cbprintf_package_convert+0x3a0>
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
    17a2:	6a3b      	ldr	r3, [r7, #32]
	rv = cb(str_pos, strs_len, ctx);
    17a4:	69ba      	ldr	r2, [r7, #24]
    17a6:	6978      	ldr	r0, [r7, #20]
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
    17a8:	eba3 010a 	sub.w	r1, r3, sl
    17ac:	68fb      	ldr	r3, [r7, #12]
    17ae:	1ac9      	subs	r1, r1, r3
	rv = cb(str_pos, strs_len, ctx);
    17b0:	68bb      	ldr	r3, [r7, #8]
    17b2:	1ac9      	subs	r1, r1, r3
    17b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17b6:	4798      	blx	r3
	if (rv < 0) {
    17b8:	2800      	cmp	r0, #0
    17ba:	f2c0 8097 	blt.w	18ec <cbprintf_package_convert+0x3a4>
	out_len += rv;
    17be:	44a8      	add	r8, r5
	out_len += rv;
    17c0:	eb08 0500 	add.w	r5, r8, r0
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    17c4:	f04f 0b00 	mov.w	fp, #0
		uint8_t loc = cpy_str_pos[i];
    17c8:	f107 0a30 	add.w	sl, r7, #48	; 0x30
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    17cc:	45b3      	cmp	fp, r6
    17ce:	d360      	bcc.n	1892 <cbprintf_package_convert+0x34a>
	(void)cb(NULL, 0, ctx);
    17d0:	2100      	movs	r1, #0
    17d2:	69ba      	ldr	r2, [r7, #24]
    17d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17d6:	4608      	mov	r0, r1
    17d8:	4798      	blx	r3
	return out_len;
    17da:	e6e2      	b.n	15a2 <cbprintf_package_convert+0x5a>
	if (cb == NULL) {
    17dc:	f04f 0900 	mov.w	r9, #0
    17e0:	f107 0030 	add.w	r0, r7, #48	; 0x30
    17e4:	e794      	b.n	1710 <cbprintf_package_convert+0x1c8>
		scpy_cnt = 0;
    17e6:	4656      	mov	r6, sl
		keep_cnt = 0;
    17e8:	46d1      	mov	r9, sl
    17ea:	e795      	b.n	1718 <cbprintf_package_convert+0x1d0>
    17ec:	46b1      	mov	r9, r6
    17ee:	e793      	b.n	1718 <cbprintf_package_convert+0x1d0>
		uint8_t arg_idx = *str_pos++;
    17f0:	f818 1b02 	ldrb.w	r1, [r8], #2
    17f4:	4a3e      	ldr	r2, [pc, #248]	; (18f0 <cbprintf_package_convert+0x3a8>)
		uint8_t arg_pos = *str_pos++;
    17f6:	f818 5c01 	ldrb.w	r5, [r8, #-1]
		const char *str = *(const char **)&buf32[arg_pos];
    17fa:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
    17fe:	4293      	cmp	r3, r2
    1800:	d302      	bcc.n	1808 <cbprintf_package_convert+0x2c0>
    1802:	4a3c      	ldr	r2, [pc, #240]	; (18f4 <cbprintf_package_convert+0x3ac>)
    1804:	4293      	cmp	r3, r2
    1806:	d31c      	bcc.n	1842 <cbprintf_package_convert+0x2fa>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
    1808:	693b      	ldr	r3, [r7, #16]
    180a:	b123      	cbz	r3, 1816 <cbprintf_package_convert+0x2ce>
    180c:	69f8      	ldr	r0, [r7, #28]
    180e:	f00a ff72 	bl	c6f6 <is_ptr>
    1812:	2800      	cmp	r0, #0
    1814:	d18b      	bne.n	172e <cbprintf_package_convert+0x1e6>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    1816:	687b      	ldr	r3, [r7, #4]
    1818:	b9f3      	cbnz	r3, 1858 <cbprintf_package_convert+0x310>
				keep_str_pos[keep_cnt++] = arg_idx;
    181a:	f109 0228 	add.w	r2, r9, #40	; 0x28
    181e:	f107 0028 	add.w	r0, r7, #40	; 0x28
    1822:	4402      	add	r2, r0
    1824:	f109 0301 	add.w	r3, r9, #1
    1828:	f802 1c10 	strb.w	r1, [r2, #-16]
				keep_str_pos[keep_cnt++] = arg_pos;
    182c:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1830:	fa52 f383 	uxtab	r3, r2, r3
    1834:	f109 0902 	add.w	r9, r9, #2
    1838:	fa5f f989 	uxtb.w	r9, r9
    183c:	f803 5c10 	strb.w	r5, [r3, #-16]
	for (unsigned int i = 0; i < rws_nbr; i++) {
    1840:	e775      	b.n	172e <cbprintf_package_convert+0x1e6>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
    1842:	693b      	ldr	r3, [r7, #16]
    1844:	b12b      	cbz	r3, 1852 <cbprintf_package_convert+0x30a>
    1846:	69f8      	ldr	r0, [r7, #28]
    1848:	f00a ff55 	bl	c6f6 <is_ptr>
    184c:	2800      	cmp	r0, #0
    184e:	f47f af6e 	bne.w	172e <cbprintf_package_convert+0x1e6>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
    1852:	f01b 0f01 	tst.w	fp, #1
    1856:	d009      	beq.n	186c <cbprintf_package_convert+0x324>
				cpy_str_pos[scpy_cnt++] = arg_pos;
    1858:	f106 0228 	add.w	r2, r6, #40	; 0x28
    185c:	f107 0128 	add.w	r1, r7, #40	; 0x28
    1860:	1c73      	adds	r3, r6, #1
    1862:	1856      	adds	r6, r2, r1
    1864:	f806 5c20 	strb.w	r5, [r6, #-32]
    1868:	b2de      	uxtb	r6, r3
    186a:	e760      	b.n	172e <cbprintf_package_convert+0x1e6>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    186c:	f01b 0f04 	tst.w	fp, #4
    1870:	f43f af5d 	beq.w	172e <cbprintf_package_convert+0x1e6>
				keep_str_pos[keep_cnt++] = arg_pos;
    1874:	f109 0228 	add.w	r2, r9, #40	; 0x28
    1878:	f107 0128 	add.w	r1, r7, #40	; 0x28
    187c:	f109 0301 	add.w	r3, r9, #1
    1880:	eb02 0901 	add.w	r9, r2, r1
    1884:	f809 5c10 	strb.w	r5, [r9, #-16]
    1888:	fa5f f983 	uxtb.w	r9, r3
    188c:	e74f      	b.n	172e <cbprintf_package_convert+0x1e6>
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    188e:	2000      	movs	r0, #0
    1890:	e765      	b.n	175e <cbprintf_package_convert+0x216>
		uint8_t loc = cpy_str_pos[i];
    1892:	f81b 300a 	ldrb.w	r3, [fp, sl]
    1896:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		const char *str = *(const char **)&buf32[loc];
    189a:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
		uint16_t str_len = strl ? strl[i] : 0;
    189e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    18a0:	b1fb      	cbz	r3, 18e2 <cbprintf_package_convert+0x39a>
    18a2:	f833 801b 	ldrh.w	r8, [r3, fp, lsl #1]
		rv = cb(&loc, 1, ctx);
    18a6:	69ba      	ldr	r2, [r7, #24]
    18a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    18aa:	2101      	movs	r1, #1
    18ac:	f107 002f 	add.w	r0, r7, #47	; 0x2f
    18b0:	4798      	blx	r3
		if (rv < 0) {
    18b2:	2800      	cmp	r0, #0
    18b4:	db1a      	blt.n	18ec <cbprintf_package_convert+0x3a4>
		out_len += rv;
    18b6:	4405      	add	r5, r0
	strl = strl > 0 ? strl : strlen(str) + 1;
    18b8:	f1b8 0f00 	cmp.w	r8, #0
    18bc:	d106      	bne.n	18cc <cbprintf_package_convert+0x384>
    18be:	4648      	mov	r0, r9
    18c0:	f00b fe42 	bl	d548 <strlen>
    18c4:	f100 0801 	add.w	r8, r0, #1
    18c8:	fa1f f888 	uxth.w	r8, r8
	return cb(str, strl, ctx);
    18cc:	69ba      	ldr	r2, [r7, #24]
    18ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    18d0:	4641      	mov	r1, r8
    18d2:	4648      	mov	r0, r9
    18d4:	4798      	blx	r3
		if (rv < 0) {
    18d6:	2800      	cmp	r0, #0
    18d8:	db08      	blt.n	18ec <cbprintf_package_convert+0x3a4>
		out_len += rv;
    18da:	4405      	add	r5, r0
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    18dc:	f10b 0b01 	add.w	fp, fp, #1
    18e0:	e774      	b.n	17cc <cbprintf_package_convert+0x284>
		uint16_t str_len = strl ? strl[i] : 0;
    18e2:	f8d7 807c 	ldr.w	r8, [r7, #124]	; 0x7c
    18e6:	e7de      	b.n	18a6 <cbprintf_package_convert+0x35e>
    18e8:	4645      	mov	r5, r8
    18ea:	e65a      	b.n	15a2 <cbprintf_package_convert+0x5a>
    18ec:	4605      	mov	r5, r0
    18ee:	e658      	b.n	15a2 <cbprintf_package_convert+0x5a>
    18f0:	0000e6d8 	.word	0x0000e6d8
    18f4:	0001141c 	.word	0x0001141c
    18f8:	0000f073 	.word	0x0000f073
    18fc:	01000004 	.word	0x01000004
    1900:	0000e888 	.word	0x0000e888

00001904 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int c))
{
	_char_out = fn;
    1904:	4b01      	ldr	r3, [pc, #4]	; (190c <__printk_hook_install+0x8>)
    1906:	6018      	str	r0, [r3, #0]
}
    1908:	4770      	bx	lr
    190a:	bf00      	nop
    190c:	20000014 	.word	0x20000014

00001910 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    1910:	b530      	push	{r4, r5, lr}
    1912:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
    1914:	2500      	movs	r5, #0
    1916:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
    191a:	4604      	mov	r4, r0
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    191c:	9500      	str	r5, [sp, #0]
    191e:	a903      	add	r1, sp, #12
    1920:	4805      	ldr	r0, [pc, #20]	; (1938 <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
    1922:	9505      	str	r5, [sp, #20]
    1924:	f000 f918 	bl	1b58 <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
    1928:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
    192c:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
    192e:	bfb8      	it	lt
    1930:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
    1932:	b007      	add	sp, #28
    1934:	bd30      	pop	{r4, r5, pc}
    1936:	bf00      	nop
    1938:	0000c745 	.word	0x0000c745

0000193c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    193c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1940:	8b05      	ldrh	r5, [r0, #24]
{
    1942:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1944:	0728      	lsls	r0, r5, #28
{
    1946:	4690      	mov	r8, r2
	if (processing) {
    1948:	d411      	bmi.n	196e <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    194a:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    194c:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    1950:	f040 80cd 	bne.w	1aee <process_event+0x1b2>
			evt = process_recheck(mgr);
    1954:	4620      	mov	r0, r4
    1956:	f00b f90c 	bl	cb72 <process_recheck>
		}

		if (evt == EVT_NOP) {
    195a:	b178      	cbz	r0, 197c <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    195c:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    195e:	8b21      	ldrh	r1, [r4, #24]
    1960:	2804      	cmp	r0, #4
    1962:	d811      	bhi.n	1988 <process_event+0x4c>
    1964:	e8df f000 	tbb	[pc, r0]
    1968:	856d10c3 	.word	0x856d10c3
    196c:	95          	.byte	0x95
    196d:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
    196e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1970:	bf0c      	ite	eq
    1972:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1976:	f045 0520 	orrne.w	r5, r5, #32
    197a:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    197c:	f388 8811 	msr	BASEPRI, r8
    1980:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1988:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    198c:	45aa      	cmp	sl, r5
    198e:	f000 80a6 	beq.w	1ade <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
    1992:	2700      	movs	r7, #0
    1994:	46b9      	mov	r9, r7
    1996:	463e      	mov	r6, r7
    1998:	68a3      	ldr	r3, [r4, #8]
    199a:	2b00      	cmp	r3, #0
    199c:	f000 80bd 	beq.w	1b1a <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    19a0:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    19a4:	8321      	strh	r1, [r4, #24]
    19a6:	f388 8811 	msr	BASEPRI, r8
    19aa:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    19ae:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    19b0:	2900      	cmp	r1, #0
    19b2:	f000 80bb 	beq.w	1b2c <process_event+0x1f0>
	return node->next;
    19b6:	680d      	ldr	r5, [r1, #0]
    19b8:	2900      	cmp	r1, #0
    19ba:	f000 80b7 	beq.w	1b2c <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
    19be:	f8d1 8004 	ldr.w	r8, [r1, #4]
    19c2:	4633      	mov	r3, r6
    19c4:	4652      	mov	r2, sl
    19c6:	4620      	mov	r0, r4
    19c8:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    19ca:	2d00      	cmp	r5, #0
    19cc:	d076      	beq.n	1abc <process_event+0x180>
    19ce:	682b      	ldr	r3, [r5, #0]
    19d0:	4629      	mov	r1, r5
    19d2:	461d      	mov	r5, r3
    19d4:	e7f0      	b.n	19b8 <process_event+0x7c>
    19d6:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    19da:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    19dc:	2a01      	cmp	r2, #1
    19de:	d81b      	bhi.n	1a18 <process_event+0xdc>
	list->head = NULL;
    19e0:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19e2:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    19e6:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    19e8:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19ea:	b289      	uxth	r1, r1
	list->tail = NULL;
    19ec:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    19f0:	d109      	bne.n	1a06 <process_event+0xca>
    19f2:	463b      	mov	r3, r7
    19f4:	e003      	b.n	19fe <process_event+0xc2>
				mgr->refs += 1U;
    19f6:	8b62      	ldrh	r2, [r4, #26]
    19f8:	3201      	adds	r2, #1
    19fa:	8362      	strh	r2, [r4, #26]
	return node->next;
    19fc:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    19fe:	2b00      	cmp	r3, #0
    1a00:	d1f9      	bne.n	19f6 <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a02:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1a06:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1a08:	4620      	mov	r0, r4
    1a0a:	f00b f8b2 	bl	cb72 <process_recheck>
    1a0e:	2800      	cmp	r0, #0
    1a10:	d07b      	beq.n	1b0a <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1a12:	f041 0120 	orr.w	r1, r1, #32
    1a16:	e077      	b.n	1b08 <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1a18:	2b04      	cmp	r3, #4
    1a1a:	d10a      	bne.n	1a32 <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a1c:	f021 0107 	bic.w	r1, r1, #7
    1a20:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1a22:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1a24:	4620      	mov	r0, r4
    1a26:	f00b f8a4 	bl	cb72 <process_recheck>
    1a2a:	b110      	cbz	r0, 1a32 <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1a2c:	f041 0120 	orr.w	r1, r1, #32
    1a30:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1a32:	8b21      	ldrh	r1, [r4, #24]
    1a34:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1a38:	45aa      	cmp	sl, r5
    1a3a:	d050      	beq.n	1ade <process_event+0x1a2>
    1a3c:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
    1a3e:	46b9      	mov	r9, r7
    1a40:	e7aa      	b.n	1998 <process_event+0x5c>
			transit = mgr->transitions->start;
    1a42:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a44:	f021 0107 	bic.w	r1, r1, #7
    1a48:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    1a4c:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
    1a4e:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1a52:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1a54:	d12d      	bne.n	1ab2 <process_event+0x176>
		    || (transit != NULL)) {
    1a56:	f1b9 0f00 	cmp.w	r9, #0
    1a5a:	d040      	beq.n	1ade <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1a5c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1a60:	8321      	strh	r1, [r4, #24]
    1a62:	f388 8811 	msr	BASEPRI, r8
    1a66:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
    1a6a:	493a      	ldr	r1, [pc, #232]	; (1b54 <process_event+0x218>)
    1a6c:	4620      	mov	r0, r4
    1a6e:	47c8      	blx	r9
    1a70:	e029      	b.n	1ac6 <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a72:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
    1a76:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a78:	f041 0104 	orr.w	r1, r1, #4
    1a7c:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1a7e:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
    1a80:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1a84:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1a86:	d0e6      	beq.n	1a56 <process_event+0x11a>
    1a88:	2700      	movs	r7, #0
		res = 0;
    1a8a:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1a8c:	f04f 0a04 	mov.w	sl, #4
    1a90:	e782      	b.n	1998 <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a92:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
    1a96:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a98:	f041 0105 	orr.w	r1, r1, #5
    1a9c:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1a9e:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
    1aa0:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1aa4:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1aa6:	d0d6      	beq.n	1a56 <process_event+0x11a>
    1aa8:	2700      	movs	r7, #0
		res = 0;
    1aaa:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1aac:	f04f 0a05 	mov.w	sl, #5
    1ab0:	e772      	b.n	1998 <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
    1ab2:	2700      	movs	r7, #0
		res = 0;
    1ab4:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1ab6:	f04f 0a06 	mov.w	sl, #6
    1aba:	e76d      	b.n	1998 <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1abc:	462b      	mov	r3, r5
    1abe:	e787      	b.n	19d0 <process_event+0x94>
			if (transit != NULL) {
    1ac0:	f1b9 0f00 	cmp.w	r9, #0
    1ac4:	d1d1      	bne.n	1a6a <process_event+0x12e>
	__asm__ volatile(
    1ac6:	f04f 0340 	mov.w	r3, #64	; 0x40
    1aca:	f3ef 8811 	mrs	r8, BASEPRI
    1ace:	f383 8812 	msr	BASEPRI_MAX, r3
    1ad2:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1ad6:	8b23      	ldrh	r3, [r4, #24]
    1ad8:	f023 0308 	bic.w	r3, r3, #8
    1adc:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    1ade:	8b25      	ldrh	r5, [r4, #24]
    1ae0:	06ea      	lsls	r2, r5, #27
    1ae2:	d52e      	bpl.n	1b42 <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1ae4:	f025 0310 	bic.w	r3, r5, #16
    1ae8:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    1aea:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
    1aee:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1af0:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    1af2:	2e00      	cmp	r6, #0
    1af4:	f6bf af6f 	bge.w	19d6 <process_event+0x9a>
	list->head = NULL;
    1af8:	2300      	movs	r3, #0
		*clients = mgr->clients;
    1afa:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    1afc:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1b00:	f021 0107 	bic.w	r1, r1, #7
    1b04:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1b08:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1b0a:	8b21      	ldrh	r1, [r4, #24]
    1b0c:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1b10:	45aa      	cmp	sl, r5
    1b12:	f04f 0900 	mov.w	r9, #0
    1b16:	f47f af3f 	bne.w	1998 <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
    1b1a:	2f00      	cmp	r7, #0
    1b1c:	d09b      	beq.n	1a56 <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1b1e:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1b22:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
    1b24:	f388 8811 	msr	BASEPRI, r8
    1b28:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
    1b2c:	2f00      	cmp	r7, #0
    1b2e:	d0c7      	beq.n	1ac0 <process_event+0x184>
	return node->next;
    1b30:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
    1b32:	4639      	mov	r1, r7
    1b34:	4633      	mov	r3, r6
    1b36:	4652      	mov	r2, sl
    1b38:	4620      	mov	r0, r4
    1b3a:	f00b f846 	bl	cbca <notify_one>
	list->head = node;
    1b3e:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
    1b40:	e7f4      	b.n	1b2c <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1b42:	06ab      	lsls	r3, r5, #26
    1b44:	f57f af1a 	bpl.w	197c <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1b48:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1b4c:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    1b4e:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    1b52:	e6ff      	b.n	1954 <process_event+0x18>
    1b54:	0000cbf7 	.word	0x0000cbf7

00001b58 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    1b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b5c:	4681      	mov	r9, r0
    1b5e:	b095      	sub	sp, #84	; 0x54
    1b60:	468b      	mov	fp, r1
    1b62:	4617      	mov	r7, r2
    1b64:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    1b66:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1b68:	7838      	ldrb	r0, [r7, #0]
    1b6a:	b908      	cbnz	r0, 1b70 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    1b6c:	4628      	mov	r0, r5
    1b6e:	e358      	b.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
			OUTC(*fp++);
    1b70:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    1b72:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    1b74:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
    1b76:	d006      	beq.n	1b86 <z_cbvprintf_impl+0x2e>
			OUTC('%');
    1b78:	4659      	mov	r1, fp
    1b7a:	47c8      	blx	r9
    1b7c:	2800      	cmp	r0, #0
    1b7e:	f2c0 8350 	blt.w	2222 <CONFIG_USB_DEVICE_VID+0x224>
    1b82:	3501      	adds	r5, #1
		if (bps == NULL) {
    1b84:	e1fb      	b.n	1f7e <z_cbvprintf_impl+0x426>
		} state = {
    1b86:	2218      	movs	r2, #24
    1b88:	2100      	movs	r1, #0
    1b8a:	a80e      	add	r0, sp, #56	; 0x38
    1b8c:	f00b fd03 	bl	d596 <memset>
	if (*sp == '%') {
    1b90:	787b      	ldrb	r3, [r7, #1]
    1b92:	2b25      	cmp	r3, #37	; 0x25
    1b94:	d07d      	beq.n	1c92 <z_cbvprintf_impl+0x13a>
    1b96:	2300      	movs	r3, #0
    1b98:	1c78      	adds	r0, r7, #1
    1b9a:	4698      	mov	r8, r3
    1b9c:	469e      	mov	lr, r3
    1b9e:	469c      	mov	ip, r3
    1ba0:	461e      	mov	r6, r3
    1ba2:	4601      	mov	r1, r0
		switch (*sp) {
    1ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
    1ba8:	2a2b      	cmp	r2, #43	; 0x2b
    1baa:	f000 80a1 	beq.w	1cf0 <z_cbvprintf_impl+0x198>
    1bae:	f200 8098 	bhi.w	1ce2 <z_cbvprintf_impl+0x18a>
    1bb2:	2a20      	cmp	r2, #32
    1bb4:	f000 809f 	beq.w	1cf6 <z_cbvprintf_impl+0x19e>
    1bb8:	2a23      	cmp	r2, #35	; 0x23
    1bba:	f000 809f 	beq.w	1cfc <z_cbvprintf_impl+0x1a4>
    1bbe:	b12b      	cbz	r3, 1bcc <z_cbvprintf_impl+0x74>
    1bc0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1bc8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1bcc:	f1b8 0f00 	cmp.w	r8, #0
    1bd0:	d005      	beq.n	1bde <z_cbvprintf_impl+0x86>
    1bd2:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1bd6:	f043 0320 	orr.w	r3, r3, #32
    1bda:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1bde:	f1be 0f00 	cmp.w	lr, #0
    1be2:	d005      	beq.n	1bf0 <z_cbvprintf_impl+0x98>
    1be4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1be8:	f043 0310 	orr.w	r3, r3, #16
    1bec:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1bf0:	f1bc 0f00 	cmp.w	ip, #0
    1bf4:	d005      	beq.n	1c02 <z_cbvprintf_impl+0xaa>
    1bf6:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1bfa:	f043 0308 	orr.w	r3, r3, #8
    1bfe:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1c02:	b12e      	cbz	r6, 1c10 <z_cbvprintf_impl+0xb8>
    1c04:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1c08:	f043 0304 	orr.w	r3, r3, #4
    1c0c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
    1c10:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1c14:	f003 0044 	and.w	r0, r3, #68	; 0x44
    1c18:	2844      	cmp	r0, #68	; 0x44
    1c1a:	d103      	bne.n	1c24 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
    1c1c:	f36f 1386 	bfc	r3, #6, #1
    1c20:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
    1c24:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    1c28:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    1c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1c2e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    1c32:	d17f      	bne.n	1d34 <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
    1c34:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1c38:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
    1c3c:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    1c3e:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
    1c42:	781a      	ldrb	r2, [r3, #0]
    1c44:	2a2e      	cmp	r2, #46	; 0x2e
    1c46:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1c4a:	bf0c      	ite	eq
    1c4c:	2101      	moveq	r1, #1
    1c4e:	2100      	movne	r1, #0
    1c50:	f361 0241 	bfi	r2, r1, #1, #1
    1c54:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
    1c58:	d178      	bne.n	1d4c <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
    1c5a:	785a      	ldrb	r2, [r3, #1]
    1c5c:	2a2a      	cmp	r2, #42	; 0x2a
    1c5e:	d06e      	beq.n	1d3e <z_cbvprintf_impl+0x1e6>
	++sp;
    1c60:	3301      	adds	r3, #1
	size_t val = 0;
    1c62:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1c64:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1c68:	4619      	mov	r1, r3
    1c6a:	f811 0b01 	ldrb.w	r0, [r1], #1
    1c6e:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    1c72:	2e09      	cmp	r6, #9
    1c74:	f240 8095 	bls.w	1da2 <z_cbvprintf_impl+0x24a>
	conv->unsupported |= ((conv->prec_value < 0)
    1c78:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
    1c7c:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
    1c7e:	f3c1 0040 	ubfx	r0, r1, #1, #1
    1c82:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
    1c86:	460a      	mov	r2, r1
    1c88:	f360 0241 	bfi	r2, r0, #1, #1
    1c8c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1c90:	e05c      	b.n	1d4c <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
    1c92:	1cba      	adds	r2, r7, #2
    1c94:	9203      	str	r2, [sp, #12]
    1c96:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
    1c9a:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1c9e:	07da      	lsls	r2, r3, #31
    1ca0:	f140 812e 	bpl.w	1f00 <z_cbvprintf_impl+0x3a8>
			width = va_arg(ap, int);
    1ca4:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
    1ca8:	f1b8 0f00 	cmp.w	r8, #0
    1cac:	da07      	bge.n	1cbe <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
    1cae:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1cb2:	f042 0204 	orr.w	r2, r2, #4
    1cb6:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
    1cba:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
    1cbe:	075e      	lsls	r6, r3, #29
    1cc0:	f140 8127 	bpl.w	1f12 <z_cbvprintf_impl+0x3ba>
			int arg = va_arg(ap, int);
    1cc4:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
    1cc8:	f1ba 0f00 	cmp.w	sl, #0
    1ccc:	f280 8126 	bge.w	1f1c <z_cbvprintf_impl+0x3c4>
				conv->prec_present = false;
    1cd0:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1cd4:	f36f 0341 	bfc	r3, #1, #1
    1cd8:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
    1cdc:	f04f 3aff 	mov.w	sl, #4294967295
    1ce0:	e11c      	b.n	1f1c <z_cbvprintf_impl+0x3c4>
		switch (*sp) {
    1ce2:	2a2d      	cmp	r2, #45	; 0x2d
    1ce4:	d00d      	beq.n	1d02 <z_cbvprintf_impl+0x1aa>
    1ce6:	2a30      	cmp	r2, #48	; 0x30
    1ce8:	f47f af69 	bne.w	1bbe <z_cbvprintf_impl+0x66>
    1cec:	2301      	movs	r3, #1
	} while (loop);
    1cee:	e758      	b.n	1ba2 <z_cbvprintf_impl+0x4a>
		switch (*sp) {
    1cf0:	f04f 0c01 	mov.w	ip, #1
    1cf4:	e755      	b.n	1ba2 <z_cbvprintf_impl+0x4a>
    1cf6:	f04f 0e01 	mov.w	lr, #1
    1cfa:	e752      	b.n	1ba2 <z_cbvprintf_impl+0x4a>
    1cfc:	f04f 0801 	mov.w	r8, #1
    1d00:	e74f      	b.n	1ba2 <z_cbvprintf_impl+0x4a>
    1d02:	2601      	movs	r6, #1
    1d04:	e74d      	b.n	1ba2 <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
    1d06:	fb0e 6202 	mla	r2, lr, r2, r6
    1d0a:	3a30      	subs	r2, #48	; 0x30
    1d0c:	4603      	mov	r3, r0
    1d0e:	4618      	mov	r0, r3
    1d10:	f810 6b01 	ldrb.w	r6, [r0], #1
    1d14:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    1d18:	f1bc 0f09 	cmp.w	ip, #9
    1d1c:	d9f3      	bls.n	1d06 <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
    1d1e:	4299      	cmp	r1, r3
    1d20:	d08f      	beq.n	1c42 <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    1d22:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
    1d26:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
    1d28:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    1d2a:	f362 0141 	bfi	r1, r2, #1, #1
    1d2e:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
    1d32:	e786      	b.n	1c42 <z_cbvprintf_impl+0xea>
    1d34:	460b      	mov	r3, r1
	size_t val = 0;
    1d36:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1d38:	f04f 0e0a 	mov.w	lr, #10
    1d3c:	e7e7      	b.n	1d0e <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
    1d3e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1d42:	f042 0204 	orr.w	r2, r2, #4
    1d46:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
    1d4a:	3302      	adds	r3, #2
	switch (*sp) {
    1d4c:	781a      	ldrb	r2, [r3, #0]
    1d4e:	2a6c      	cmp	r2, #108	; 0x6c
    1d50:	d047      	beq.n	1de2 <z_cbvprintf_impl+0x28a>
    1d52:	d82b      	bhi.n	1dac <z_cbvprintf_impl+0x254>
    1d54:	2a68      	cmp	r2, #104	; 0x68
    1d56:	d031      	beq.n	1dbc <z_cbvprintf_impl+0x264>
    1d58:	2a6a      	cmp	r2, #106	; 0x6a
    1d5a:	d04b      	beq.n	1df4 <z_cbvprintf_impl+0x29c>
    1d5c:	2a4c      	cmp	r2, #76	; 0x4c
    1d5e:	d051      	beq.n	1e04 <z_cbvprintf_impl+0x2ac>
	conv->specifier = *sp++;
    1d60:	461a      	mov	r2, r3
    1d62:	f812 3b01 	ldrb.w	r3, [r2], #1
    1d66:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
    1d68:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
    1d6a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
    1d6e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
    1d72:	f200 80be 	bhi.w	1ef2 <z_cbvprintf_impl+0x39a>
    1d76:	2b6d      	cmp	r3, #109	; 0x6d
    1d78:	d851      	bhi.n	1e1e <z_cbvprintf_impl+0x2c6>
    1d7a:	2b69      	cmp	r3, #105	; 0x69
    1d7c:	f200 80b9 	bhi.w	1ef2 <z_cbvprintf_impl+0x39a>
    1d80:	2b57      	cmp	r3, #87	; 0x57
    1d82:	d867      	bhi.n	1e54 <z_cbvprintf_impl+0x2fc>
    1d84:	2b41      	cmp	r3, #65	; 0x41
    1d86:	d003      	beq.n	1d90 <z_cbvprintf_impl+0x238>
    1d88:	3b45      	subs	r3, #69	; 0x45
    1d8a:	2b02      	cmp	r3, #2
    1d8c:	f200 80b1 	bhi.w	1ef2 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_FP;
    1d90:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1d94:	2204      	movs	r2, #4
    1d96:	f362 0302 	bfi	r3, r2, #0, #3
    1d9a:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
    1d9e:	2301      	movs	r3, #1
			break;
    1da0:	e073      	b.n	1e8a <z_cbvprintf_impl+0x332>
		val = 10U * val + *sp++ - '0';
    1da2:	fb0c 0202 	mla	r2, ip, r2, r0
    1da6:	3a30      	subs	r2, #48	; 0x30
    1da8:	460b      	mov	r3, r1
    1daa:	e75d      	b.n	1c68 <z_cbvprintf_impl+0x110>
	switch (*sp) {
    1dac:	2a74      	cmp	r2, #116	; 0x74
    1dae:	d025      	beq.n	1dfc <z_cbvprintf_impl+0x2a4>
    1db0:	2a7a      	cmp	r2, #122	; 0x7a
    1db2:	d1d5      	bne.n	1d60 <z_cbvprintf_impl+0x208>
		conv->length_mod = LENGTH_Z;
    1db4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1db8:	2106      	movs	r1, #6
    1dba:	e00c      	b.n	1dd6 <z_cbvprintf_impl+0x27e>
		if (*++sp == 'h') {
    1dbc:	785a      	ldrb	r2, [r3, #1]
    1dbe:	2a68      	cmp	r2, #104	; 0x68
    1dc0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1dc4:	d106      	bne.n	1dd4 <z_cbvprintf_impl+0x27c>
			conv->length_mod = LENGTH_HH;
    1dc6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1dc8:	f361 02c6 	bfi	r2, r1, #3, #4
    1dcc:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
    1dd0:	3302      	adds	r3, #2
    1dd2:	e7c5      	b.n	1d60 <z_cbvprintf_impl+0x208>
			conv->length_mod = LENGTH_H;
    1dd4:	2102      	movs	r1, #2
    1dd6:	f361 02c6 	bfi	r2, r1, #3, #4
    1dda:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
    1dde:	3301      	adds	r3, #1
    1de0:	e7be      	b.n	1d60 <z_cbvprintf_impl+0x208>
		if (*++sp == 'l') {
    1de2:	785a      	ldrb	r2, [r3, #1]
    1de4:	2a6c      	cmp	r2, #108	; 0x6c
    1de6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1dea:	d101      	bne.n	1df0 <z_cbvprintf_impl+0x298>
			conv->length_mod = LENGTH_LL;
    1dec:	2104      	movs	r1, #4
    1dee:	e7eb      	b.n	1dc8 <z_cbvprintf_impl+0x270>
			conv->length_mod = LENGTH_L;
    1df0:	2103      	movs	r1, #3
    1df2:	e7f0      	b.n	1dd6 <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_J;
    1df4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1df8:	2105      	movs	r1, #5
    1dfa:	e7ec      	b.n	1dd6 <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_T;
    1dfc:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1e00:	2107      	movs	r1, #7
    1e02:	e7e8      	b.n	1dd6 <z_cbvprintf_impl+0x27e>
		conv->unsupported = true;
    1e04:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    1e08:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    1e0c:	f022 0202 	bic.w	r2, r2, #2
    1e10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1e14:	f042 0202 	orr.w	r2, r2, #2
    1e18:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
    1e1c:	e7df      	b.n	1dde <z_cbvprintf_impl+0x286>
	switch (conv->specifier) {
    1e1e:	3b6e      	subs	r3, #110	; 0x6e
    1e20:	b2d9      	uxtb	r1, r3
    1e22:	2301      	movs	r3, #1
    1e24:	408b      	lsls	r3, r1
    1e26:	f240 4182 	movw	r1, #1154	; 0x482
    1e2a:	420b      	tst	r3, r1
    1e2c:	d137      	bne.n	1e9e <z_cbvprintf_impl+0x346>
    1e2e:	f013 0f24 	tst.w	r3, #36	; 0x24
    1e32:	d151      	bne.n	1ed8 <z_cbvprintf_impl+0x380>
    1e34:	07d8      	lsls	r0, r3, #31
    1e36:	d55c      	bpl.n	1ef2 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_PTR;
    1e38:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1e3c:	2103      	movs	r1, #3
    1e3e:	f361 0302 	bfi	r3, r1, #0, #3
    1e42:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1e46:	f002 0378 	and.w	r3, r2, #120	; 0x78
    1e4a:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    1e4e:	424b      	negs	r3, r1
    1e50:	414b      	adcs	r3, r1
    1e52:	e01a      	b.n	1e8a <z_cbvprintf_impl+0x332>
	switch (conv->specifier) {
    1e54:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    1e58:	b2c9      	uxtb	r1, r1
    1e5a:	2001      	movs	r0, #1
    1e5c:	fa00 f101 	lsl.w	r1, r0, r1
    1e60:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    1e64:	d194      	bne.n	1d90 <z_cbvprintf_impl+0x238>
    1e66:	f640 0601 	movw	r6, #2049	; 0x801
    1e6a:	4231      	tst	r1, r6
    1e6c:	d11d      	bne.n	1eaa <z_cbvprintf_impl+0x352>
    1e6e:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    1e72:	d03e      	beq.n	1ef2 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_SINT;
    1e74:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1e78:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1e7c:	f002 0278 	and.w	r2, r2, #120	; 0x78
    1e80:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    1e82:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1e86:	d034      	beq.n	1ef2 <z_cbvprintf_impl+0x39a>
	bool unsupported = false;
    1e88:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    1e8a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1e8e:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1e92:	430b      	orrs	r3, r1
    1e94:	f363 0241 	bfi	r2, r3, #1, #1
    1e98:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1e9c:	e6fd      	b.n	1c9a <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
    1e9e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1ea2:	2102      	movs	r1, #2
    1ea4:	f361 0302 	bfi	r3, r1, #0, #3
    1ea8:	e7e8      	b.n	1e7c <z_cbvprintf_impl+0x324>
    1eaa:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
    1eae:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    1eb0:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    1eb4:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1eb8:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1eba:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
    1ebe:	bf02      	ittt	eq
    1ec0:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
    1ec4:	f041 0101 	orreq.w	r1, r1, #1
    1ec8:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
    1ecc:	2b63      	cmp	r3, #99	; 0x63
    1ece:	d1db      	bne.n	1e88 <z_cbvprintf_impl+0x330>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1ed0:	1e13      	subs	r3, r2, #0
    1ed2:	bf18      	it	ne
    1ed4:	2301      	movne	r3, #1
    1ed6:	e7d8      	b.n	1e8a <z_cbvprintf_impl+0x332>
		conv->specifier_cat = SPECIFIER_PTR;
    1ed8:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1edc:	2103      	movs	r1, #3
    1ede:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    1ee2:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1ee6:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
    1eea:	bf14      	ite	ne
    1eec:	2301      	movne	r3, #1
    1eee:	2300      	moveq	r3, #0
    1ef0:	e7cb      	b.n	1e8a <z_cbvprintf_impl+0x332>
		conv->invalid = true;
    1ef2:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1ef6:	f043 0301 	orr.w	r3, r3, #1
    1efa:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
    1efe:	e7c3      	b.n	1e88 <z_cbvprintf_impl+0x330>
		} else if (conv->width_present) {
    1f00:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
    1f04:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1f06:	bfb4      	ite	lt
    1f08:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
    1f0c:	f04f 38ff 	movge.w	r8, #4294967295
    1f10:	e6d5      	b.n	1cbe <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
    1f12:	0798      	lsls	r0, r3, #30
    1f14:	f57f aee2 	bpl.w	1cdc <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
    1f18:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
    1f1c:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
    1f20:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1f22:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
    1f26:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
    1f2a:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1f2e:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1f30:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1f34:	d133      	bne.n	1f9e <z_cbvprintf_impl+0x446>
			switch (length_mod) {
    1f36:	1ecb      	subs	r3, r1, #3
    1f38:	2b04      	cmp	r3, #4
    1f3a:	d804      	bhi.n	1f46 <z_cbvprintf_impl+0x3ee>
    1f3c:	e8df f003 	tbb	[pc, r3]
    1f40:	21464621 	.word	0x21464621
    1f44:	21          	.byte	0x21
    1f45:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    1f46:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    1f48:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    1f4a:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1f4e:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1f52:	d11c      	bne.n	1f8e <z_cbvprintf_impl+0x436>
				value->sint = (signed char)value->sint;
    1f54:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
    1f58:	17da      	asrs	r2, r3, #31
    1f5a:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
    1f5e:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    1f60:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1f64:	f013 0603 	ands.w	r6, r3, #3
    1f68:	d050      	beq.n	200c <CONFIG_USB_DEVICE_VID+0xe>
			OUTS(sp, fp);
    1f6a:	9b03      	ldr	r3, [sp, #12]
    1f6c:	463a      	mov	r2, r7
    1f6e:	4659      	mov	r1, fp
    1f70:	4648      	mov	r0, r9
    1f72:	f00a ff5e 	bl	ce32 <outs>
    1f76:	2800      	cmp	r0, #0
    1f78:	f2c0 8153 	blt.w	2222 <CONFIG_USB_DEVICE_VID+0x224>
    1f7c:	4405      	add	r5, r0
			continue;
    1f7e:	9f03      	ldr	r7, [sp, #12]
    1f80:	e5f2      	b.n	1b68 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1f82:	f854 3b04 	ldr.w	r3, [r4], #4
    1f86:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    1f88:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    1f8c:	e7e8      	b.n	1f60 <z_cbvprintf_impl+0x408>
			} else if (length_mod == LENGTH_H) {
    1f8e:	2902      	cmp	r1, #2
    1f90:	d1e5      	bne.n	1f5e <z_cbvprintf_impl+0x406>
				value->sint = (short)value->sint;
    1f92:	b21a      	sxth	r2, r3
    1f94:	f343 33c0 	sbfx	r3, r3, #15, #1
    1f98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1f9c:	e7df      	b.n	1f5e <z_cbvprintf_impl+0x406>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1f9e:	2b02      	cmp	r3, #2
    1fa0:	d124      	bne.n	1fec <z_cbvprintf_impl+0x494>
			switch (length_mod) {
    1fa2:	1ecb      	subs	r3, r1, #3
    1fa4:	2b04      	cmp	r3, #4
    1fa6:	d804      	bhi.n	1fb2 <z_cbvprintf_impl+0x45a>
    1fa8:	e8df f003 	tbb	[pc, r3]
    1fac:	18101018 	.word	0x18101018
    1fb0:	18          	.byte	0x18
    1fb1:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    1fb2:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1fb4:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1fb8:	f04f 0200 	mov.w	r2, #0
    1fbc:	d014      	beq.n	1fe8 <z_cbvprintf_impl+0x490>
			} else if (length_mod == LENGTH_H) {
    1fbe:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    1fc0:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
    1fc4:	d1cc      	bne.n	1f60 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned short)value->uint;
    1fc6:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    1fc8:	930e      	str	r3, [sp, #56]	; 0x38
    1fca:	e7c9      	b.n	1f60 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap,
    1fcc:	3407      	adds	r4, #7
    1fce:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    1fd2:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1fd6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1fda:	e7c1      	b.n	1f60 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap, size_t);
    1fdc:	f854 3b04 	ldr.w	r3, [r4], #4
    1fe0:	930e      	str	r3, [sp, #56]	; 0x38
    1fe2:	2300      	movs	r3, #0
    1fe4:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
    1fe6:	e7bb      	b.n	1f60 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned char)value->uint;
    1fe8:	b2db      	uxtb	r3, r3
    1fea:	e7cd      	b.n	1f88 <z_cbvprintf_impl+0x430>
		} else if (specifier_cat == SPECIFIER_FP) {
    1fec:	2b04      	cmp	r3, #4
    1fee:	d108      	bne.n	2002 <CONFIG_USB_DEVICE_VID+0x4>
					(sint_value_type)va_arg(ap, long long);
    1ff0:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    1ff2:	f024 0407 	bic.w	r4, r4, #7
    1ff6:	e9d4 2300 	ldrd	r2, r3, [r4]
    1ffa:	3408      	adds	r4, #8
    1ffc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    2000:	e7ae      	b.n	1f60 <z_cbvprintf_impl+0x408>
		} else if (specifier_cat == SPECIFIER_PTR) {
    2002:	2b03      	cmp	r3, #3
    2004:	d1ac      	bne.n	1f60 <z_cbvprintf_impl+0x408>
			value->ptr = va_arg(ap, void *);
    2006:	f854 3b04 	ldr.w	r3, [r4], #4
    200a:	e7dd      	b.n	1fc8 <z_cbvprintf_impl+0x470>
		switch (conv->specifier) {
    200c:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    2010:	2878      	cmp	r0, #120	; 0x78
    2012:	d8b4      	bhi.n	1f7e <z_cbvprintf_impl+0x426>
    2014:	2862      	cmp	r0, #98	; 0x62
    2016:	d81c      	bhi.n	2052 <CONFIG_USB_DEVICE_VID+0x54>
    2018:	2825      	cmp	r0, #37	; 0x25
    201a:	f43f adad 	beq.w	1b78 <z_cbvprintf_impl+0x20>
    201e:	2858      	cmp	r0, #88	; 0x58
    2020:	d1ad      	bne.n	1f7e <z_cbvprintf_impl+0x426>
			bps = encode_uint(value->uint, conv, buf, bpe);
    2022:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    2026:	9300      	str	r3, [sp, #0]
    2028:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    202c:	ab08      	add	r3, sp, #32
    202e:	aa10      	add	r2, sp, #64	; 0x40
    2030:	f00a feb9 	bl	cda6 <encode_uint>
			if (precision >= 0) {
    2034:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    2038:	4607      	mov	r7, r0
			if (precision >= 0) {
    203a:	f280 809a 	bge.w	2172 <CONFIG_USB_DEVICE_VID+0x174>
		if (bps == NULL) {
    203e:	2f00      	cmp	r7, #0
    2040:	d09d      	beq.n	1f7e <z_cbvprintf_impl+0x426>
		size_t nj_len = (bpe - bps);
    2042:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    2046:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
    2048:	2e00      	cmp	r6, #0
    204a:	f000 80c1 	beq.w	21d0 <CONFIG_USB_DEVICE_VID+0x1d2>
			nj_len += 1U;
    204e:	3001      	adds	r0, #1
    2050:	e0be      	b.n	21d0 <CONFIG_USB_DEVICE_VID+0x1d2>
		switch (conv->specifier) {
    2052:	3863      	subs	r0, #99	; 0x63
    2054:	2815      	cmp	r0, #21
    2056:	d892      	bhi.n	1f7e <z_cbvprintf_impl+0x426>
    2058:	a201      	add	r2, pc, #4	; (adr r2, 2060 <CONFIG_USB_DEVICE_VID+0x62>)
    205a:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    205e:	bf00      	nop
    2060:	00002135 	.word	0x00002135
    2064:	00002147 	.word	0x00002147
    2068:	00001f7f 	.word	0x00001f7f
    206c:	00001f7f 	.word	0x00001f7f
    2070:	00001f7f 	.word	0x00001f7f
    2074:	00001f7f 	.word	0x00001f7f
    2078:	00002147 	.word	0x00002147
    207c:	00001f7f 	.word	0x00001f7f
    2080:	00001f7f 	.word	0x00001f7f
    2084:	00001f7f 	.word	0x00001f7f
    2088:	00001f7f 	.word	0x00001f7f
    208c:	000021d5 	.word	0x000021d5
    2090:	0000216d 	.word	0x0000216d
    2094:	00002193 	.word	0x00002193
    2098:	00001f7f 	.word	0x00001f7f
    209c:	00001f7f 	.word	0x00001f7f
    20a0:	000020b9 	.word	0x000020b9
    20a4:	00001f7f 	.word	0x00001f7f
    20a8:	0000216d 	.word	0x0000216d
    20ac:	00001f7f 	.word	0x00001f7f
    20b0:	00001f7f 	.word	0x00001f7f
    20b4:	0000216d 	.word	0x0000216d
			if (precision >= 0) {
    20b8:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
    20bc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
    20be:	db35      	blt.n	212c <CONFIG_USB_DEVICE_VID+0x12e>
				len = strnlen(bps, precision);
    20c0:	4651      	mov	r1, sl
    20c2:	4638      	mov	r0, r7
    20c4:	f00b fa47 	bl	d556 <strnlen>
			bpe = bps + len;
    20c8:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
    20cc:	2f00      	cmp	r7, #0
    20ce:	f43f af56 	beq.w	1f7e <z_cbvprintf_impl+0x426>
		char sign = 0;
    20d2:	2600      	movs	r6, #0
		if (conv->altform_0c) {
    20d4:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    20d8:	f013 0210 	ands.w	r2, r3, #16
    20dc:	9205      	str	r2, [sp, #20]
    20de:	f000 8093 	beq.w	2208 <CONFIG_USB_DEVICE_VID+0x20a>
			nj_len += 2U;
    20e2:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    20e4:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    20e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
    20e8:	bf48      	it	mi
    20ea:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
    20ec:	9204      	str	r2, [sp, #16]
    20ee:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
    20f0:	bf48      	it	mi
    20f2:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    20f4:	f1b8 0f00 	cmp.w	r8, #0
    20f8:	f340 80a0 	ble.w	223c <CONFIG_USB_DEVICE_VID+0x23e>
			if (!conv->flag_dash) {
    20fc:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
    2100:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
    2104:	f3c2 0380 	ubfx	r3, r2, #2, #1
    2108:	0750      	lsls	r0, r2, #29
    210a:	9306      	str	r3, [sp, #24]
    210c:	f100 8096 	bmi.w	223c <CONFIG_USB_DEVICE_VID+0x23e>
				if (conv->flag_zero) {
    2110:	0651      	lsls	r1, r2, #25
    2112:	f140 8089 	bpl.w	2228 <CONFIG_USB_DEVICE_VID+0x22a>
					if (sign != 0) {
    2116:	b13e      	cbz	r6, 2128 <CONFIG_USB_DEVICE_VID+0x12a>
						OUTC(sign);
    2118:	4659      	mov	r1, fp
    211a:	4630      	mov	r0, r6
    211c:	47c8      	blx	r9
    211e:	2800      	cmp	r0, #0
    2120:	db7f      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    2122:	9b06      	ldr	r3, [sp, #24]
    2124:	3501      	adds	r5, #1
    2126:	461e      	mov	r6, r3
					pad = '0';
    2128:	2230      	movs	r2, #48	; 0x30
    212a:	e07e      	b.n	222a <CONFIG_USB_DEVICE_VID+0x22c>
				len = strlen(bps);
    212c:	4638      	mov	r0, r7
    212e:	f00b fa0b 	bl	d548 <strlen>
    2132:	e7c9      	b.n	20c8 <CONFIG_USB_DEVICE_VID+0xca>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    2134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2136:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
    213a:	2600      	movs	r6, #0
			bps = buf;
    213c:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    213e:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    2142:	2001      	movs	r0, #1
    2144:	e7c6      	b.n	20d4 <CONFIG_USB_DEVICE_VID+0xd6>
			if (conv->flag_plus) {
    2146:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    2148:	bf5c      	itt	pl
    214a:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    214e:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    2150:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    2154:	bf48      	it	mi
    2156:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    2158:	2b00      	cmp	r3, #0
    215a:	f6bf af62 	bge.w	2022 <CONFIG_USB_DEVICE_VID+0x24>
				value->uint = (uint_value_type)-sint;
    215e:	4252      	negs	r2, r2
    2160:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    2164:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    2168:	262d      	movs	r6, #45	; 0x2d
    216a:	e75a      	b.n	2022 <CONFIG_USB_DEVICE_VID+0x24>
		switch (conv->specifier) {
    216c:	2600      	movs	r6, #0
    216e:	e758      	b.n	2022 <CONFIG_USB_DEVICE_VID+0x24>
		char sign = 0;
    2170:	2600      	movs	r6, #0
				conv->flag_zero = false;
    2172:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    2176:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    217a:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    217c:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    2180:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    2182:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    2186:	f67f af5a 	bls.w	203e <CONFIG_USB_DEVICE_VID+0x40>
					conv->pad0_value = precision - (int)len;
    218a:	ebaa 0303 	sub.w	r3, sl, r3
    218e:	9311      	str	r3, [sp, #68]	; 0x44
    2190:	e755      	b.n	203e <CONFIG_USB_DEVICE_VID+0x40>
			if (value->ptr != NULL) {
    2192:	980e      	ldr	r0, [sp, #56]	; 0x38
    2194:	b390      	cbz	r0, 21fc <CONFIG_USB_DEVICE_VID+0x1fe>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    2196:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    219a:	9300      	str	r3, [sp, #0]
    219c:	aa10      	add	r2, sp, #64	; 0x40
    219e:	ab08      	add	r3, sp, #32
    21a0:	2100      	movs	r1, #0
    21a2:	f00a fe00 	bl	cda6 <encode_uint>
				conv->altform_0c = true;
    21a6:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    21aa:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    21ae:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    21b2:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    21b6:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    21ba:	4607      	mov	r7, r0
				conv->altform_0c = true;
    21bc:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    21c0:	dad6      	bge.n	2170 <CONFIG_USB_DEVICE_VID+0x172>
		if (bps == NULL) {
    21c2:	2800      	cmp	r0, #0
    21c4:	f43f aedb 	beq.w	1f7e <z_cbvprintf_impl+0x426>
		size_t nj_len = (bpe - bps);
    21c8:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    21cc:	1a18      	subs	r0, r3, r0
		char sign = 0;
    21ce:	2600      	movs	r6, #0
    21d0:	469a      	mov	sl, r3
    21d2:	e77f      	b.n	20d4 <CONFIG_USB_DEVICE_VID+0xd6>
				store_count(conv, value->ptr, count);
    21d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    21d6:	2907      	cmp	r1, #7
    21d8:	f63f aed1 	bhi.w	1f7e <z_cbvprintf_impl+0x426>
    21dc:	e8df f001 	tbb	[pc, r1]
    21e0:	0c06040c 	.word	0x0c06040c
    21e4:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    21e8:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    21ea:	e6c8      	b.n	1f7e <z_cbvprintf_impl+0x426>
		*(short *)dp = (short)count;
    21ec:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    21ee:	e6c6      	b.n	1f7e <z_cbvprintf_impl+0x426>
		*(intmax_t *)dp = (intmax_t)count;
    21f0:	17ea      	asrs	r2, r5, #31
    21f2:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    21f6:	e6c2      	b.n	1f7e <z_cbvprintf_impl+0x426>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    21f8:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    21fa:	e6c0      	b.n	1f7e <z_cbvprintf_impl+0x426>
    21fc:	4f2e      	ldr	r7, [pc, #184]	; (22b8 <CONFIG_USB_DEVICE_VID+0x2ba>)
		char sign = 0;
    21fe:	4606      	mov	r6, r0
			bpe = bps + 5;
    2200:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    2204:	2005      	movs	r0, #5
    2206:	e765      	b.n	20d4 <CONFIG_USB_DEVICE_VID+0xd6>
		} else if (conv->altform_0) {
    2208:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    220a:	bf48      	it	mi
    220c:	3001      	addmi	r0, #1
    220e:	e769      	b.n	20e4 <CONFIG_USB_DEVICE_VID+0xe6>
    2210:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    2212:	4610      	mov	r0, r2
    2214:	9206      	str	r2, [sp, #24]
    2216:	4659      	mov	r1, fp
    2218:	47c8      	blx	r9
    221a:	2800      	cmp	r0, #0
    221c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2220:	da04      	bge.n	222c <CONFIG_USB_DEVICE_VID+0x22e>
#undef OUTS
#undef OUTC
}
    2222:	b015      	add	sp, #84	; 0x54
    2224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    2228:	2220      	movs	r2, #32
					pad = '0';
    222a:	4643      	mov	r3, r8
				while (width-- > 0) {
    222c:	4619      	mov	r1, r3
    222e:	2900      	cmp	r1, #0
    2230:	f103 33ff 	add.w	r3, r3, #4294967295
    2234:	dcec      	bgt.n	2210 <CONFIG_USB_DEVICE_VID+0x212>
    2236:	4445      	add	r5, r8
    2238:	1a6d      	subs	r5, r5, r1
    223a:	4698      	mov	r8, r3
		if (sign != 0) {
    223c:	b12e      	cbz	r6, 224a <CONFIG_USB_DEVICE_VID+0x24c>
			OUTC(sign);
    223e:	4659      	mov	r1, fp
    2240:	4630      	mov	r0, r6
    2242:	47c8      	blx	r9
    2244:	2800      	cmp	r0, #0
    2246:	dbec      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    2248:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    224a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    224e:	06da      	lsls	r2, r3, #27
    2250:	d401      	bmi.n	2256 <CONFIG_USB_DEVICE_VID+0x258>
    2252:	071b      	lsls	r3, r3, #28
    2254:	d505      	bpl.n	2262 <CONFIG_USB_DEVICE_VID+0x264>
				OUTC('0');
    2256:	4659      	mov	r1, fp
    2258:	2030      	movs	r0, #48	; 0x30
    225a:	47c8      	blx	r9
    225c:	2800      	cmp	r0, #0
    225e:	dbe0      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    2260:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    2262:	9b05      	ldr	r3, [sp, #20]
    2264:	b133      	cbz	r3, 2274 <CONFIG_USB_DEVICE_VID+0x276>
				OUTC(conv->specifier);
    2266:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    226a:	4659      	mov	r1, fp
    226c:	47c8      	blx	r9
    226e:	2800      	cmp	r0, #0
    2270:	dbd7      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    2272:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    2274:	9e04      	ldr	r6, [sp, #16]
    2276:	442e      	add	r6, r5
    2278:	e005      	b.n	2286 <CONFIG_USB_DEVICE_VID+0x288>
				OUTC('0');
    227a:	4659      	mov	r1, fp
    227c:	2030      	movs	r0, #48	; 0x30
    227e:	47c8      	blx	r9
    2280:	2800      	cmp	r0, #0
    2282:	dbce      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    2284:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    2286:	1b73      	subs	r3, r6, r5
    2288:	2b00      	cmp	r3, #0
    228a:	dcf6      	bgt.n	227a <CONFIG_USB_DEVICE_VID+0x27c>
			OUTS(bps, bpe);
    228c:	4653      	mov	r3, sl
    228e:	463a      	mov	r2, r7
    2290:	4659      	mov	r1, fp
    2292:	4648      	mov	r0, r9
    2294:	f00a fdcd 	bl	ce32 <outs>
    2298:	2800      	cmp	r0, #0
    229a:	dbc2      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    229c:	4405      	add	r5, r0
		while (width > 0) {
    229e:	44a8      	add	r8, r5
    22a0:	eba8 0305 	sub.w	r3, r8, r5
    22a4:	2b00      	cmp	r3, #0
    22a6:	f77f ae6a 	ble.w	1f7e <z_cbvprintf_impl+0x426>
			OUTC(' ');
    22aa:	4659      	mov	r1, fp
    22ac:	2020      	movs	r0, #32
    22ae:	47c8      	blx	r9
    22b0:	2800      	cmp	r0, #0
    22b2:	dbb6      	blt.n	2222 <CONFIG_USB_DEVICE_VID+0x224>
    22b4:	3501      	adds	r5, #1
			--width;
    22b6:	e7f3      	b.n	22a0 <CONFIG_USB_DEVICE_VID+0x2a2>
    22b8:	0000f127 	.word	0x0000f127

000022bc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    22bc:	f006 be4a 	b.w	8f54 <SystemInit>

000022c0 <activate_foreach_backend>:
		z_log_runtime_filters_init();
	}
}

static uint32_t activate_foreach_backend(uint32_t mask)
{
    22c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	while (mask_cpy) {
		uint32_t i = __builtin_ctz(mask_cpy);
		const struct log_backend *backend = log_backend_get(i);

		mask_cpy &= ~BIT(i);
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    22c4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 2320 <activate_foreach_backend+0x60>
{
    22c8:	4604      	mov	r4, r0
	while (mask_cpy) {
    22ca:	4607      	mov	r7, r0
		mask_cpy &= ~BIT(i);
    22cc:	f04f 0901 	mov.w	r9, #1
	while (mask_cpy) {
    22d0:	b914      	cbnz	r4, 22d8 <activate_foreach_backend+0x18>
					   CONFIG_LOG_MAX_LEVEL);
		}
	}

	return mask;
}
    22d2:	4638      	mov	r0, r7
    22d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t i = __builtin_ctz(mask_cpy);
    22d8:	fa94 f5a4 	rbit	r5, r4
    22dc:	fab5 f585 	clz	r5, r5
		mask_cpy &= ~BIT(i);
    22e0:	fa09 f305 	lsl.w	r3, r9, r5
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    22e4:	012e      	lsls	r6, r5, #4
    22e6:	eb08 1505 	add.w	r5, r8, r5, lsl #4
		mask_cpy &= ~BIT(i);
    22ea:	ea6f 0a03 	mvn.w	sl, r3
    22ee:	ea24 0403 	bic.w	r4, r4, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    22f2:	7b2b      	ldrb	r3, [r5, #12]
    22f4:	2b00      	cmp	r3, #0
    22f6:	d0eb      	beq.n	22d0 <activate_foreach_backend+0x10>
 * @retval -EBUSY if backend is not yet ready.
 */
static inline int log_backend_is_ready(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->is_ready != NULL) {
    22f8:	f858 3006 	ldr.w	r3, [r8, r6]
    22fc:	691b      	ldr	r3, [r3, #16]
    22fe:	b94b      	cbnz	r3, 2314 <activate_foreach_backend+0x54>
					   backend->cb->ctx,
    2300:	4446      	add	r6, r8
			log_backend_enable(backend,
    2302:	2204      	movs	r2, #4
    2304:	6873      	ldr	r3, [r6, #4]
    2306:	4628      	mov	r0, r5
    2308:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    230a:	ea07 070a 	and.w	r7, r7, sl
			log_backend_enable(backend,
    230e:	f000 fa59 	bl	27c4 <log_backend_enable>
    2312:	e7dd      	b.n	22d0 <activate_foreach_backend+0x10>
		return backend->api->is_ready(backend);
    2314:	4628      	mov	r0, r5
    2316:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    2318:	2800      	cmp	r0, #0
    231a:	d1d9      	bne.n	22d0 <activate_foreach_backend+0x10>
    231c:	e7f0      	b.n	2300 <activate_foreach_backend+0x40>
    231e:	bf00      	nop
    2320:	0000e950 	.word	0x0000e950

00002324 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(void)
{
    2324:	b530      	push	{r4, r5, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
    2326:	4910      	ldr	r1, [pc, #64]	; (2368 <enable_logger+0x44>)
    2328:	4810      	ldr	r0, [pc, #64]	; (236c <enable_logger+0x48>)
{
    232a:	b089      	sub	sp, #36	; 0x24
		k_timer_init(&log_process_thread_timer,
    232c:	2200      	movs	r2, #0
    232e:	f00c f92b 	bl	e588 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    2332:	4d0f      	ldr	r5, [pc, #60]	; (2370 <enable_logger+0x4c>)
    2334:	490f      	ldr	r1, [pc, #60]	; (2374 <enable_logger+0x50>)
    2336:	2200      	movs	r2, #0
    2338:	2300      	movs	r3, #0
    233a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    233e:	2400      	movs	r4, #0
    2340:	230e      	movs	r3, #14
    2342:	e9cd 3403 	strd	r3, r4, [sp, #12]
    2346:	e9cd 4401 	strd	r4, r4, [sp, #4]
    234a:	4b0b      	ldr	r3, [pc, #44]	; (2378 <enable_logger+0x54>)
    234c:	9400      	str	r4, [sp, #0]
    234e:	f44f 7240 	mov.w	r2, #768	; 0x300
    2352:	4628      	mov	r0, r5
    2354:	f009 f85c 	bl	b410 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    2358:	4908      	ldr	r1, [pc, #32]	; (237c <enable_logger+0x58>)
    235a:	4628      	mov	r0, r5
    235c:	f00b fe97 	bl	e08e <z_impl_k_thread_name_set>
	} else {
		(void)z_log_init(false, false);
	}

	return 0;
}
    2360:	4620      	mov	r0, r4
    2362:	b009      	add	sp, #36	; 0x24
    2364:	bd30      	pop	{r4, r5, pc}
    2366:	bf00      	nop
    2368:	00002381 	.word	0x00002381
    236c:	20000920 	.word	0x20000920
    2370:	20000498 	.word	0x20000498
    2374:	20002440 	.word	0x20002440
    2378:	00002671 	.word	0x00002671
    237c:	0000f12d 	.word	0x0000f12d

00002380 <log_process_thread_timer_expiry_fn>:
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2380:	4801      	ldr	r0, [pc, #4]	; (2388 <log_process_thread_timer_expiry_fn+0x8>)
    2382:	f009 b9d3 	b.w	b72c <z_impl_k_sem_give>
    2386:	bf00      	nop
    2388:	200003c0 	.word	0x200003c0

0000238c <z_log_init>:
{
    238c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2390:	4680      	mov	r8, r0
	if (atomic_inc(&initialized) != 0) {
    2392:	481f      	ldr	r0, [pc, #124]	; (2410 <CONFIG_PMW3360_REST1_DOWNSHIFT_TIME_MS+0xc>)
{
    2394:	460f      	mov	r7, r1
	if (atomic_inc(&initialized) != 0) {
    2396:	f00a ffcc 	bl	d332 <atomic_inc>
    239a:	4606      	mov	r6, r0
    239c:	2800      	cmp	r0, #0
    239e:	d030      	beq.n	2402 <z_log_init+0x76>
	uint32_t mask = 0;
    23a0:	2500      	movs	r5, #0
}
    23a2:	4628      	mov	r0, r5
    23a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (backend->autostart) {
    23a8:	7b23      	ldrb	r3, [r4, #12]
    23aa:	b173      	cbz	r3, 23ca <z_log_init+0x3e>
	if (backend->api->init) {
    23ac:	6823      	ldr	r3, [r4, #0]
    23ae:	68db      	ldr	r3, [r3, #12]
    23b0:	b10b      	cbz	r3, 23b6 <z_log_init+0x2a>
		backend->api->init(backend);
    23b2:	4620      	mov	r0, r4
    23b4:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    23b6:	6823      	ldr	r3, [r4, #0]
    23b8:	691b      	ldr	r3, [r3, #16]
    23ba:	b9d3      	cbnz	r3, 23f2 <z_log_init+0x66>
				log_backend_enable(backend,
    23bc:	6863      	ldr	r3, [r4, #4]
    23be:	2204      	movs	r2, #4
    23c0:	6819      	ldr	r1, [r3, #0]
    23c2:	4620      	mov	r0, r4
    23c4:	f000 f9fe 	bl	27c4 <log_backend_enable>
			i++;
    23c8:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    23ca:	3410      	adds	r4, #16
    23cc:	454c      	cmp	r4, r9
    23ce:	d3eb      	bcc.n	23a8 <z_log_init+0x1c>
	if (blocking) {
    23d0:	f1b8 0f00 	cmp.w	r8, #0
    23d4:	d0e5      	beq.n	23a2 <z_log_init+0x16>
		while (mask) {
    23d6:	2d00      	cmp	r5, #0
    23d8:	d0e2      	beq.n	23a0 <z_log_init+0x14>
			mask = activate_foreach_backend(mask);
    23da:	4628      	mov	r0, r5
    23dc:	f7ff ff70 	bl	22c0 <activate_foreach_backend>
    23e0:	4605      	mov	r5, r0
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    23e2:	2f00      	cmp	r7, #0
    23e4:	d0f7      	beq.n	23d6 <z_log_init+0x4a>
	return z_impl_k_sleep(timeout);
    23e6:	2100      	movs	r1, #0
    23e8:	f44f 70a4 	mov.w	r0, #328	; 0x148
    23ec:	f009 fe44 	bl	c078 <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    23f0:	e7f1      	b.n	23d6 <z_log_init+0x4a>
		return backend->api->is_ready(backend);
    23f2:	4620      	mov	r0, r4
    23f4:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    23f6:	2800      	cmp	r0, #0
    23f8:	d0e0      	beq.n	23bc <z_log_init+0x30>
				mask |= BIT(i);
    23fa:	fa0a f306 	lsl.w	r3, sl, r6
    23fe:	431d      	orrs	r5, r3
    2400:	e7e2      	b.n	23c8 <z_log_init+0x3c>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2402:	4c04      	ldr	r4, [pc, #16]	; (2414 <CONFIG_PMW3360_REST1_DOWNSHIFT_TIME_MS+0x10>)
    2404:	f8df 9010 	ldr.w	r9, [pc, #16]	; 2418 <CONFIG_PMW3360_REST1_DOWNSHIFT_TIME_MS+0x14>
	uint32_t mask = 0;
    2408:	4605      	mov	r5, r0
				mask |= BIT(i);
    240a:	f04f 0a01 	mov.w	sl, #1
    240e:	e7dd      	b.n	23cc <z_log_init+0x40>
    2410:	20000cc8 	.word	0x20000cc8
    2414:	0000e950 	.word	0x0000e950
    2418:	0000e960 	.word	0x0000e960

0000241c <log_format_func_t_get>:
}
    241c:	4b01      	ldr	r3, [pc, #4]	; (2424 <log_format_func_t_get+0x8>)
    241e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    2422:	4770      	bx	lr
    2424:	0000e9d8 	.word	0x0000e9d8

00002428 <log_set_timestamp_func>:
{
    2428:	b508      	push	{r3, lr}
    242a:	4603      	mov	r3, r0
    242c:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    242e:	b12b      	cbz	r3, 243c <log_set_timestamp_func+0x14>
	timestamp_func = timestamp_getter;
    2430:	4a04      	ldr	r2, [pc, #16]	; (2444 <log_set_timestamp_func+0x1c>)
    2432:	6013      	str	r3, [r2, #0]
		log_output_timestamp_freq_set(freq);
    2434:	f000 fc78 	bl	2d28 <log_output_timestamp_freq_set>
	return 0;
    2438:	2000      	movs	r0, #0
}
    243a:	bd08      	pop	{r3, pc}
		return -EINVAL;
    243c:	f06f 0015 	mvn.w	r0, #21
    2440:	e7fb      	b.n	243a <log_set_timestamp_func+0x12>
    2442:	bf00      	nop
    2444:	20000018 	.word	0x20000018

00002448 <z_log_notify_backend_enabled>:
{
    2448:	b510      	push	{r4, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
    244a:	4c04      	ldr	r4, [pc, #16]	; (245c <z_log_notify_backend_enabled+0x14>)
    244c:	7823      	ldrb	r3, [r4, #0]
    244e:	b913      	cbnz	r3, 2456 <z_log_notify_backend_enabled+0xe>
	z_impl_k_sem_give(sem);
    2450:	4803      	ldr	r0, [pc, #12]	; (2460 <z_log_notify_backend_enabled+0x18>)
    2452:	f009 f96b 	bl	b72c <z_impl_k_sem_give>
	backend_attached = true;
    2456:	2301      	movs	r3, #1
    2458:	7023      	strb	r3, [r4, #0]
}
    245a:	bd10      	pop	{r4, pc}
    245c:	20001d15 	.word	0x20001d15
    2460:	200003c0 	.word	0x200003c0

00002464 <z_log_dropped>:
{
    2464:	b510      	push	{r4, lr}
    2466:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    2468:	4808      	ldr	r0, [pc, #32]	; (248c <z_log_dropped+0x28>)
    246a:	f00a ff62 	bl	d332 <atomic_inc>
	if (buffered) {
    246e:	b15c      	cbz	r4, 2488 <z_log_dropped+0x24>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2470:	f3bf 8f5b 	dmb	ish
    2474:	4b06      	ldr	r3, [pc, #24]	; (2490 <z_log_dropped+0x2c>)
    2476:	e853 1f00 	ldrex	r1, [r3]
    247a:	3901      	subs	r1, #1
    247c:	e843 1200 	strex	r2, r1, [r3]
    2480:	2a00      	cmp	r2, #0
    2482:	d1f8      	bne.n	2476 <z_log_dropped+0x12>
    2484:	f3bf 8f5b 	dmb	ish
}
    2488:	bd10      	pop	{r4, pc}
    248a:	bf00      	nop
    248c:	20000cc0 	.word	0x20000cc0
    2490:	20000cc4 	.word	0x20000cc4

00002494 <z_log_dropped_read_and_clear>:
}
    2494:	2000      	movs	r0, #0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2496:	4b06      	ldr	r3, [pc, #24]	; (24b0 <z_log_dropped_read_and_clear+0x1c>)
    2498:	f3bf 8f5b 	dmb	ish
    249c:	4601      	mov	r1, r0
    249e:	e853 0f00 	ldrex	r0, [r3]
    24a2:	e843 1200 	strex	r2, r1, [r3]
    24a6:	2a00      	cmp	r2, #0
    24a8:	d1f9      	bne.n	249e <z_log_dropped_read_and_clear+0xa>
    24aa:	f3bf 8f5b 	dmb	ish
    24ae:	4770      	bx	lr
    24b0:	20000cc0 	.word	0x20000cc0

000024b4 <dropped_notify>:
{
    24b4:	b570      	push	{r4, r5, r6, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
    24b6:	f7ff ffed 	bl	2494 <z_log_dropped_read_and_clear>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    24ba:	4c08      	ldr	r4, [pc, #32]	; (24dc <dropped_notify+0x28>)
    24bc:	4e08      	ldr	r6, [pc, #32]	; (24e0 <dropped_notify+0x2c>)
	uint32_t dropped = z_log_dropped_read_and_clear();
    24be:	4605      	mov	r5, r0
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    24c0:	42b4      	cmp	r4, r6
    24c2:	d300      	bcc.n	24c6 <dropped_notify+0x12>
}
    24c4:	bd70      	pop	{r4, r5, r6, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    24c6:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    24c8:	795b      	ldrb	r3, [r3, #5]
    24ca:	b12b      	cbz	r3, 24d8 <dropped_notify+0x24>
	if (backend->api->dropped != NULL) {
    24cc:	6823      	ldr	r3, [r4, #0]
    24ce:	685b      	ldr	r3, [r3, #4]
    24d0:	b113      	cbz	r3, 24d8 <dropped_notify+0x24>
		backend->api->dropped(backend, cnt);
    24d2:	4629      	mov	r1, r5
    24d4:	4620      	mov	r0, r4
    24d6:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    24d8:	3410      	adds	r4, #16
    24da:	e7f1      	b.n	24c0 <dropped_notify+0xc>
    24dc:	0000e950 	.word	0x0000e950
    24e0:	0000e960 	.word	0x0000e960

000024e4 <z_log_msg_init>:
{
    24e4:	b510      	push	{r4, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
    24e6:	4c04      	ldr	r4, [pc, #16]	; (24f8 <z_log_msg_init+0x14>)
    24e8:	4904      	ldr	r1, [pc, #16]	; (24fc <z_log_msg_init+0x18>)
    24ea:	4620      	mov	r0, r4
    24ec:	f00a fdb2 	bl	d054 <mpsc_pbuf_init>
	curr_log_buffer = &log_buffer;
    24f0:	4b03      	ldr	r3, [pc, #12]	; (2500 <z_log_msg_init+0x1c>)
    24f2:	601c      	str	r4, [r3, #0]
}
    24f4:	bd10      	pop	{r4, pc}
    24f6:	bf00      	nop
    24f8:	200002f4 	.word	0x200002f4
    24fc:	0000e9c4 	.word	0x0000e9c4
    2500:	20000cb8 	.word	0x20000cb8

00002504 <log_core_init>:
	panic_mode = false;
    2504:	4a08      	ldr	r2, [pc, #32]	; (2528 <log_core_init+0x24>)
		log_set_timestamp_func(default_get_timestamp,
    2506:	4809      	ldr	r0, [pc, #36]	; (252c <log_core_init+0x28>)
{
    2508:	b508      	push	{r3, lr}
	panic_mode = false;
    250a:	2300      	movs	r3, #0
    250c:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    250e:	4a08      	ldr	r2, [pc, #32]	; (2530 <log_core_init+0x2c>)
    2510:	6013      	str	r3, [r2, #0]
	buffered_cnt = 0;
    2512:	4a08      	ldr	r2, [pc, #32]	; (2534 <log_core_init+0x30>)
		log_set_timestamp_func(default_get_timestamp,
    2514:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	buffered_cnt = 0;
    2518:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    251a:	f7ff ff85 	bl	2428 <log_set_timestamp_func>
}
    251e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		z_log_msg_init();
    2522:	f7ff bfdf 	b.w	24e4 <z_log_msg_init>
    2526:	bf00      	nop
    2528:	20001d16 	.word	0x20001d16
    252c:	0000d32f 	.word	0x0000d32f
    2530:	20000cc0 	.word	0x20000cc0
    2534:	20000cc4 	.word	0x20000cc4

00002538 <z_log_msg_alloc>:
{
    2538:	4601      	mov	r1, r0
	return (struct log_msg *)mpsc_pbuf_alloc(buffer, wlen,
    253a:	2200      	movs	r2, #0
    253c:	4801      	ldr	r0, [pc, #4]	; (2544 <z_log_msg_alloc+0xc>)
    253e:	2300      	movs	r3, #0
    2540:	f00a bda9 	b.w	d096 <mpsc_pbuf_alloc>
    2544:	200002f4 	.word	0x200002f4

00002548 <z_log_msg_local_claim>:
	return (union log_msg_generic *)mpsc_pbuf_claim(&log_buffer);
    2548:	4801      	ldr	r0, [pc, #4]	; (2550 <z_log_msg_local_claim+0x8>)
    254a:	f00a be42 	b.w	d1d2 <mpsc_pbuf_claim>
    254e:	bf00      	nop
    2550:	200002f4 	.word	0x200002f4

00002554 <z_log_msg_free>:
	mpsc_pbuf_free(buffer, &msg->buf);
    2554:	4b02      	ldr	r3, [pc, #8]	; (2560 <z_log_msg_free+0xc>)
{
    2556:	4601      	mov	r1, r0
	mpsc_pbuf_free(buffer, &msg->buf);
    2558:	6818      	ldr	r0, [r3, #0]
    255a:	f00a be8c 	b.w	d276 <mpsc_pbuf_free>
    255e:	bf00      	nop
    2560:	20000cb8 	.word	0x20000cb8

00002564 <z_log_msg_pending>:
	return mpsc_pbuf_is_pending(buffer);
    2564:	4801      	ldr	r0, [pc, #4]	; (256c <z_log_msg_pending+0x8>)
    2566:	f00a bec2 	b.w	d2ee <mpsc_pbuf_is_pending>
    256a:	bf00      	nop
    256c:	200002f4 	.word	0x200002f4

00002570 <z_impl_log_process>:
{
    2570:	b570      	push	{r4, r5, r6, lr}
	if (!backend_attached) {
    2572:	4b28      	ldr	r3, [pc, #160]	; (2614 <z_impl_log_process+0xa4>)
    2574:	7818      	ldrb	r0, [r3, #0]
    2576:	2800      	cmp	r0, #0
    2578:	d04b      	beq.n	2612 <z_impl_log_process+0xa2>
	return z_log_msg_local_claim();
    257a:	f7ff ffe5 	bl	2548 <z_log_msg_local_claim>
	if (msg) {
    257e:	4605      	mov	r5, r0
    2580:	b190      	cbz	r0, 25a8 <z_impl_log_process+0x38>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2582:	f3bf 8f5b 	dmb	ish
    2586:	4b24      	ldr	r3, [pc, #144]	; (2618 <z_impl_log_process+0xa8>)
    2588:	e853 1f00 	ldrex	r1, [r3]
    258c:	3901      	subs	r1, #1
    258e:	e843 1200 	strex	r2, r1, [r3]
    2592:	2a00      	cmp	r2, #0
    2594:	d1f8      	bne.n	2588 <z_impl_log_process+0x18>
    2596:	f3bf 8f5b 	dmb	ish
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    259a:	4c20      	ldr	r4, [pc, #128]	; (261c <z_impl_log_process+0xac>)
    259c:	4e20      	ldr	r6, [pc, #128]	; (2620 <z_impl_log_process+0xb0>)
    259e:	42b4      	cmp	r4, r6
    25a0:	d32d      	bcc.n	25fe <z_impl_log_process+0x8e>
		z_log_msg_free(msg);
    25a2:	4628      	mov	r0, r5
    25a4:	f7ff ffd6 	bl	2554 <z_log_msg_free>
	return dropped_cnt > 0;
    25a8:	4b1e      	ldr	r3, [pc, #120]	; (2624 <z_impl_log_process+0xb4>)
    25aa:	4c1f      	ldr	r4, [pc, #124]	; (2628 <z_impl_log_process+0xb8>)
		if ((dropped_pend || unordered_pend) &&
    25ac:	681b      	ldr	r3, [r3, #0]
    25ae:	2b00      	cmp	r3, #0
    25b0:	dd19      	ble.n	25e6 <z_impl_log_process+0x76>
	return z_impl_k_uptime_ticks();
    25b2:	f00b ffc1 	bl	e538 <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    25b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    25ba:	fba0 0302 	umull	r0, r3, r0, r2
    25be:	fb02 3101 	mla	r1, r2, r1, r3
    25c2:	0bc3      	lsrs	r3, r0, #15
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    25c4:	e9d4 2000 	ldrd	r2, r0, [r4]
    25c8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    25cc:	1a9b      	subs	r3, r3, r2
    25ce:	ea4f 31d1 	mov.w	r1, r1, lsr #15
		if ((dropped_pend || unordered_pend) &&
    25d2:	f240 32e9 	movw	r2, #1001	; 0x3e9
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    25d6:	eb61 0100 	sbc.w	r1, r1, r0
		if ((dropped_pend || unordered_pend) &&
    25da:	4293      	cmp	r3, r2
    25dc:	f171 0100 	sbcs.w	r1, r1, #0
    25e0:	d301      	bcc.n	25e6 <z_impl_log_process+0x76>
				dropped_notify();
    25e2:	f7ff ff67 	bl	24b4 <dropped_notify>
		last_failure_report += CONFIG_LOG_FAILURE_REPORT_PERIOD;
    25e6:	e9d4 3200 	ldrd	r3, r2, [r4]
    25ea:	f513 737a 	adds.w	r3, r3, #1000	; 0x3e8
    25ee:	f142 0200 	adc.w	r2, r2, #0
    25f2:	e9c4 3200 	strd	r3, r2, [r4]
}
    25f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return z_log_msg_pending();
    25fa:	f7ff bfb3 	b.w	2564 <z_log_msg_pending>
	return backend->cb->active;
    25fe:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    2600:	795b      	ldrb	r3, [r3, #5]
    2602:	b123      	cbz	r3, 260e <z_impl_log_process+0x9e>
	backend->api->process(backend, msg);
    2604:	6823      	ldr	r3, [r4, #0]
    2606:	4629      	mov	r1, r5
    2608:	681b      	ldr	r3, [r3, #0]
    260a:	4620      	mov	r0, r4
    260c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    260e:	3410      	adds	r4, #16
    2610:	e7c5      	b.n	259e <z_impl_log_process+0x2e>
}
    2612:	bd70      	pop	{r4, r5, r6, pc}
    2614:	20001d15 	.word	0x20001d15
    2618:	20000cc4 	.word	0x20000cc4
    261c:	0000e950 	.word	0x0000e950
    2620:	0000e960 	.word	0x0000e960
    2624:	20000cc0 	.word	0x20000cc0
    2628:	20000918 	.word	0x20000918

0000262c <z_impl_log_panic>:
{
    262c:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    262e:	4d0d      	ldr	r5, [pc, #52]	; (2664 <z_impl_log_panic+0x38>)
    2630:	7829      	ldrb	r1, [r5, #0]
    2632:	b961      	cbnz	r1, 264e <z_impl_log_panic+0x22>
	(void)z_log_init(true, false);
    2634:	2001      	movs	r0, #1
    2636:	f7ff fea9 	bl	238c <z_log_init>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    263a:	4c0b      	ldr	r4, [pc, #44]	; (2668 <z_impl_log_panic+0x3c>)
    263c:	4e0b      	ldr	r6, [pc, #44]	; (266c <z_impl_log_panic+0x40>)
    263e:	42b4      	cmp	r4, r6
    2640:	d306      	bcc.n	2650 <z_impl_log_panic+0x24>
	if (z_syscall_trap()) {
		return (bool) arch_syscall_invoke0(K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process();
    2642:	f7ff ff95 	bl	2570 <z_impl_log_process>
		while (log_process() == true) {
    2646:	2800      	cmp	r0, #0
    2648:	d1fb      	bne.n	2642 <z_impl_log_panic+0x16>
	panic_mode = true;
    264a:	2301      	movs	r3, #1
    264c:	702b      	strb	r3, [r5, #0]
}
    264e:	bd70      	pop	{r4, r5, r6, pc}
	return backend->cb->active;
    2650:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    2652:	795b      	ldrb	r3, [r3, #5]
    2654:	b11b      	cbz	r3, 265e <z_impl_log_panic+0x32>
	backend->api->panic(backend);
    2656:	6823      	ldr	r3, [r4, #0]
    2658:	4620      	mov	r0, r4
    265a:	689b      	ldr	r3, [r3, #8]
    265c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    265e:	3410      	adds	r4, #16
    2660:	e7ed      	b.n	263e <z_impl_log_panic+0x12>
    2662:	bf00      	nop
    2664:	20001d16 	.word	0x20001d16
    2668:	0000e950 	.word	0x0000e950
    266c:	0000e960 	.word	0x0000e960

00002670 <log_process_thread_func>:
	uint32_t activate_mask = z_log_init(false, false);
    2670:	2100      	movs	r1, #0
{
    2672:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t activate_mask = z_log_init(false, false);
    2676:	4608      	mov	r0, r1
    2678:	f7ff fe88 	bl	238c <z_log_init>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    267c:	4604      	mov	r4, r0
    267e:	b348      	cbz	r0, 26d4 <log_process_thread_func+0x64>
    2680:	f240 6867 	movw	r8, #1639	; 0x667
    2684:	f04f 0900 	mov.w	r9, #0
	return z_impl_z_current_get();
    2688:	f009 fd2a 	bl	c0e0 <z_impl_z_current_get>
	proc_tid = process_tid;
    268c:	4b1a      	ldr	r3, [pc, #104]	; (26f8 <log_process_thread_func+0x88>)
    268e:	6018      	str	r0, [r3, #0]
	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    2690:	b130      	cbz	r0, 26a0 <log_process_thread_func+0x30>
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
    2692:	4b1a      	ldr	r3, [pc, #104]	; (26fc <log_process_thread_func+0x8c>)
	    process_tid &&
    2694:	681b      	ldr	r3, [r3, #0]
    2696:	2b09      	cmp	r3, #9
    2698:	dd02      	ble.n	26a0 <log_process_thread_func+0x30>
	z_impl_k_sem_give(sem);
    269a:	4819      	ldr	r0, [pc, #100]	; (2700 <log_process_thread_func+0x90>)
    269c:	f009 f846 	bl	b72c <z_impl_k_sem_give>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    26a0:	4f18      	ldr	r7, [pc, #96]	; (2704 <log_process_thread_func+0x94>)
	return z_impl_k_sem_take(sem, timeout);
    26a2:	f8df a05c 	ldr.w	sl, [pc, #92]	; 2700 <log_process_thread_func+0x90>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    26a6:	2500      	movs	r5, #0
		if (activate_mask) {
    26a8:	b144      	cbz	r4, 26bc <log_process_thread_func+0x4c>
			activate_mask = activate_foreach_backend(activate_mask);
    26aa:	4620      	mov	r0, r4
    26ac:	f7ff fe08 	bl	22c0 <activate_foreach_backend>
			if (!activate_mask) {
    26b0:	4604      	mov	r4, r0
    26b2:	b918      	cbnz	r0, 26bc <log_process_thread_func+0x4c>
				timeout = K_FOREVER;
    26b4:	f04f 38ff 	mov.w	r8, #4294967295
    26b8:	f04f 39ff 	mov.w	r9, #4294967295
    26bc:	f7ff ff58 	bl	2570 <z_impl_log_process>
		if (log_process() == false) {
    26c0:	4606      	mov	r6, r0
    26c2:	b928      	cbnz	r0, 26d0 <log_process_thread_func+0x60>
			if (processed_any) {
    26c4:	b9b5      	cbnz	r5, 26f4 <log_process_thread_func+0x84>
    26c6:	4642      	mov	r2, r8
    26c8:	464b      	mov	r3, r9
    26ca:	4650      	mov	r0, sl
    26cc:	f009 f84e 	bl	b76c <z_impl_k_sem_take>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    26d0:	4635      	mov	r5, r6
    26d2:	e7e9      	b.n	26a8 <log_process_thread_func+0x38>
    26d4:	f04f 38ff 	mov.w	r8, #4294967295
    26d8:	f04f 39ff 	mov.w	r9, #4294967295
    26dc:	e7d4      	b.n	2688 <log_process_thread_func+0x18>
				      enum log_backend_evt event,
				      union log_backend_evt_arg *arg)
{
	__ASSERT_NO_MSG(backend != NULL);

	if (backend->api->notify) {
    26de:	682b      	ldr	r3, [r5, #0]
    26e0:	699b      	ldr	r3, [r3, #24]
    26e2:	b11b      	cbz	r3, 26ec <log_process_thread_func+0x7c>
		backend->api->notify(backend, event, arg);
    26e4:	2200      	movs	r2, #0
    26e6:	4611      	mov	r1, r2
    26e8:	4628      	mov	r0, r5
    26ea:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    26ec:	3510      	adds	r5, #16
    26ee:	42bd      	cmp	r5, r7
    26f0:	d3f5      	bcc.n	26de <log_process_thread_func+0x6e>
    26f2:	e7e8      	b.n	26c6 <log_process_thread_func+0x56>
    26f4:	4d04      	ldr	r5, [pc, #16]	; (2708 <log_process_thread_func+0x98>)
    26f6:	e7fa      	b.n	26ee <log_process_thread_func+0x7e>
    26f8:	20000cbc 	.word	0x20000cbc
    26fc:	20000cc4 	.word	0x20000cc4
    2700:	200003c0 	.word	0x200003c0
    2704:	0000e960 	.word	0x0000e960
    2708:	0000e950 	.word	0x0000e950

0000270c <z_log_msg_post_finalize>:
{
    270c:	b513      	push	{r0, r1, r4, lr}
	atomic_val_t cnt = atomic_inc(&buffered_cnt);
    270e:	4818      	ldr	r0, [pc, #96]	; (2770 <z_log_msg_post_finalize+0x64>)
    2710:	f00a fe0f 	bl	d332 <atomic_inc>
	if (panic_mode) {
    2714:	4b17      	ldr	r3, [pc, #92]	; (2774 <z_log_msg_post_finalize+0x68>)
    2716:	781b      	ldrb	r3, [r3, #0]
    2718:	b17b      	cbz	r3, 273a <z_log_msg_post_finalize+0x2e>
	__asm__ volatile(
    271a:	f04f 0340 	mov.w	r3, #64	; 0x40
    271e:	f3ef 8411 	mrs	r4, BASEPRI
    2722:	f383 8812 	msr	BASEPRI_MAX, r3
    2726:	f3bf 8f6f 	isb	sy
    272a:	f7ff ff21 	bl	2570 <z_impl_log_process>
	__asm__ volatile(
    272e:	f384 8811 	msr	BASEPRI, r4
    2732:	f3bf 8f6f 	isb	sy
}
    2736:	b002      	add	sp, #8
    2738:	bd10      	pop	{r4, pc}
	} else if (proc_tid != NULL) {
    273a:	4b0f      	ldr	r3, [pc, #60]	; (2778 <z_log_msg_post_finalize+0x6c>)
    273c:	681b      	ldr	r3, [r3, #0]
    273e:	2b00      	cmp	r3, #0
    2740:	d0f9      	beq.n	2736 <z_log_msg_post_finalize+0x2a>
		if (cnt == 0) {
    2742:	b950      	cbnz	r0, 275a <z_log_msg_post_finalize+0x4e>
	z_impl_k_timer_start(timer, duration, period);
    2744:	2200      	movs	r2, #0
    2746:	2300      	movs	r3, #0
    2748:	e9cd 2300 	strd	r2, r3, [sp]
    274c:	480b      	ldr	r0, [pc, #44]	; (277c <z_log_msg_post_finalize+0x70>)
    274e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    2752:	2300      	movs	r3, #0
    2754:	f009 ff08 	bl	c568 <z_impl_k_timer_start>
    2758:	e7ed      	b.n	2736 <z_log_msg_post_finalize+0x2a>
		} else if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    275a:	280a      	cmp	r0, #10
    275c:	d1eb      	bne.n	2736 <z_log_msg_post_finalize+0x2a>
	z_impl_k_timer_stop(timer);
    275e:	4807      	ldr	r0, [pc, #28]	; (277c <z_log_msg_post_finalize+0x70>)
    2760:	f00b ff1e 	bl	e5a0 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    2764:	4806      	ldr	r0, [pc, #24]	; (2780 <z_log_msg_post_finalize+0x74>)
}
    2766:	b002      	add	sp, #8
    2768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    276c:	f008 bfde 	b.w	b72c <z_impl_k_sem_give>
    2770:	20000cc4 	.word	0x20000cc4
    2774:	20001d16 	.word	0x20001d16
    2778:	20000cbc 	.word	0x20000cbc
    277c:	20000920 	.word	0x20000920
    2780:	200003c0 	.word	0x200003c0

00002784 <z_log_msg_commit>:
{
    2784:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    2786:	4b06      	ldr	r3, [pc, #24]	; (27a0 <z_log_msg_commit+0x1c>)
    2788:	681b      	ldr	r3, [r3, #0]
{
    278a:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    278c:	4798      	blx	r3
	mpsc_pbuf_commit(buffer, &m->buf);
    278e:	4621      	mov	r1, r4
	msg->hdr.timestamp = timestamp_func();
    2790:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(buffer, &m->buf);
    2792:	4804      	ldr	r0, [pc, #16]	; (27a4 <z_log_msg_commit+0x20>)
    2794:	f00a fcfd 	bl	d192 <mpsc_pbuf_commit>
}
    2798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_msg_post_finalize();
    279c:	f7ff bfb6 	b.w	270c <z_log_msg_post_finalize>
    27a0:	20000018 	.word	0x20000018
    27a4:	200002f4 	.word	0x200002f4

000027a8 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    27a8:	4a04      	ldr	r2, [pc, #16]	; (27bc <log_source_name_get+0x14>)
    27aa:	4b05      	ldr	r3, [pc, #20]	; (27c0 <log_source_name_get+0x18>)
    27ac:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    27ae:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    27b2:	bf34      	ite	cc
    27b4:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    27b8:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    27ba:	4770      	bx	lr
    27bc:	0000e848 	.word	0x0000e848
    27c0:	0000e950 	.word	0x0000e950

000027c4 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    27c4:	4b08      	ldr	r3, [pc, #32]	; (27e8 <log_backend_enable+0x24>)
    27c6:	1ac3      	subs	r3, r0, r3
{
    27c8:	b410      	push	{r4}
	id += backend - log_backend_get(0);
    27ca:	111b      	asrs	r3, r3, #4
	backend->cb->id = id;
    27cc:	6844      	ldr	r4, [r0, #4]
    27ce:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    27d0:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    27d2:	6843      	ldr	r3, [r0, #4]
    27d4:	719a      	strb	r2, [r3, #6]
	backend->cb->ctx = ctx;
    27d6:	6843      	ldr	r3, [r0, #4]
    27d8:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    27da:	6843      	ldr	r3, [r0, #4]
    27dc:	2201      	movs	r2, #1
    27de:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    27e0:	bc10      	pop	{r4}
	z_log_notify_backend_enabled();
    27e2:	f7ff be31 	b.w	2448 <z_log_notify_backend_enabled>
    27e6:	bf00      	nop
    27e8:	0000e950 	.word	0x0000e950

000027ec <z_impl_z_log_msg_static_create>:
}

void z_impl_z_log_msg_static_create(const void *source,
			      const struct log_msg_desc desc,
			      uint8_t *package, const void *data)
{
    27ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    27f0:	b08f      	sub	sp, #60	; 0x3c
    27f2:	af04      	add	r7, sp, #16
    27f4:	f3c1 284a 	ubfx	r8, r1, #9, #11
    27f8:	60b8      	str	r0, [r7, #8]
    27fa:	460d      	mov	r5, r1
    27fc:	4691      	mov	r9, r2
    27fe:	607b      	str	r3, [r7, #4]

	if (!BACKENDS_IN_USE()) {
		return;
	}

	struct log_msg_desc out_desc = desc;
    2800:	0d0c      	lsrs	r4, r1, #20
	int inlen = desc.package_len;
	struct log_msg *msg;

	if (inlen > 0) {
    2802:	f1b8 0f00 	cmp.w	r8, #0
    2806:	d063      	beq.n	28d0 <z_impl_z_log_msg_static_create+0xe4>
	struct z_cbprintf_buf_desc buf_desc = {
    2808:	2600      	movs	r6, #0
	return cbprintf_package_convert(in_packaged, in_len,
    280a:	f107 0314 	add.w	r3, r7, #20
    280e:	f04f 0b04 	mov.w	fp, #4
    2812:	f04f 0a0a 	mov.w	sl, #10
		uint32_t flags = CBPRINTF_PACKAGE_CONVERT_RW_STR |
				 CBPRINTF_PACKAGE_CONVERT_PTR_CHECK;
		uint16_t strl[4];
		int len;

		len = cbprintf_package_copy(package, inlen,
    2816:	f8c7 800c 	str.w	r8, [r7, #12]
	struct z_cbprintf_buf_desc buf_desc = {
    281a:	e9c7 6607 	strd	r6, r6, [r7, #28]
    281e:	627e      	str	r6, [r7, #36]	; 0x24
	return cbprintf_package_convert(in_packaged, in_len,
    2820:	9301      	str	r3, [sp, #4]
    2822:	f8cd b008 	str.w	fp, [sp, #8]
    2826:	f8cd a000 	str.w	sl, [sp]
    282a:	f107 031c 	add.w	r3, r7, #28
    282e:	68f9      	ldr	r1, [r7, #12]
    2830:	4632      	mov	r2, r6
    2832:	4648      	mov	r0, r9
    2834:	f7fe fe88 	bl	1548 <cbprintf_package_convert>
					    NULL, 0, flags,
					    strl, ARRAY_SIZE(strl));

		if (len > Z_LOG_MSG_MAX_PACKAGE) {
    2838:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
    283c:	4603      	mov	r3, r0
    283e:	d31c      	bcc.n	287a <z_impl_z_log_msg_static_create+0x8e>
			struct cbprintf_package_hdr_ext *pkg =
				(struct cbprintf_package_hdr_ext *)package;

			LOG_WRN("Message (\"%s\") dropped because it exceeds size limitation (%u)",
    2840:	466c      	mov	r4, sp
    2842:	b08a      	sub	sp, #40	; 0x28
    2844:	f8d9 1004 	ldr.w	r1, [r9, #4]
    2848:	ab04      	add	r3, sp, #16
    284a:	4826      	ldr	r0, [pc, #152]	; (28e4 <z_impl_z_log_msg_static_create+0xf8>)
    284c:	e9c3 0105 	strd	r0, r1, [r3, #20]
    2850:	f240 71ff 	movw	r1, #2047	; 0x7ff
    2854:	61d9      	str	r1, [r3, #28]
    2856:	461a      	mov	r2, r3
    2858:	f44f 7100 	mov.w	r1, #512	; 0x200
    285c:	8419      	strh	r1, [r3, #32]
    285e:	4b22      	ldr	r3, [pc, #136]	; (28e8 <z_impl_z_log_msg_static_create+0xfc>)
    2860:	f842 3f10 	str.w	r3, [r2, #16]!
    2864:	4821      	ldr	r0, [pc, #132]	; (28ec <z_impl_z_log_msg_static_create+0x100>)
    2866:	4633      	mov	r3, r6
    2868:	f44f 5112 	mov.w	r1, #9344	; 0x2480
    286c:	f7ff ffbe 	bl	27ec <z_impl_z_log_msg_static_create>
    2870:	46a5      	mov	sp, r4
	} else {
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
	}

	z_log_msg_finalize(msg, source, out_desc, data);
}
    2872:	372c      	adds	r7, #44	; 0x2c
    2874:	46bd      	mov	sp, r7
    2876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		out_desc.package_len = len;
    287a:	f3c0 080a 	ubfx	r8, r0, #0, #11
 *
 * @return Length.
 */
static inline uint32_t log_msg_get_total_wlen(const struct log_msg_desc desc)
{
	return Z_LOG_MSG_ALIGNED_WLEN(desc.package_len, desc.data_len);
    287e:	f104 0017 	add.w	r0, r4, #23
    2882:	4418      	add	r0, r3
    2884:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    2888:	0880      	lsrs	r0, r0, #2
    288a:	603b      	str	r3, [r7, #0]
    288c:	f7ff fe54 	bl	2538 <z_log_msg_alloc>
    2890:	f368 2553 	bfi	r5, r8, #9, #11
		if (msg) {
    2894:	4604      	mov	r4, r0
    2896:	b190      	cbz	r0, 28be <z_impl_z_log_msg_static_create+0xd2>
	struct z_cbprintf_buf_desc buf_desc = {
    2898:	683b      	ldr	r3, [r7, #0]
	return cbprintf_package_convert(in_packaged, in_len,
    289a:	4a15      	ldr	r2, [pc, #84]	; (28f0 <z_impl_z_log_msg_static_create+0x104>)
	struct z_cbprintf_buf_desc buf_desc = {
    289c:	e9c7 3608 	strd	r3, r6, [r7, #32]
						    msg->data, out_desc.package_len,
    28a0:	f100 0110 	add.w	r1, r0, #16
	return cbprintf_package_convert(in_packaged, in_len,
    28a4:	f107 0314 	add.w	r3, r7, #20
	struct z_cbprintf_buf_desc buf_desc = {
    28a8:	61f9      	str	r1, [r7, #28]
	return cbprintf_package_convert(in_packaged, in_len,
    28aa:	e9cd a300 	strd	sl, r3, [sp]
    28ae:	f8cd b008 	str.w	fp, [sp, #8]
    28b2:	68f9      	ldr	r1, [r7, #12]
    28b4:	f107 031c 	add.w	r3, r7, #28
    28b8:	4648      	mov	r0, r9
    28ba:	f7fe fe45 	bl	1548 <cbprintf_package_convert>
	z_log_msg_finalize(msg, source, out_desc, data);
    28be:	f368 2553 	bfi	r5, r8, #9, #11
    28c2:	687b      	ldr	r3, [r7, #4]
    28c4:	68b9      	ldr	r1, [r7, #8]
    28c6:	462a      	mov	r2, r5
    28c8:	4620      	mov	r0, r4
    28ca:	f00a fd68 	bl	d39e <z_log_msg_finalize>
    28ce:	e7d0      	b.n	2872 <z_impl_z_log_msg_static_create+0x86>
    28d0:	f104 0017 	add.w	r0, r4, #23
    28d4:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    28d8:	0880      	lsrs	r0, r0, #2
    28da:	f7ff fe2d 	bl	2538 <z_log_msg_alloc>
    28de:	4604      	mov	r4, r0
    28e0:	e7ed      	b.n	28be <z_impl_z_log_msg_static_create+0xd2>
    28e2:	bf00      	nop
    28e4:	0000f142 	.word	0x0000f142
    28e8:	01000004 	.word	0x01000004
    28ec:	0000e8b0 	.word	0x0000e8b0
    28f0:	0000d373 	.word	0x0000d373

000028f4 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    28f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28f8:	b087      	sub	sp, #28
    28fa:	e9dd 6912 	ldrd	r6, r9, [sp, #72]	; 0x48
    28fe:	e9dd 5a10 	ldrd	r5, sl, [sp, #64]	; 0x40
    2902:	4604      	mov	r4, r0
    2904:	460f      	mov	r7, r1
    2906:	4693      	mov	fp, r2
    2908:	4698      	mov	r8, r3
	int plen;

	if (fmt) {
    290a:	b3a6      	cbz	r6, 2976 <z_impl_z_log_msg_runtime_vcreate+0x82>
		va_list ap2;

		va_copy(ap2, ap);
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
    290c:	2110      	movs	r1, #16
    290e:	f8cd 9000 	str.w	r9, [sp]
    2912:	4633      	mov	r3, r6
    2914:	4652      	mov	r2, sl
    2916:	2000      	movs	r0, #0
		va_copy(ap2, ap);
    2918:	f8cd 9014 	str.w	r9, [sp, #20]
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
    291c:	f7fe fc3e 	bl	119c <cbvprintf_package>
    2920:	4601      	mov	r1, r0
		va_end(ap2);
	} else {
		plen = 0;
	}

	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    2922:	f105 0017 	add.w	r0, r5, #23
    2926:	4408      	add	r0, r1
	struct log_msg *msg;
	uint8_t *pkg;
	struct log_msg_desc desc =
    2928:	4b14      	ldr	r3, [pc, #80]	; (297c <z_impl_z_log_msg_runtime_vcreate+0x88>)
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    292a:	9103      	str	r1, [sp, #12]
	struct log_msg_desc desc =
    292c:	f004 0407 	and.w	r4, r4, #7
    2930:	f00b 0b07 	and.w	fp, fp, #7
    2934:	00e4      	lsls	r4, r4, #3
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    2936:	f020 0007 	bic.w	r0, r0, #7
	struct log_msg_desc desc =
    293a:	ea03 2341 	and.w	r3, r3, r1, lsl #9
    293e:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_DEFERRED) && BACKENDS_IN_USE()) {
		msg = z_log_msg_alloc(msg_wlen);
    2942:	0880      	lsrs	r0, r0, #2
	struct log_msg_desc desc =
    2944:	431c      	orrs	r4, r3
		msg = z_log_msg_alloc(msg_wlen);
    2946:	f7ff fdf7 	bl	2538 <z_log_msg_alloc>
	struct log_msg_desc desc =
    294a:	ea44 5405 	orr.w	r4, r4, r5, lsl #20
		if (IS_ENABLED(CONFIG_LOG_FRONTEND) && msg == NULL) {
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
    294e:	4605      	mov	r5, r0
    2950:	b140      	cbz	r0, 2964 <z_impl_z_log_msg_runtime_vcreate+0x70>
	} else {
		msg = alloca(msg_wlen * sizeof(int));
		pkg = msg->data;
	}

	if (pkg && fmt) {
    2952:	b13e      	cbz	r6, 2964 <z_impl_z_log_msg_runtime_vcreate+0x70>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    2954:	9903      	ldr	r1, [sp, #12]
    2956:	f8cd 9000 	str.w	r9, [sp]
    295a:	4633      	mov	r3, r6
    295c:	4652      	mov	r2, sl
    295e:	3010      	adds	r0, #16
    2960:	f7fe fc1c 	bl	119c <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    2964:	4643      	mov	r3, r8
    2966:	4622      	mov	r2, r4
    2968:	4639      	mov	r1, r7
    296a:	4628      	mov	r0, r5
	}
}
    296c:	b007      	add	sp, #28
    296e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		z_log_msg_finalize(msg, source, desc, data);
    2972:	f00a bd14 	b.w	d39e <z_log_msg_finalize>
		plen = 0;
    2976:	4631      	mov	r1, r6
    2978:	e7d3      	b.n	2922 <z_impl_z_log_msg_runtime_vcreate+0x2e>
    297a:	bf00      	nop
    297c:	000ffe00 	.word	0x000ffe00

00002980 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    2980:	b40e      	push	{r1, r2, r3}
    2982:	b503      	push	{r0, r1, lr}
    2984:	ab03      	add	r3, sp, #12
    2986:	4601      	mov	r1, r0
    2988:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    298c:	4804      	ldr	r0, [pc, #16]	; (29a0 <print_formatted+0x20>)
	va_start(args, fmt);
    298e:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2990:	f00a fd2b 	bl	d3ea <cbvprintf>
	va_end(args);

	return length;
}
    2994:	b002      	add	sp, #8
    2996:	f85d eb04 	ldr.w	lr, [sp], #4
    299a:	b003      	add	sp, #12
    299c:	4770      	bx	lr
    299e:	bf00      	nop
    29a0:	0000d413 	.word	0x0000d413

000029a4 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    29a4:	06ca      	lsls	r2, r1, #27
    29a6:	d405      	bmi.n	29b4 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    29a8:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    29aa:	bf4c      	ite	mi
    29ac:	4902      	ldrmi	r1, [pc, #8]	; (29b8 <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    29ae:	4903      	ldrpl	r1, [pc, #12]	; (29bc <newline_print+0x18>)
    29b0:	f7ff bfe6 	b.w	2980 <print_formatted>
	}
}
    29b4:	4770      	bx	lr
    29b6:	bf00      	nop
    29b8:	0000f182 	.word	0x0000f182
    29bc:	0000f181 	.word	0x0000f181

000029c0 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    29c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    29c4:	b089      	sub	sp, #36	; 0x24
    29c6:	469b      	mov	fp, r3
    29c8:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    29cc:	9304      	str	r3, [sp, #16]
    29ce:	e9dd 9313 	ldrd	r9, r3, [sp, #76]	; 0x4c
    29d2:	9305      	str	r3, [sp, #20]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    29d4:	9b04      	ldr	r3, [sp, #16]
{
    29d6:	9206      	str	r2, [sp, #24]
    29d8:	e9dd 7615 	ldrd	r7, r6, [sp, #84]	; 0x54
    29dc:	4604      	mov	r4, r0
    29de:	460d      	mov	r5, r1
	if (!raw_string) {
    29e0:	2b00      	cmp	r3, #0
    29e2:	f000 8087 	beq.w	2af4 <log_output_process+0x134>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    29e6:	f006 0308 	and.w	r3, r6, #8
    29ea:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    29ec:	f00a fcbf 	bl	d36e <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    29f0:	f006 0a02 	and.w	sl, r6, #2
	if (tag) {
    29f4:	4602      	mov	r2, r0
    29f6:	2800      	cmp	r0, #0
    29f8:	d04b      	beq.n	2a92 <log_output_process+0xd2>
		length += print_formatted(output, "%s ", tag);
    29fa:	4986      	ldr	r1, [pc, #536]	; (2c14 <log_output_process+0x254>)
    29fc:	4620      	mov	r0, r4
    29fe:	f7ff ffbf 	bl	2980 <print_formatted>
    2a02:	4680      	mov	r8, r0
	if (stamp) {
    2a04:	f1ba 0f00 	cmp.w	sl, #0
    2a08:	d008      	beq.n	2a1c <log_output_process+0x5c>
	if (!format) {
    2a0a:	f016 0f44 	tst.w	r6, #68	; 0x44
    2a0e:	d142      	bne.n	2a96 <log_output_process+0xd6>
		length = print_formatted(output, "[%08lu] ", timestamp);
    2a10:	4981      	ldr	r1, [pc, #516]	; (2c18 <log_output_process+0x258>)
    2a12:	462a      	mov	r2, r5
    2a14:	4620      	mov	r0, r4
    2a16:	f7ff ffb3 	bl	2980 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    2a1a:	4480      	add	r8, r0
	if (color) {
    2a1c:	f006 0301 	and.w	r3, r6, #1
    2a20:	b15b      	cbz	r3, 2a3a <log_output_process+0x7a>
		const char *log_color = start && (colors[level] != NULL) ?
    2a22:	4b7e      	ldr	r3, [pc, #504]	; (2c1c <log_output_process+0x25c>)
    2a24:	9a04      	ldr	r2, [sp, #16]
		print_formatted(output, "%s", log_color);
    2a26:	497e      	ldr	r1, [pc, #504]	; (2c20 <log_output_process+0x260>)
		const char *log_color = start && (colors[level] != NULL) ?
    2a28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
		print_formatted(output, "%s", log_color);
    2a2c:	4b7d      	ldr	r3, [pc, #500]	; (2c24 <log_output_process+0x264>)
    2a2e:	4620      	mov	r0, r4
    2a30:	2a00      	cmp	r2, #0
    2a32:	bf08      	it	eq
    2a34:	461a      	moveq	r2, r3
    2a36:	f7ff ffa3 	bl	2980 <print_formatted>
	if (level_on) {
    2a3a:	f006 0308 	and.w	r3, r6, #8
    2a3e:	2b00      	cmp	r3, #0
    2a40:	d055      	beq.n	2aee <log_output_process+0x12e>
		total += print_formatted(output, "<%s> ", severity[level]);
    2a42:	4b79      	ldr	r3, [pc, #484]	; (2c28 <log_output_process+0x268>)
    2a44:	9a04      	ldr	r2, [sp, #16]
    2a46:	4979      	ldr	r1, [pc, #484]	; (2c2c <log_output_process+0x26c>)
    2a48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2a4c:	4620      	mov	r0, r4
    2a4e:	f7ff ff97 	bl	2980 <print_formatted>
    2a52:	4605      	mov	r5, r0
	if (domain) {
    2a54:	9b06      	ldr	r3, [sp, #24]
    2a56:	b12b      	cbz	r3, 2a64 <log_output_process+0xa4>
		total += print_formatted(output, "%s/", domain);
    2a58:	4975      	ldr	r1, [pc, #468]	; (2c30 <log_output_process+0x270>)
    2a5a:	461a      	mov	r2, r3
    2a5c:	4620      	mov	r0, r4
    2a5e:	f7ff ff8f 	bl	2980 <print_formatted>
    2a62:	4405      	add	r5, r0
	if (source) {
    2a64:	f1bb 0f00 	cmp.w	fp, #0
    2a68:	d005      	beq.n	2a76 <log_output_process+0xb6>
		total += print_formatted(output,
    2a6a:	4972      	ldr	r1, [pc, #456]	; (2c34 <log_output_process+0x274>)
    2a6c:	465a      	mov	r2, fp
    2a6e:	4620      	mov	r0, r4
    2a70:	f7ff ff86 	bl	2980 <print_formatted>
    2a74:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    2a76:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    2a78:	f1b9 0f00 	cmp.w	r9, #0
    2a7c:	d149      	bne.n	2b12 <log_output_process+0x152>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    2a7e:	2f00      	cmp	r7, #0
    2a80:	d14f      	bne.n	2b22 <log_output_process+0x162>
	if (color) {
    2a82:	07f3      	lsls	r3, r6, #31
    2a84:	f100 80c0 	bmi.w	2c08 <log_output_process+0x248>
	newline_print(output, flags);
    2a88:	4631      	mov	r1, r6
    2a8a:	4620      	mov	r0, r4
    2a8c:	f7ff ff8a 	bl	29a4 <newline_print>
}
    2a90:	e0b4      	b.n	2bfc <log_output_process+0x23c>
	uint32_t length = 0U;
    2a92:	4680      	mov	r8, r0
    2a94:	e7b6      	b.n	2a04 <log_output_process+0x44>
	} else if (freq != 0U) {
    2a96:	4b68      	ldr	r3, [pc, #416]	; (2c38 <log_output_process+0x278>)
    2a98:	6818      	ldr	r0, [r3, #0]
    2a9a:	2800      	cmp	r0, #0
    2a9c:	d0bd      	beq.n	2a1a <log_output_process+0x5a>
		timestamp /= timestamp_div;
    2a9e:	4b67      	ldr	r3, [pc, #412]	; (2c3c <log_output_process+0x27c>)
		ms = (remainder * 1000U) / freq;
    2aa0:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		timestamp /= timestamp_div;
    2aa4:	681b      	ldr	r3, [r3, #0]
    2aa6:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    2aaa:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    2aae:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    2ab2:	fb00 5513 	mls	r5, r0, r3, r5
    2ab6:	fbb3 faf2 	udiv	sl, r3, r2
		ms = (remainder * 1000U) / freq;
    2aba:	fb0e f505 	mul.w	r5, lr, r5
    2abe:	fb02 321a 	mls	r2, r2, sl, r3
		mins = seconds / 60U;
    2ac2:	213c      	movs	r1, #60	; 0x3c
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2ac4:	fbb5 fcf0 	udiv	ip, r5, r0
		mins = seconds / 60U;
    2ac8:	fbb2 f3f1 	udiv	r3, r2, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2acc:	fb00 551c 	mls	r5, r0, ip, r5
				length = print_formatted(output,
    2ad0:	fb01 2213 	mls	r2, r1, r3, r2
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2ad4:	fb0e f505 	mul.w	r5, lr, r5
				length = print_formatted(output,
    2ad8:	9200      	str	r2, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2ada:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    2ade:	4958      	ldr	r1, [pc, #352]	; (2c40 <log_output_process+0x280>)
    2ae0:	e9cd c501 	strd	ip, r5, [sp, #4]
    2ae4:	4652      	mov	r2, sl
    2ae6:	4620      	mov	r0, r4
    2ae8:	f7ff ff4a 	bl	2980 <print_formatted>
    2aec:	e795      	b.n	2a1a <log_output_process+0x5a>
	int total = 0;
    2aee:	f006 0508 	and.w	r5, r6, #8
    2af2:	e7af      	b.n	2a54 <log_output_process+0x94>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    2af4:	f1bb 0f01 	cmp.w	fp, #1
    2af8:	d106      	bne.n	2b08 <log_output_process+0x148>
	if (package) {
    2afa:	f1b9 0f00 	cmp.w	r9, #0
    2afe:	d164      	bne.n	2bca <log_output_process+0x20a>
	if (data_len) {
    2b00:	2f00      	cmp	r7, #0
    2b02:	d07b      	beq.n	2bfc <log_output_process+0x23c>
		prefix_offset = 0;
    2b04:	2500      	movs	r5, #0
    2b06:	e00c      	b.n	2b22 <log_output_process+0x162>
	if (package) {
    2b08:	f1b9 0f00 	cmp.w	r9, #0
    2b0c:	d0f8      	beq.n	2b00 <log_output_process+0x140>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    2b0e:	484d      	ldr	r0, [pc, #308]	; (2c44 <log_output_process+0x284>)
    2b10:	e05c      	b.n	2bcc <log_output_process+0x20c>
		cb = out_func;
    2b12:	484d      	ldr	r0, [pc, #308]	; (2c48 <log_output_process+0x288>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    2b14:	494d      	ldr	r1, [pc, #308]	; (2c4c <log_output_process+0x28c>)
    2b16:	464b      	mov	r3, r9
    2b18:	4622      	mov	r2, r4
    2b1a:	f009 fdbb 	bl	c694 <cbpprintf_external>
	if (data_len) {
    2b1e:	2f00      	cmp	r7, #0
    2b20:	d068      	beq.n	2bf4 <log_output_process+0x234>
		print_formatted(output, " ");
    2b22:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2c50 <log_output_process+0x290>
			print_formatted(output, "%02x ", data[i]);
    2b26:	f8df a12c 	ldr.w	sl, [pc, #300]	; 2c54 <log_output_process+0x294>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    2b2a:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    2b2c:	4631      	mov	r1, r6
    2b2e:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    2b30:	46b8      	mov	r8, r7
    2b32:	bf28      	it	cs
    2b34:	f04f 0810 	movcs.w	r8, #16
	newline_print(output, flags);
    2b38:	f7ff ff34 	bl	29a4 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    2b3c:	f04f 0b00 	mov.w	fp, #0
    2b40:	455d      	cmp	r5, fp
    2b42:	dc45      	bgt.n	2bd0 <log_output_process+0x210>
			print_formatted(output, "%02x ", data[i]);
    2b44:	9b05      	ldr	r3, [sp, #20]
    2b46:	4651      	mov	r1, sl
    2b48:	781a      	ldrb	r2, [r3, #0]
    2b4a:	4620      	mov	r0, r4
    2b4c:	f7ff ff18 	bl	2980 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2b50:	f04f 0b01 	mov.w	fp, #1
		if (i > 0 && !(i % 8)) {
    2b54:	f01b 0f07 	tst.w	fp, #7
    2b58:	d103      	bne.n	2b62 <log_output_process+0x1a2>
			print_formatted(output, " ");
    2b5a:	4649      	mov	r1, r9
    2b5c:	4620      	mov	r0, r4
    2b5e:	f7ff ff0f 	bl	2980 <print_formatted>
		if (i < length) {
    2b62:	45d8      	cmp	r8, fp
    2b64:	d93b      	bls.n	2bde <log_output_process+0x21e>
			print_formatted(output, "%02x ", data[i]);
    2b66:	9b05      	ldr	r3, [sp, #20]
    2b68:	4651      	mov	r1, sl
    2b6a:	f813 200b 	ldrb.w	r2, [r3, fp]
    2b6e:	4620      	mov	r0, r4
    2b70:	f7ff ff06 	bl	2980 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2b74:	f10b 0b01 	add.w	fp, fp, #1
    2b78:	f1bb 0f10 	cmp.w	fp, #16
    2b7c:	d1ea      	bne.n	2b54 <log_output_process+0x194>
	print_formatted(output, "|");
    2b7e:	4936      	ldr	r1, [pc, #216]	; (2c58 <log_output_process+0x298>)
    2b80:	4620      	mov	r0, r4
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2b82:	f04f 0b00 	mov.w	fp, #0
	print_formatted(output, "|");
    2b86:	f7ff fefb 	bl	2980 <print_formatted>
		if (i < length) {
    2b8a:	465a      	mov	r2, fp
			unsigned char c = (unsigned char)data[i];
    2b8c:	9b05      	ldr	r3, [sp, #20]
    2b8e:	5c9a      	ldrb	r2, [r3, r2]
	return (int)((((unsigned)c) >= ' ') &&
    2b90:	f1a2 0120 	sub.w	r1, r2, #32
			print_formatted(output, "%c",
    2b94:	295f      	cmp	r1, #95	; 0x5f
    2b96:	bf28      	it	cs
    2b98:	222e      	movcs	r2, #46	; 0x2e
    2b9a:	4930      	ldr	r1, [pc, #192]	; (2c5c <log_output_process+0x29c>)
    2b9c:	4620      	mov	r0, r4
    2b9e:	f7ff feef 	bl	2980 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2ba2:	f10b 0b01 	add.w	fp, fp, #1
    2ba6:	f1bb 0f10 	cmp.w	fp, #16
    2baa:	d01d      	beq.n	2be8 <log_output_process+0x228>
		if (i > 0 && !(i % 8)) {
    2bac:	f01b 0f07 	tst.w	fp, #7
    2bb0:	d103      	bne.n	2bba <log_output_process+0x1fa>
			print_formatted(output, " ");
    2bb2:	4649      	mov	r1, r9
    2bb4:	4620      	mov	r0, r4
    2bb6:	f7ff fee3 	bl	2980 <print_formatted>
		if (i < length) {
    2bba:	45d8      	cmp	r8, fp
    2bbc:	465a      	mov	r2, fp
    2bbe:	d8e5      	bhi.n	2b8c <log_output_process+0x1cc>
			print_formatted(output, " ");
    2bc0:	4649      	mov	r1, r9
    2bc2:	4620      	mov	r0, r4
    2bc4:	f7ff fedc 	bl	2980 <print_formatted>
    2bc8:	e7eb      	b.n	2ba2 <log_output_process+0x1e2>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    2bca:	481f      	ldr	r0, [pc, #124]	; (2c48 <log_output_process+0x288>)
		prefix_offset = 0;
    2bcc:	9d04      	ldr	r5, [sp, #16]
    2bce:	e7a1      	b.n	2b14 <log_output_process+0x154>
		print_formatted(output, " ");
    2bd0:	4649      	mov	r1, r9
    2bd2:	4620      	mov	r0, r4
    2bd4:	f7ff fed4 	bl	2980 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    2bd8:	f10b 0b01 	add.w	fp, fp, #1
    2bdc:	e7b0      	b.n	2b40 <log_output_process+0x180>
			print_formatted(output, "   ");
    2bde:	4920      	ldr	r1, [pc, #128]	; (2c60 <log_output_process+0x2a0>)
    2be0:	4620      	mov	r0, r4
    2be2:	f7ff fecd 	bl	2980 <print_formatted>
    2be6:	e7c5      	b.n	2b74 <log_output_process+0x1b4>
		data += length;
    2be8:	9b05      	ldr	r3, [sp, #20]
	} while (len);
    2bea:	ebb7 0708 	subs.w	r7, r7, r8
		data += length;
    2bee:	4443      	add	r3, r8
    2bf0:	9305      	str	r3, [sp, #20]
	} while (len);
    2bf2:	d19a      	bne.n	2b2a <log_output_process+0x16a>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    2bf4:	9b04      	ldr	r3, [sp, #16]
    2bf6:	2b00      	cmp	r3, #0
    2bf8:	f47f af43 	bne.w	2a82 <log_output_process+0xc2>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    2bfc:	4620      	mov	r0, r4
}
    2bfe:	b009      	add	sp, #36	; 0x24
    2c00:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    2c04:	f00a bbf8 	b.w	d3f8 <log_output_flush>
		print_formatted(output, "%s", log_color);
    2c08:	4a06      	ldr	r2, [pc, #24]	; (2c24 <log_output_process+0x264>)
    2c0a:	4905      	ldr	r1, [pc, #20]	; (2c20 <log_output_process+0x260>)
    2c0c:	4620      	mov	r0, r4
    2c0e:	f7ff feb7 	bl	2980 <print_formatted>
}
    2c12:	e739      	b.n	2a88 <log_output_process+0xc8>
    2c14:	0000f189 	.word	0x0000f189
    2c18:	0000f18d 	.word	0x0000f18d
    2c1c:	0000e9e8 	.word	0x0000e9e8
    2c20:	0000fcd0 	.word	0x0000fcd0
    2c24:	0000f184 	.word	0x0000f184
    2c28:	0000e9fc 	.word	0x0000e9fc
    2c2c:	0000f1b2 	.word	0x0000f1b2
    2c30:	0000f1b8 	.word	0x0000f1b8
    2c34:	0000f1bc 	.word	0x0000f1bc
    2c38:	20000cd0 	.word	0x20000cd0
    2c3c:	20000ccc 	.word	0x20000ccc
    2c40:	0000f196 	.word	0x0000f196
    2c44:	0000d449 	.word	0x0000d449
    2c48:	0000d413 	.word	0x0000d413
    2c4c:	0000d3eb 	.word	0x0000d3eb
    2c50:	0000f1c9 	.word	0x0000f1c9
    2c54:	0000f1c1 	.word	0x0000f1c1
    2c58:	0000f1cb 	.word	0x0000f1cb
    2c5c:	0000f1cd 	.word	0x0000f1cd
    2c60:	0000f1c7 	.word	0x0000f1c7

00002c64 <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    2c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    2c68:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    2c6a:	684b      	ldr	r3, [r1, #4]
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    2c6c:	688e      	ldr	r6, [r1, #8]
    2c6e:	b086      	sub	sp, #24
    2c70:	4605      	mov	r5, r0
    2c72:	460c      	mov	r4, r1
    2c74:	4690      	mov	r8, r2
	return msg->hdr.desc.level;
    2c76:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    2c7a:	b15b      	cbz	r3, 2c94 <log_output_msg_process+0x30>
    2c7c:	4a13      	ldr	r2, [pc, #76]	; (2ccc <log_output_msg_process+0x68>)
    2c7e:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    2c80:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    2c84:	2900      	cmp	r1, #0
    2c86:	db1f      	blt.n	2cc8 <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    2c88:	7820      	ldrb	r0, [r4, #0]
    2c8a:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    2c8e:	f7ff fd8b 	bl	27a8 <log_source_name_get>
    2c92:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    2c94:	4621      	mov	r1, r4
	*len = msg->hdr.desc.data_len;
    2c96:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    2c98:	f851 2b10 	ldr.w	r2, [r1], #16
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    2c9c:	9700      	str	r7, [sp, #0]
    2c9e:	f3c2 224a 	ubfx	r2, r2, #9, #11
    2ca2:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    2ca4:	eb01 0402 	add.w	r4, r1, r2
	*len = msg->hdr.desc.data_len;
    2ca8:	f3c0 100b 	ubfx	r0, r0, #4, #12
    2cac:	bf08      	it	eq
    2cae:	2100      	moveq	r1, #0
    2cb0:	e9cd 0803 	strd	r0, r8, [sp, #12]
    2cb4:	e9cd 1401 	strd	r1, r4, [sp, #4]
    2cb8:	2200      	movs	r2, #0
    2cba:	4631      	mov	r1, r6
    2cbc:	4628      	mov	r0, r5
    2cbe:	f7ff fe7f 	bl	29c0 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    2cc2:	b006      	add	sp, #24
    2cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    2cc8:	2300      	movs	r3, #0
    2cca:	e7e3      	b.n	2c94 <log_output_msg_process+0x30>
    2ccc:	0000e848 	.word	0x0000e848

00002cd0 <log_output_dropped_process>:

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
    2cd0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    2cd2:	f242 730f 	movw	r3, #9999	; 0x270f
    2cd6:	428b      	cmp	r3, r1
    2cd8:	bf28      	it	cs
    2cda:	460b      	movcs	r3, r1
	log_output_func_t outf = output->func;
    2cdc:	6805      	ldr	r5, [r0, #0]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    2cde:	4a0f      	ldr	r2, [pc, #60]	; (2d1c <log_output_dropped_process+0x4c>)
{
    2ce0:	4604      	mov	r4, r0
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    2ce2:	2105      	movs	r1, #5
    2ce4:	4668      	mov	r0, sp
    2ce6:	f009 fd4d 	bl	c784 <snprintk>

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    2cea:	6863      	ldr	r3, [r4, #4]
    2cec:	490c      	ldr	r1, [pc, #48]	; (2d20 <log_output_dropped_process+0x50>)
    2cee:	685b      	ldr	r3, [r3, #4]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    2cf0:	4606      	mov	r6, r0
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    2cf2:	220b      	movs	r2, #11
    2cf4:	4628      	mov	r0, r5
    2cf6:	f00a fb6b 	bl	d3d0 <buffer_write>
		     output->control_block->ctx);
	buffer_write(outf, buf, len, output->control_block->ctx);
    2cfa:	6863      	ldr	r3, [r4, #4]
    2cfc:	4632      	mov	r2, r6
    2cfe:	4669      	mov	r1, sp
    2d00:	4628      	mov	r0, r5
    2d02:	685b      	ldr	r3, [r3, #4]
    2d04:	f00a fb64 	bl	d3d0 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
    2d08:	6863      	ldr	r3, [r4, #4]
    2d0a:	4906      	ldr	r1, [pc, #24]	; (2d24 <log_output_dropped_process+0x54>)
    2d0c:	685b      	ldr	r3, [r3, #4]
    2d0e:	221b      	movs	r2, #27
    2d10:	4628      	mov	r0, r5
    2d12:	f00a fb5d 	bl	d3d0 <buffer_write>
		     output->control_block->ctx);
}
    2d16:	b002      	add	sp, #8
    2d18:	bd70      	pop	{r4, r5, r6, pc}
    2d1a:	bf00      	nop
    2d1c:	0000eec5 	.word	0x0000eec5
    2d20:	0000f1ec 	.word	0x0000f1ec
    2d24:	0000f1d0 	.word	0x0000f1d0

00002d28 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    2d28:	4a07      	ldr	r2, [pc, #28]	; (2d48 <log_output_timestamp_freq_set+0x20>)
    2d2a:	2100      	movs	r1, #0
    2d2c:	2301      	movs	r3, #1
    2d2e:	4290      	cmp	r0, r2
    2d30:	d806      	bhi.n	2d40 <log_output_timestamp_freq_set+0x18>
    2d32:	4a06      	ldr	r2, [pc, #24]	; (2d4c <log_output_timestamp_freq_set+0x24>)
    2d34:	b901      	cbnz	r1, 2d38 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    2d36:	2301      	movs	r3, #1
    2d38:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    2d3a:	4b05      	ldr	r3, [pc, #20]	; (2d50 <log_output_timestamp_freq_set+0x28>)
    2d3c:	6018      	str	r0, [r3, #0]
}
    2d3e:	4770      	bx	lr
		frequency /= 2U;
    2d40:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    2d42:	005b      	lsls	r3, r3, #1
    2d44:	2101      	movs	r1, #1
    2d46:	e7f2      	b.n	2d2e <log_output_timestamp_freq_set+0x6>
    2d48:	000f4240 	.word	0x000f4240
    2d4c:	20000ccc 	.word	0x20000ccc
    2d50:	20000cd0 	.word	0x20000cd0

00002d54 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    2d54:	4b01      	ldr	r3, [pc, #4]	; (2d5c <log_backend_rtt_init+0x8>)
    2d56:	2201      	movs	r2, #1
    2d58:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    2d5a:	4770      	bx	lr
    2d5c:	20001d17 	.word	0x20001d17

00002d60 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    2d60:	4b01      	ldr	r3, [pc, #4]	; (2d68 <format_set+0x8>)
	return 0;
}
    2d62:	2000      	movs	r0, #0
	log_format_current = log_type;
    2d64:	6019      	str	r1, [r3, #0]
}
    2d66:	4770      	bx	lr
    2d68:	20000ce8 	.word	0x20000ce8

00002d6c <panic>:
	panic_mode = true;
    2d6c:	4b02      	ldr	r3, [pc, #8]	; (2d78 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    2d6e:	4803      	ldr	r0, [pc, #12]	; (2d7c <panic+0x10>)
    2d70:	2201      	movs	r2, #1
    2d72:	701a      	strb	r2, [r3, #0]
    2d74:	f00a bb40 	b.w	d3f8 <log_output_flush>
    2d78:	20001d18 	.word	0x20001d18
    2d7c:	0000ea2c 	.word	0x0000ea2c

00002d80 <dropped>:
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
    2d80:	4801      	ldr	r0, [pc, #4]	; (2d88 <dropped+0x8>)
    2d82:	f7ff bfa5 	b.w	2cd0 <log_output_dropped_process>
    2d86:	bf00      	nop
    2d88:	0000ea2c 	.word	0x0000ea2c

00002d8c <process>:
{
    2d8c:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2d8e:	4b06      	ldr	r3, [pc, #24]	; (2da8 <process+0x1c>)
    2d90:	6818      	ldr	r0, [r3, #0]
{
    2d92:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2d94:	f7ff fb42 	bl	241c <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    2d98:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2d9a:	4603      	mov	r3, r0
}
    2d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    2da0:	4802      	ldr	r0, [pc, #8]	; (2dac <process+0x20>)
    2da2:	220f      	movs	r2, #15
    2da4:	4718      	bx	r3
    2da6:	bf00      	nop
    2da8:	20000ce8 	.word	0x20000ce8
    2dac:	0000ea2c 	.word	0x0000ea2c

00002db0 <on_failed_write>:
	if (retry_cnt == 0) {
    2db0:	b910      	cbnz	r0, 2db8 <on_failed_write+0x8>
		host_present = false;
    2db2:	4b07      	ldr	r3, [pc, #28]	; (2dd0 <on_failed_write+0x20>)
    2db4:	7018      	strb	r0, [r3, #0]
}
    2db6:	4770      	bx	lr
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    2db8:	4b06      	ldr	r3, [pc, #24]	; (2dd4 <on_failed_write+0x24>)
	} else if (is_sync_mode()) {
    2dba:	781b      	ldrb	r3, [r3, #0]
    2dbc:	b11b      	cbz	r3, 2dc6 <on_failed_write+0x16>
	z_impl_k_busy_wait(usec_to_wait);
    2dbe:	f241 3088 	movw	r0, #5000	; 0x1388
    2dc2:	f00b bbbb 	b.w	e53c <z_impl_k_busy_wait>
	return z_impl_k_sleep(timeout);
    2dc6:	20a4      	movs	r0, #164	; 0xa4
    2dc8:	2100      	movs	r1, #0
    2dca:	f009 b955 	b.w	c078 <z_impl_k_sleep>
    2dce:	bf00      	nop
    2dd0:	20001d17 	.word	0x20001d17
    2dd4:	20001d18 	.word	0x20001d18

00002dd8 <data_out_block_mode>:
{
    2dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    2ddc:	f8df 9074 	ldr.w	r9, [pc, #116]	; 2e54 <data_out_block_mode+0x7c>
    2de0:	4f1d      	ldr	r7, [pc, #116]	; (2e58 <data_out_block_mode+0x80>)
{
    2de2:	4680      	mov	r8, r0
    2de4:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    2de6:	2404      	movs	r4, #4
		if (!is_sync_mode()) {
    2de8:	f899 5000 	ldrb.w	r5, [r9]
    2dec:	b995      	cbnz	r5, 2e14 <data_out_block_mode+0x3c>
			RTT_LOCK();
    2dee:	f008 f8f5 	bl	afdc <zephyr_rtt_mutex_lock>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    2df2:	4628      	mov	r0, r5
    2df4:	4632      	mov	r2, r6
    2df6:	4641      	mov	r1, r8
    2df8:	f008 f872 	bl	aee0 <SEGGER_RTT_WriteSkipNoLock>
    2dfc:	4605      	mov	r5, r0
			RTT_UNLOCK();
    2dfe:	f008 f8f7 	bl	aff0 <zephyr_rtt_mutex_unlock>
		if (ret) {
    2e02:	b1e5      	cbz	r5, 2e3e <data_out_block_mode+0x66>
	host_present = true;
    2e04:	2301      	movs	r3, #1
    2e06:	703b      	strb	r3, [r7, #0]
	if (is_panic_mode()) {
    2e08:	f899 3000 	ldrb.w	r3, [r9]
    2e0c:	b973      	cbnz	r3, 2e2c <data_out_block_mode+0x54>
}
    2e0e:	4630      	mov	r0, r6
    2e10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    2e14:	4632      	mov	r2, r6
    2e16:	4641      	mov	r1, r8
    2e18:	2000      	movs	r0, #0
    2e1a:	f008 f861 	bl	aee0 <SEGGER_RTT_WriteSkipNoLock>
    2e1e:	4605      	mov	r5, r0
    2e20:	e7ef      	b.n	2e02 <data_out_block_mode+0x2a>
			on_failed_write(retry_cnt--);
    2e22:	4620      	mov	r0, r4
    2e24:	f7ff ffc4 	bl	2db0 <on_failed_write>
    2e28:	1e65      	subs	r5, r4, #1
    2e2a:	462c      	mov	r4, r5
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    2e2c:	2000      	movs	r0, #0
    2e2e:	f008 f8cb 	bl	afc8 <SEGGER_RTT_HasDataUp>
    2e32:	2800      	cmp	r0, #0
    2e34:	d0eb      	beq.n	2e0e <data_out_block_mode+0x36>
    2e36:	783b      	ldrb	r3, [r7, #0]
    2e38:	2b00      	cmp	r3, #0
    2e3a:	d1f2      	bne.n	2e22 <data_out_block_mode+0x4a>
    2e3c:	e7e7      	b.n	2e0e <data_out_block_mode+0x36>
		} else if (host_present) {
    2e3e:	783b      	ldrb	r3, [r7, #0]
    2e40:	2b00      	cmp	r3, #0
    2e42:	d0e4      	beq.n	2e0e <data_out_block_mode+0x36>
			retry_cnt--;
    2e44:	3c01      	subs	r4, #1
			on_failed_write(retry_cnt);
    2e46:	4620      	mov	r0, r4
    2e48:	f7ff ffb2 	bl	2db0 <on_failed_write>
	} while ((ret == 0) && host_present);
    2e4c:	783b      	ldrb	r3, [r7, #0]
    2e4e:	2b00      	cmp	r3, #0
    2e50:	d1ca      	bne.n	2de8 <data_out_block_mode+0x10>
    2e52:	e7dc      	b.n	2e0e <data_out_block_mode+0x36>
    2e54:	20001d18 	.word	0x20001d18
    2e58:	20001d17 	.word	0x20001d17

00002e5c <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2e60:	4605      	mov	r5, r0
	__asm__ volatile(
    2e62:	f04f 0340 	mov.w	r3, #64	; 0x40
    2e66:	f3ef 8611 	mrs	r6, BASEPRI
    2e6a:	f383 8812 	msr	BASEPRI_MAX, r3
    2e6e:	f3bf 8f6f 	isb	sy
	return list->head;
    2e72:	4b0e      	ldr	r3, [pc, #56]	; (2eac <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2e74:	4f0e      	ldr	r7, [pc, #56]	; (2eb0 <pm_state_notify+0x54>)
    2e76:	681c      	ldr	r4, [r3, #0]
    2e78:	f8df 8038 	ldr.w	r8, [pc, #56]	; 2eb4 <pm_state_notify+0x58>
    2e7c:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2e80:	b92c      	cbnz	r4, 2e8e <pm_state_notify+0x32>
	__asm__ volatile(
    2e82:	f386 8811 	msr	BASEPRI, r6
    2e86:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    2e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    2e8e:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    2e92:	2d00      	cmp	r5, #0
    2e94:	bf18      	it	ne
    2e96:	4613      	movne	r3, r2
		if (callback) {
    2e98:	b12b      	cbz	r3, 2ea6 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2e9a:	f898 2010 	ldrb.w	r2, [r8, #16]
    2e9e:	fb09 f202 	mul.w	r2, r9, r2
    2ea2:	5cb8      	ldrb	r0, [r7, r2]
    2ea4:	4798      	blx	r3
	return node->next;
    2ea6:	6824      	ldr	r4, [r4, #0]
    2ea8:	e7ea      	b.n	2e80 <pm_state_notify+0x24>
    2eaa:	bf00      	nop
    2eac:	20000d04 	.word	0x20000d04
    2eb0:	20000cf8 	.word	0x20000cf8
    2eb4:	20001ca8 	.word	0x20001ca8

00002eb8 <pm_system_resume>:

void pm_system_resume(void)
{
    2eb8:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    2eba:	4b19      	ldr	r3, [pc, #100]	; (2f20 <pm_system_resume+0x68>)
    2ebc:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2ebe:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2ec2:	f004 031f 	and.w	r3, r4, #31
    2ec6:	2201      	movs	r2, #1
    2ec8:	409a      	lsls	r2, r3
    2eca:	4b16      	ldr	r3, [pc, #88]	; (2f24 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2ecc:	0961      	lsrs	r1, r4, #5
    2ece:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    2ed2:	43d0      	mvns	r0, r2
    2ed4:	e853 1f00 	ldrex	r1, [r3]
    2ed8:	ea01 0500 	and.w	r5, r1, r0
    2edc:	e843 5600 	strex	r6, r5, [r3]
    2ee0:	2e00      	cmp	r6, #0
    2ee2:	d1f7      	bne.n	2ed4 <pm_system_resume+0x1c>
    2ee4:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2ee8:	420a      	tst	r2, r1
    2eea:	d013      	beq.n	2f14 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    2eec:	4b0e      	ldr	r3, [pc, #56]	; (2f28 <pm_system_resume+0x70>)
    2eee:	4d0f      	ldr	r5, [pc, #60]	; (2f2c <pm_system_resume+0x74>)
    2ef0:	b18b      	cbz	r3, 2f16 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    2ef2:	230c      	movs	r3, #12
    2ef4:	4363      	muls	r3, r4
    2ef6:	18ea      	adds	r2, r5, r3
    2ef8:	5ce8      	ldrb	r0, [r5, r3]
    2efa:	7851      	ldrb	r1, [r2, #1]
    2efc:	f00a fb71 	bl	d5e2 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    2f00:	2000      	movs	r0, #0
    2f02:	f7ff ffab 	bl	2e5c <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    2f06:	230c      	movs	r3, #12
    2f08:	435c      	muls	r4, r3
    2f0a:	192a      	adds	r2, r5, r4
    2f0c:	2300      	movs	r3, #0
    2f0e:	512b      	str	r3, [r5, r4]
    2f10:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    2f14:	bd70      	pop	{r4, r5, r6, pc}
    2f16:	f383 8811 	msr	BASEPRI, r3
    2f1a:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2f1e:	e7ef      	b.n	2f00 <pm_system_resume+0x48>
    2f20:	20001ca8 	.word	0x20001ca8
    2f24:	20000d0c 	.word	0x20000d0c
    2f28:	0000d5e3 	.word	0x0000d5e3
    2f2c:	20000cf8 	.word	0x20000cf8

00002f30 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    2f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    2f34:	4b35      	ldr	r3, [pc, #212]	; (300c <pm_system_suspend+0xdc>)
{
    2f36:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    2f38:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
    2f3a:	f04f 0340 	mov.w	r3, #64	; 0x40
    2f3e:	f3ef 8811 	mrs	r8, BASEPRI
    2f42:	f383 8812 	msr	BASEPRI_MAX, r3
    2f46:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    2f4a:	240c      	movs	r4, #12
    2f4c:	4b30      	ldr	r3, [pc, #192]	; (3010 <pm_system_suspend+0xe0>)
    2f4e:	4e31      	ldr	r6, [pc, #196]	; (3014 <pm_system_suspend+0xe4>)
    2f50:	436c      	muls	r4, r5
    2f52:	191a      	adds	r2, r3, r4
    2f54:	5d19      	ldrb	r1, [r3, r4]
    2f56:	2900      	cmp	r1, #0
    2f58:	d04c      	beq.n	2ff4 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    2f5a:	ca07      	ldmia	r2, {r0, r1, r2}
    2f5c:	eb06 0c04 	add.w	ip, r6, r4
    2f60:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    2f64:	2200      	movs	r2, #0
    2f66:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    2f68:	f388 8811 	msr	BASEPRI, r8
    2f6c:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    2f70:	230c      	movs	r3, #12
    2f72:	436b      	muls	r3, r5
    2f74:	18f2      	adds	r2, r6, r3
    2f76:	5cf0      	ldrb	r0, [r6, r3]
    2f78:	2800      	cmp	r0, #0
    2f7a:	d039      	beq.n	2ff0 <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    2f7c:	1c7b      	adds	r3, r7, #1
    2f7e:	d010      	beq.n	2fa2 <pm_system_suspend+0x72>
			return (uint32_t)((t * to_hz + off) / from_hz);
    2f80:	f8d2 c008 	ldr.w	ip, [r2, #8]
    2f84:	4c24      	ldr	r4, [pc, #144]	; (3018 <pm_system_suspend+0xe8>)
    2f86:	4a25      	ldr	r2, [pc, #148]	; (301c <pm_system_suspend+0xec>)
    2f88:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2f8c:	2100      	movs	r1, #0
    2f8e:	fbec 4100 	umlal	r4, r1, ip, r0
    2f92:	2300      	movs	r3, #0
    2f94:	4620      	mov	r0, r4
    2f96:	f7fd f8a3 	bl	e0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
    2f9a:	2101      	movs	r1, #1
    2f9c:	1a38      	subs	r0, r7, r0
    2f9e:	f004 f8a3 	bl	70e8 <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2fa2:	f008 ffaf 	bl	bf04 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    2fa6:	2001      	movs	r0, #1
    2fa8:	f7ff ff58 	bl	2e5c <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2fac:	f3bf 8f5b 	dmb	ish
    2fb0:	4b1b      	ldr	r3, [pc, #108]	; (3020 <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    2fb2:	096a      	lsrs	r2, r5, #5
    2fb4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    2fb8:	f005 011f 	and.w	r1, r5, #31
    2fbc:	2201      	movs	r2, #1
    2fbe:	408a      	lsls	r2, r1
    2fc0:	e853 0f00 	ldrex	r0, [r3]
    2fc4:	4310      	orrs	r0, r2
    2fc6:	e843 0100 	strex	r1, r0, [r3]
    2fca:	2900      	cmp	r1, #0
    2fcc:	d1f8      	bne.n	2fc0 <pm_system_suspend+0x90>
    2fce:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    2fd2:	4b14      	ldr	r3, [pc, #80]	; (3024 <pm_system_suspend+0xf4>)
    2fd4:	b13b      	cbz	r3, 2fe6 <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
    2fd6:	230c      	movs	r3, #12
    2fd8:	fb03 f005 	mul.w	r0, r3, r5
    2fdc:	1833      	adds	r3, r6, r0
    2fde:	5c30      	ldrb	r0, [r6, r0]
    2fe0:	7859      	ldrb	r1, [r3, #1]
    2fe2:	f00a faf2 	bl	d5ca <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    2fe6:	f7ff ff67 	bl	2eb8 <pm_system_resume>
	k_sched_unlock();
    2fea:	f008 ff9f 	bl	bf2c <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    2fee:	2001      	movs	r0, #1
}
    2ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    2ff4:	4601      	mov	r1, r0
    2ff6:	4628      	mov	r0, r5
    2ff8:	f000 f816 	bl	3028 <pm_policy_next_state>
		if (info != NULL) {
    2ffc:	2800      	cmp	r0, #0
    2ffe:	d0b3      	beq.n	2f68 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
    3000:	c807      	ldmia	r0, {r0, r1, r2}
    3002:	4434      	add	r4, r6
    3004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    3008:	e7ae      	b.n	2f68 <pm_system_suspend+0x38>
    300a:	bf00      	nop
    300c:	20001ca8 	.word	0x20001ca8
    3010:	20000cec 	.word	0x20000cec
    3014:	20000cf8 	.word	0x20000cf8
    3018:	000f423f 	.word	0x000f423f
    301c:	000f4240 	.word	0x000f4240
    3020:	20000d0c 	.word	0x20000d0c
    3024:	0000d5cb 	.word	0x0000d5cb

00003028 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    3028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    302c:	b085      	sub	sp, #20
    302e:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    3030:	a903      	add	r1, sp, #12
    3032:	f000 f843 	bl	30bc <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    3036:	4b1e      	ldr	r3, [pc, #120]	; (30b0 <pm_policy_next_state+0x88>)
    3038:	9d03      	ldr	r5, [sp, #12]
    303a:	f8d3 a000 	ldr.w	sl, [r3]
    303e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 30b4 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    3042:	1e43      	subs	r3, r0, #1
    3044:	b21b      	sxth	r3, r3
    3046:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    304a:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    304c:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    3050:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    3054:	f04f 0b00 	mov.w	fp, #0
    3058:	b924      	cbnz	r4, 3064 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    305a:	46a1      	mov	r9, r4
}
    305c:	4648      	mov	r0, r9
    305e:	b005      	add	sp, #20
    3060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3064:	6868      	ldr	r0, [r5, #4]
    3066:	4a14      	ldr	r2, [pc, #80]	; (30b8 <pm_policy_next_state+0x90>)
    3068:	46c4      	mov	ip, r8
    306a:	4659      	mov	r1, fp
    306c:	fbe0 c107 	umlal	ip, r1, r0, r7
    3070:	2300      	movs	r3, #0
    3072:	4660      	mov	r0, ip
    3074:	f7fd f834 	bl	e0 <__aeabi_uldivmod>
    3078:	9001      	str	r0, [sp, #4]
    307a:	68a8      	ldr	r0, [r5, #8]
    307c:	4a0e      	ldr	r2, [pc, #56]	; (30b8 <pm_policy_next_state+0x90>)
    307e:	46c4      	mov	ip, r8
    3080:	4659      	mov	r1, fp
    3082:	fbe0 c107 	umlal	ip, r1, r0, r7
    3086:	2300      	movs	r3, #0
    3088:	4660      	mov	r0, ip
    308a:	f7fd f829 	bl	e0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    308e:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    3092:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    3094:	d001      	beq.n	309a <pm_policy_next_state+0x72>
    3096:	4582      	cmp	sl, r0
    3098:	d905      	bls.n	30a6 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    309a:	1c73      	adds	r3, r6, #1
    309c:	d0de      	beq.n	305c <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    309e:	9b01      	ldr	r3, [sp, #4]
    30a0:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    30a2:	42b0      	cmp	r0, r6
    30a4:	d9da      	bls.n	305c <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    30a6:	3c01      	subs	r4, #1
    30a8:	b2a4      	uxth	r4, r4
    30aa:	3d0c      	subs	r5, #12
    30ac:	e7d4      	b.n	3058 <pm_policy_next_state+0x30>
    30ae:	bf00      	nop
    30b0:	2000001c 	.word	0x2000001c
    30b4:	000f423f 	.word	0x000f423f
    30b8:	000f4240 	.word	0x000f4240

000030bc <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    30bc:	b908      	cbnz	r0, 30c2 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    30be:	4b02      	ldr	r3, [pc, #8]	; (30c8 <pm_state_cpu_get_all+0xc>)
    30c0:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    30c2:	2000      	movs	r0, #0
    30c4:	4770      	bx	lr
    30c6:	bf00      	nop
    30c8:	0000ea3c 	.word	0x0000ea3c

000030cc <class_handler>:
 * usb_enable() is no longer needed.
 */

static int class_handler(struct usb_setup_packet *pSetup,
			 int32_t *len, uint8_t **data)
{
    30cc:	b4f0      	push	{r4, r5, r6, r7}
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    30ce:	4b0c      	ldr	r3, [pc, #48]	; (3100 <class_handler+0x34>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    30d0:	4e0c      	ldr	r6, [pc, #48]	; (3104 <class_handler+0x38>)
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    30d2:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    30d4:	4b0c      	ldr	r3, [pc, #48]	; (3108 <class_handler+0x3c>)
    30d6:	42b3      	cmp	r3, r6
    30d8:	d303      	bcc.n	30e2 <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
    30da:	f06f 0085 	mvn.w	r0, #133	; 0x85
    30de:	bcf0      	pop	{r4, r5, r6, r7}
    30e0:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
    30e2:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    30e4:	42bd      	cmp	r5, r7
    30e6:	d309      	bcc.n	30fc <class_handler+0x30>
		if (iface->class_handler &&
    30e8:	691c      	ldr	r4, [r3, #16]
    30ea:	b13c      	cbz	r4, 30fc <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    30ec:	f895 c002 	ldrb.w	ip, [r5, #2]
    30f0:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
    30f2:	45ac      	cmp	ip, r5
    30f4:	d102      	bne.n	30fc <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
    30f6:	4623      	mov	r3, r4
}
    30f8:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
    30fa:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    30fc:	3324      	adds	r3, #36	; 0x24
    30fe:	e7ea      	b.n	30d6 <class_handler+0xa>
    3100:	20000d10 	.word	0x20000d10
    3104:	20000498 	.word	0x20000498
    3108:	20000474 	.word	0x20000474

0000310c <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    310c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3110:	4c13      	ldr	r4, [pc, #76]	; (3160 <custom_handler+0x54>)
    3112:	f8df 8050 	ldr.w	r8, [pc, #80]	; 3164 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    3116:	f8df 9050 	ldr.w	r9, [pc, #80]	; 3168 <custom_handler+0x5c>
{
    311a:	4605      	mov	r5, r0
    311c:	460e      	mov	r6, r1
    311e:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3120:	4544      	cmp	r4, r8
    3122:	d303      	bcc.n	312c <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
    3124:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
    312c:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    312e:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
    3132:	429a      	cmp	r2, r3
    3134:	d312      	bcc.n	315c <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
    3136:	69a3      	ldr	r3, [r4, #24]
    3138:	b183      	cbz	r3, 315c <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    313a:	7890      	ldrb	r0, [r2, #2]
    313c:	7929      	ldrb	r1, [r5, #4]
    313e:	4288      	cmp	r0, r1
    3140:	d105      	bne.n	314e <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
    3142:	463a      	mov	r2, r7
    3144:	4631      	mov	r1, r6
    3146:	4628      	mov	r0, r5
}
    3148:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
    314c:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
    314e:	7952      	ldrb	r2, [r2, #5]
    3150:	2a01      	cmp	r2, #1
    3152:	d103      	bne.n	315c <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
    3154:	463a      	mov	r2, r7
    3156:	4631      	mov	r1, r6
    3158:	4628      	mov	r0, r5
    315a:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    315c:	3424      	adds	r4, #36	; 0x24
    315e:	e7df      	b.n	3120 <custom_handler+0x14>
    3160:	20000474 	.word	0x20000474
    3164:	20000498 	.word	0x20000498
    3168:	20000d10 	.word	0x20000d10

0000316c <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    316c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3170:	4c0b      	ldr	r4, [pc, #44]	; (31a0 <vendor_handler+0x34>)
    3172:	f8df 8030 	ldr.w	r8, [pc, #48]	; 31a4 <vendor_handler+0x38>
{
    3176:	4605      	mov	r5, r0
    3178:	460e      	mov	r6, r1
    317a:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    317c:	4544      	cmp	r4, r8
    317e:	d302      	bcc.n	3186 <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
    3180:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3184:	e009      	b.n	319a <vendor_handler+0x2e>
		if (iface->vendor_handler) {
    3186:	6963      	ldr	r3, [r4, #20]
    3188:	b90b      	cbnz	r3, 318e <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    318a:	3424      	adds	r4, #36	; 0x24
    318c:	e7f6      	b.n	317c <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
    318e:	463a      	mov	r2, r7
    3190:	4631      	mov	r1, r6
    3192:	4628      	mov	r0, r5
    3194:	4798      	blx	r3
    3196:	2800      	cmp	r0, #0
    3198:	d1f7      	bne.n	318a <vendor_handler+0x1e>
}
    319a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    319e:	bf00      	nop
    31a0:	20000474 	.word	0x20000474
    31a4:	20000498 	.word	0x20000498

000031a8 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
    31a8:	4802      	ldr	r0, [pc, #8]	; (31b4 <usb_reset_alt_setting+0xc>)
    31aa:	2208      	movs	r2, #8
    31ac:	2100      	movs	r1, #0
    31ae:	f00a b9f2 	b.w	d596 <memset>
    31b2:	bf00      	nop
    31b4:	20000dcb 	.word	0x20000dcb

000031b8 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
    31b8:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    31ba:	4b0b      	ldr	r3, [pc, #44]	; (31e8 <is_ep_valid.part.0+0x30>)
    31bc:	4c0b      	ldr	r4, [pc, #44]	; (31ec <is_ep_valid.part.0+0x34>)
    31be:	42a3      	cmp	r3, r4
    31c0:	d301      	bcc.n	31c6 <is_ep_valid.part.0+0xe>
	return false;
    31c2:	2000      	movs	r0, #0
}
    31c4:	bd70      	pop	{r4, r5, r6, pc}
		ep_data = cfg_data->endpoint;
    31c6:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    31c8:	7f1e      	ldrb	r6, [r3, #28]
    31ca:	2200      	movs	r2, #0
			if (ep_data[n].ep_addr == ep) {
    31cc:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    31ce:	b2d5      	uxtb	r5, r2
    31d0:	42ae      	cmp	r6, r5
    31d2:	d801      	bhi.n	31d8 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    31d4:	3324      	adds	r3, #36	; 0x24
    31d6:	e7f2      	b.n	31be <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
    31d8:	3201      	adds	r2, #1
    31da:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
    31de:	4285      	cmp	r5, r0
    31e0:	d1f5      	bne.n	31ce <is_ep_valid.part.0+0x16>
		return true;
    31e2:	2001      	movs	r0, #1
    31e4:	e7ee      	b.n	31c4 <is_ep_valid.part.0+0xc>
    31e6:	bf00      	nop
    31e8:	20000474 	.word	0x20000474
    31ec:	20000498 	.word	0x20000498

000031f0 <usb_handle_request.constprop.0>:
static bool usb_handle_request(struct usb_setup_packet *setup,
    31f0:	b508      	push	{r3, lr}
	handler = usb_dev.req_handlers[type];
    31f2:	4809      	ldr	r0, [pc, #36]	; (3218 <usb_handle_request.constprop.0+0x28>)
	uint32_t type = setup->RequestType.type;
    31f4:	7803      	ldrb	r3, [r0, #0]
    31f6:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
    31fa:	330a      	adds	r3, #10
    31fc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
    3200:	b13b      	cbz	r3, 3212 <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
    3202:	f100 0208 	add.w	r2, r0, #8
    3206:	f100 0110 	add.w	r1, r0, #16
    320a:	4798      	blx	r3
    320c:	43c0      	mvns	r0, r0
    320e:	0fc0      	lsrs	r0, r0, #31
}
    3210:	bd08      	pop	{r3, pc}
		return false;
    3212:	4618      	mov	r0, r3
    3214:	e7fc      	b.n	3210 <usb_handle_request.constprop.0+0x20>
    3216:	bf00      	nop
    3218:	20000d10 	.word	0x20000d10

0000321c <usb_device_init.part.0>:

/*
 * This function configures the USB device stack based on USB descriptor and
 * usb_cfg_data.
 */
static int usb_device_init(void)
    321c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
	if (!device_descriptor) {
		LOG_ERR("Failed to configure USB device stack");
    321e:	4b08      	ldr	r3, [pc, #32]	; (3240 <usb_device_init.part.0+0x24>)
    3220:	9305      	str	r3, [sp, #20]
    3222:	2302      	movs	r3, #2
    3224:	9304      	str	r3, [sp, #16]
    3226:	4807      	ldr	r0, [pc, #28]	; (3244 <usb_device_init.part.0+0x28>)
    3228:	2300      	movs	r3, #0
    322a:	aa04      	add	r2, sp, #16
    322c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3230:	f7ff fadc 	bl	27ec <z_impl_z_log_msg_static_create>
	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
}
    3234:	f04f 30ff 	mov.w	r0, #4294967295
    3238:	b007      	add	sp, #28
    323a:	f85d fb04 	ldr.w	pc, [sp], #4
    323e:	bf00      	nop
    3240:	0000f22b 	.word	0x0000f22b
    3244:	0000e928 	.word	0x0000e928

00003248 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    3248:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
    324a:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
    324c:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    324e:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
    3250:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
    3254:	d007      	beq.n	3266 <usb_halt_endpoint_req.isra.0+0x1e>
    3256:	4620      	mov	r0, r4
    3258:	f7ff ffae 	bl	31b8 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    325c:	b178      	cbz	r0, 327e <usb_halt_endpoint_req.isra.0+0x36>
	return (usb_dev.configuration != 0);
    325e:	4b0d      	ldr	r3, [pc, #52]	; (3294 <usb_halt_endpoint_req.isra.0+0x4c>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    3260:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
    3264:	b158      	cbz	r0, 327e <usb_halt_endpoint_req.isra.0+0x36>
		if (halt) {
    3266:	4e0b      	ldr	r6, [pc, #44]	; (3294 <usb_halt_endpoint_req.isra.0+0x4c>)
			usb_dc_ep_set_stall(ep);
    3268:	4620      	mov	r0, r4
		if (halt) {
    326a:	b155      	cbz	r5, 3282 <usb_halt_endpoint_req.isra.0+0x3a>
			usb_dc_ep_set_stall(ep);
    326c:	f002 fb52 	bl	5914 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
    3270:	69f3      	ldr	r3, [r6, #28]
    3272:	b11b      	cbz	r3, 327c <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
    3274:	f10d 0107 	add.w	r1, sp, #7
    3278:	2008      	movs	r0, #8
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    327a:	4798      	blx	r3
		return true;
    327c:	2001      	movs	r0, #1
}
    327e:	b002      	add	sp, #8
    3280:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
    3282:	f002 fb81 	bl	5988 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
    3286:	69f3      	ldr	r3, [r6, #28]
    3288:	2b00      	cmp	r3, #0
    328a:	d0f7      	beq.n	327c <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    328c:	f10d 0107 	add.w	r1, sp, #7
    3290:	2009      	movs	r0, #9
    3292:	e7f2      	b.n	327a <usb_halt_endpoint_req.isra.0+0x32>
    3294:	20000d10 	.word	0x20000d10

00003298 <get_ep_bm_from_addr.part.0>:
static uint32_t get_ep_bm_from_addr(uint8_t ep)
    3298:	b580      	push	{r7, lr}
    329a:	af00      	add	r7, sp, #0
		LOG_ERR("Endpoint 0x%02x is invalid", ep);
    329c:	b088      	sub	sp, #32
    329e:	466a      	mov	r2, sp
    32a0:	4b07      	ldr	r3, [pc, #28]	; (32c0 <get_ep_bm_from_addr.part.0+0x28>)
    32a2:	e9c2 3005 	strd	r3, r0, [r2, #20]
    32a6:	2303      	movs	r3, #3
    32a8:	f842 3f10 	str.w	r3, [r2, #16]!
    32ac:	4805      	ldr	r0, [pc, #20]	; (32c4 <get_ep_bm_from_addr.part.0+0x2c>)
    32ae:	2300      	movs	r3, #0
    32b0:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    32b4:	f7ff fa9a 	bl	27ec <z_impl_z_log_msg_static_create>
}
    32b8:	2000      	movs	r0, #0
    32ba:	46bd      	mov	sp, r7
    32bc:	bd80      	pop	{r7, pc}
    32be:	bf00      	nop
    32c0:	0000f250 	.word	0x0000f250
    32c4:	0000e928 	.word	0x0000e928

000032c8 <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
    32c8:	2804      	cmp	r0, #4
{
    32ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32ce:	f8df 909c 	ldr.w	r9, [pc, #156]	; 336c <forward_status_cb+0xa4>
    32d2:	4604      	mov	r4, r0
    32d4:	460f      	mov	r7, r1
	if (status == USB_DC_DISCONNECTED) {
    32d6:	d015      	beq.n	3304 <forward_status_cb+0x3c>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    32d8:	2801      	cmp	r0, #1
    32da:	d12f      	bne.n	333c <forward_status_cb+0x74>
		if (usb_dev.configured) {
    32dc:	f8df 8090 	ldr.w	r8, [pc, #144]	; 3370 <forward_status_cb+0xa8>
    32e0:	f898 30b9 	ldrb.w	r3, [r8, #185]	; 0xb9
    32e4:	b353      	cbz	r3, 333c <forward_status_cb+0x74>
			usb_cancel_transfers();
    32e6:	f000 fdf3 	bl	3ed0 <usb_cancel_transfers>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    32ea:	4d22      	ldr	r5, [pc, #136]	; (3374 <forward_status_cb+0xac>)
    32ec:	454d      	cmp	r5, r9
    32ee:	d222      	bcs.n	3336 <forward_status_cb+0x6e>
		ep_data = cfg_data->endpoint;
    32f0:	6a2a      	ldr	r2, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    32f2:	f04f 0a00 	mov.w	sl, #0
    32f6:	7f2b      	ldrb	r3, [r5, #28]
    32f8:	fa5f f68a 	uxtb.w	r6, sl
    32fc:	42b3      	cmp	r3, r6
    32fe:	d804      	bhi.n	330a <forward_status_cb+0x42>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3300:	3524      	adds	r5, #36	; 0x24
    3302:	e7f3      	b.n	32ec <forward_status_cb+0x24>
		usb_reset_alt_setting();
    3304:	f7ff ff50 	bl	31a8 <usb_reset_alt_setting>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    3308:	e7e8      	b.n	32dc <forward_status_cb+0x14>
			ret = endpoint_callback(&ep_data[n]);
    330a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
    330e:	9201      	str	r2, [sp, #4]
	ret = usb_dc_ep_disable(ep_data->ep_addr);
    3310:	7930      	ldrb	r0, [r6, #4]
    3312:	f00a f997 	bl	d644 <usb_dc_ep_disable>
    3316:	4683      	mov	fp, r0
	ep_bm = get_ep_bm_from_addr(ep_data->ep_addr);
    3318:	7930      	ldrb	r0, [r6, #4]
    331a:	f00a f8a3 	bl	d464 <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    331e:	f8d8 30c4 	ldr.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    3322:	9a01      	ldr	r2, [sp, #4]
	usb_dev.ep_bm &= ~ep_bm;
    3324:	ea23 0300 	bic.w	r3, r3, r0
			if (ret < 0) {
    3328:	f1bb 0f00 	cmp.w	fp, #0
	usb_dev.ep_bm &= ~ep_bm;
    332c:	f8c8 30c4 	str.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    3330:	f10a 0a01 	add.w	sl, sl, #1
    3334:	dadf      	bge.n	32f6 <forward_status_cb+0x2e>
			usb_dev.configured = false;
    3336:	2300      	movs	r3, #0
    3338:	f888 30b9 	strb.w	r3, [r8, #185]	; 0xb9
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    333c:	4d0d      	ldr	r5, [pc, #52]	; (3374 <forward_status_cb+0xac>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    333e:	454d      	cmp	r5, r9
    3340:	d308      	bcc.n	3354 <forward_status_cb+0x8c>
	if (usb_dev.user_status_callback) {
    3342:	4b0b      	ldr	r3, [pc, #44]	; (3370 <forward_status_cb+0xa8>)
    3344:	6a1b      	ldr	r3, [r3, #32]
    3346:	b16b      	cbz	r3, 3364 <forward_status_cb+0x9c>
		usb_dev.user_status_callback(status, param);
    3348:	4639      	mov	r1, r7
    334a:	4620      	mov	r0, r4
}
    334c:	b003      	add	sp, #12
    334e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		usb_dev.user_status_callback(status, param);
    3352:	4718      	bx	r3
		if (cfg_data->cb_usb_status) {
    3354:	68eb      	ldr	r3, [r5, #12]
    3356:	b11b      	cbz	r3, 3360 <forward_status_cb+0x98>
			cfg_data->cb_usb_status(cfg_data, status, param);
    3358:	463a      	mov	r2, r7
    335a:	4621      	mov	r1, r4
    335c:	4628      	mov	r0, r5
    335e:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3360:	3524      	adds	r5, #36	; 0x24
    3362:	e7ec      	b.n	333e <forward_status_cb+0x76>
}
    3364:	b003      	add	sp, #12
    3366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    336a:	bf00      	nop
    336c:	20000498 	.word	0x20000498
    3370:	20000d10 	.word	0x20000d10
    3374:	20000474 	.word	0x20000474

00003378 <disable_endpoint>:
{
    3378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    337a:	af00      	add	r7, sp, #0
    337c:	4605      	mov	r5, r0
	ret = usb_dc_ep_disable(ep_addr);
    337e:	f00a f961 	bl	d644 <usb_dc_ep_disable>
	if (ret == -EALREADY) {
    3382:	f110 0f78 	cmn.w	r0, #120	; 0x78
	ret = usb_dc_ep_disable(ep_addr);
    3386:	4604      	mov	r4, r0
	if (ret == -EALREADY) {
    3388:	d013      	beq.n	33b2 <disable_endpoint+0x3a>
	} else if (ret) {
    338a:	b190      	cbz	r0, 33b2 <disable_endpoint+0x3a>
		LOG_ERR("Failed to disable endpoint 0x%02x", ep_addr);
    338c:	466e      	mov	r6, sp
    338e:	b088      	sub	sp, #32
    3390:	466a      	mov	r2, sp
    3392:	4b0e      	ldr	r3, [pc, #56]	; (33cc <disable_endpoint+0x54>)
    3394:	e9c2 3505 	strd	r3, r5, [r2, #20]
    3398:	2303      	movs	r3, #3
    339a:	f842 3f10 	str.w	r3, [r2, #16]!
    339e:	480c      	ldr	r0, [pc, #48]	; (33d0 <disable_endpoint+0x58>)
    33a0:	2300      	movs	r3, #0
    33a2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    33a6:	f7ff fa21 	bl	27ec <z_impl_z_log_msg_static_create>
    33aa:	46b5      	mov	sp, r6
}
    33ac:	4620      	mov	r0, r4
    33ae:	46bd      	mov	sp, r7
    33b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ep_bm = get_ep_bm_from_addr(ep_addr);
    33b2:	4628      	mov	r0, r5
    33b4:	f00a f856 	bl	d464 <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    33b8:	4a06      	ldr	r2, [pc, #24]	; (33d4 <disable_endpoint+0x5c>)
    33ba:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
    33be:	ea23 0300 	bic.w	r3, r3, r0
    33c2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	return 0;
    33c6:	2400      	movs	r4, #0
    33c8:	e7f0      	b.n	33ac <disable_endpoint+0x34>
    33ca:	bf00      	nop
    33cc:	0000f26b 	.word	0x0000f26b
    33d0:	0000e928 	.word	0x0000e928
    33d4:	20000d10 	.word	0x20000d10

000033d8 <set_endpoint>:
{
    33d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    33da:	b083      	sub	sp, #12
    33dc:	af00      	add	r7, sp, #0
    33de:	4604      	mov	r4, r0
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
    33e0:	7880      	ldrb	r0, [r0, #2]
    33e2:	7038      	strb	r0, [r7, #0]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    33e4:	7923      	ldrb	r3, [r4, #4]
    33e6:	7962      	ldrb	r2, [r4, #5]
	if (ep_bm & usb_dev.ep_bm) {
    33e8:	4d27      	ldr	r5, [pc, #156]	; (3488 <set_endpoint+0xb0>)
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    33ea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    33ee:	807b      	strh	r3, [r7, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    33f0:	78e3      	ldrb	r3, [r4, #3]
    33f2:	f003 0303 	and.w	r3, r3, #3
    33f6:	713b      	strb	r3, [r7, #4]
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    33f8:	f00a f834 	bl	d464 <get_ep_bm_from_addr>
	if (ep_bm & usb_dev.ep_bm) {
    33fc:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
    3400:	4218      	tst	r0, r3
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    3402:	4606      	mov	r6, r0
	if (ep_bm & usb_dev.ep_bm) {
    3404:	d00c      	beq.n	3420 <set_endpoint+0x48>
		reset_endpoint(ep_desc);
    3406:	78a4      	ldrb	r4, [r4, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    3408:	4620      	mov	r0, r4
    340a:	f000 fd43 	bl	3e94 <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    340e:	4620      	mov	r0, r4
    3410:	f7ff ffb2 	bl	3378 <disable_endpoint>
		if (!k_is_in_isr()) {
    3414:	f00a fe35 	bl	e082 <k_is_in_isr>
    3418:	b910      	cbnz	r0, 3420 <set_endpoint+0x48>
	return z_impl_k_usleep(us);
    341a:	2096      	movs	r0, #150	; 0x96
    341c:	f008 fe46 	bl	c0ac <z_impl_k_usleep>
	ret = usb_dc_ep_configure(&ep_cfg);
    3420:	4638      	mov	r0, r7
    3422:	f002 fa43 	bl	58ac <usb_dc_ep_configure>
	if (ret == -EALREADY) {
    3426:	f110 0f78 	cmn.w	r0, #120	; 0x78
	ret = usb_dc_ep_configure(&ep_cfg);
    342a:	4603      	mov	r3, r0
	if (ret == -EALREADY) {
    342c:	7838      	ldrb	r0, [r7, #0]
    342e:	d014      	beq.n	345a <set_endpoint+0x82>
	} else if (ret) {
    3430:	b19b      	cbz	r3, 345a <set_endpoint+0x82>
		LOG_ERR("Failed to configure endpoint 0x%02x", ep_cfg.ep_addr);
    3432:	466c      	mov	r4, sp
    3434:	b088      	sub	sp, #32
    3436:	466a      	mov	r2, sp
    3438:	4b14      	ldr	r3, [pc, #80]	; (348c <set_endpoint+0xb4>)
    343a:	e9c2 3005 	strd	r3, r0, [r2, #20]
		LOG_ERR("Failed to enable endpoint 0x%02x", ep_cfg.ep_addr);
    343e:	2303      	movs	r3, #3
    3440:	f842 3f10 	str.w	r3, [r2, #16]!
    3444:	4812      	ldr	r0, [pc, #72]	; (3490 <set_endpoint+0xb8>)
    3446:	2300      	movs	r3, #0
    3448:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    344c:	f7ff f9ce 	bl	27ec <z_impl_z_log_msg_static_create>
		return false;
    3450:	2000      	movs	r0, #0
    3452:	46a5      	mov	sp, r4
}
    3454:	370c      	adds	r7, #12
    3456:	46bd      	mov	sp, r7
    3458:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
    345a:	f002 fad1 	bl	5a00 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
    345e:	f110 0f78 	cmn.w	r0, #120	; 0x78
    3462:	d008      	beq.n	3476 <set_endpoint+0x9e>
	} else if (ret) {
    3464:	b138      	cbz	r0, 3476 <set_endpoint+0x9e>
		LOG_ERR("Failed to enable endpoint 0x%02x", ep_cfg.ep_addr);
    3466:	466c      	mov	r4, sp
    3468:	b088      	sub	sp, #32
    346a:	783b      	ldrb	r3, [r7, #0]
    346c:	466a      	mov	r2, sp
    346e:	4909      	ldr	r1, [pc, #36]	; (3494 <set_endpoint+0xbc>)
    3470:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3474:	e7e3      	b.n	343e <set_endpoint+0x66>
	usb_dev.ep_bm |= ep_bm;
    3476:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
	usb_dev.configured = true;
    347a:	2001      	movs	r0, #1
	usb_dev.ep_bm |= ep_bm;
    347c:	4333      	orrs	r3, r6
	usb_dev.configured = true;
    347e:	f885 00b9 	strb.w	r0, [r5, #185]	; 0xb9
	usb_dev.ep_bm |= ep_bm;
    3482:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	return true;
    3486:	e7e5      	b.n	3454 <set_endpoint+0x7c>
    3488:	20000d10 	.word	0x20000d10
    348c:	0000f28d 	.word	0x0000f28d
    3490:	0000e928 	.word	0x0000e928
    3494:	0000f2b1 	.word	0x0000f2b1

00003498 <usb_handle_standard_request>:
{
    3498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (usb_dev.custom_req_handler &&
    349c:	4ea3      	ldr	r6, [pc, #652]	; (372c <usb_handle_standard_request+0x294>)
    349e:	69b3      	ldr	r3, [r6, #24]
{
    34a0:	4604      	mov	r4, r0
    34a2:	460f      	mov	r7, r1
    34a4:	4615      	mov	r5, r2
	if (usb_dev.custom_req_handler &&
    34a6:	b9fb      	cbnz	r3, 34e8 <usb_handle_standard_request+0x50>
	switch (setup->RequestType.recipient) {
    34a8:	7823      	ldrb	r3, [r4, #0]
    34aa:	f003 031f 	and.w	r3, r3, #31
    34ae:	2b01      	cmp	r3, #1
    34b0:	f000 809d 	beq.w	35ee <usb_handle_standard_request+0x156>
    34b4:	2b02      	cmp	r3, #2
    34b6:	f000 8104 	beq.w	36c2 <usb_handle_standard_request+0x22a>
    34ba:	bb33      	cbnz	r3, 350a <usb_handle_standard_request+0x72>
	if (usb_reqtype_is_to_host(setup)) {
    34bc:	f994 0000 	ldrsb.w	r0, [r4]
	uint8_t *data = *data_buf;
    34c0:	682a      	ldr	r2, [r5, #0]
		switch (setup->bRequest) {
    34c2:	7861      	ldrb	r1, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    34c4:	2800      	cmp	r0, #0
    34c6:	da34      	bge.n	3532 <usb_handle_standard_request+0x9a>
		switch (setup->bRequest) {
    34c8:	2906      	cmp	r1, #6
    34ca:	d012      	beq.n	34f2 <usb_handle_standard_request+0x5a>
    34cc:	2908      	cmp	r1, #8
    34ce:	d02b      	beq.n	3528 <usb_handle_standard_request+0x90>
    34d0:	b9d9      	cbnz	r1, 350a <usb_handle_standard_request+0x72>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    34d2:	2301      	movs	r3, #1
    34d4:	7013      	strb	r3, [r2, #0]
	data[1] = 0U;
    34d6:	7051      	strb	r1, [r2, #1]
		data[0] |= (usb_dev.remote_wakeup ?
    34d8:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    34dc:	005b      	lsls	r3, r3, #1
    34de:	f043 0301 	orr.w	r3, r3, #1
    34e2:	7013      	strb	r3, [r2, #0]
		*len = 2;
    34e4:	2302      	movs	r3, #2
    34e6:	e12a      	b.n	373e <usb_handle_standard_request+0x2a6>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
    34e8:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
    34ea:	2800      	cmp	r0, #0
    34ec:	d1dc      	bne.n	34a8 <usb_handle_standard_request+0x10>
		return 0;
    34ee:	2000      	movs	r0, #0
    34f0:	e00d      	b.n	350e <usb_handle_standard_request+0x76>
			return usb_get_descriptor(setup, len, data_buf);
    34f2:	8862      	ldrh	r2, [r4, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    34f4:	0a10      	lsrs	r0, r2, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    34f6:	1f01      	subs	r1, r0, #4
    34f8:	2901      	cmp	r1, #1
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    34fa:	4684      	mov	ip, r0
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    34fc:	d905      	bls.n	350a <usb_handle_standard_request+0x72>
    34fe:	2807      	cmp	r0, #7
    3500:	d803      	bhi.n	350a <usb_handle_standard_request+0x72>
	p = (uint8_t *)usb_dev.descriptors;
    3502:	6a71      	ldr	r1, [r6, #36]	; 0x24
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
    3504:	b2d2      	uxtb	r2, r2
	while (p[DESC_bLength] != 0U) {
    3506:	780c      	ldrb	r4, [r1, #0]
    3508:	b91c      	cbnz	r4, 3512 <usb_handle_standard_request+0x7a>
			rc = -EINVAL;
    350a:	f06f 0015 	mvn.w	r0, #21
}
    350e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (p[DESC_bDescriptorType] == type) {
    3512:	784e      	ldrb	r6, [r1, #1]
    3514:	4566      	cmp	r6, ip
    3516:	d103      	bne.n	3520 <usb_handle_standard_request+0x88>
			if (cur_index == index) {
    3518:	429a      	cmp	r2, r3
    351a:	f000 810b 	beq.w	3734 <usb_handle_standard_request+0x29c>
			cur_index++;
    351e:	3301      	adds	r3, #1
		p += p[DESC_bLength];
    3520:	4421      	add	r1, r4
    3522:	e7f0      	b.n	3506 <usb_handle_standard_request+0x6e>
			*len = p[DESC_bLength];
    3524:	780b      	ldrb	r3, [r1, #0]
    3526:	e10a      	b.n	373e <usb_handle_standard_request+0x2a6>
			data[0] = usb_dev.configuration;
    3528:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    352c:	7013      	strb	r3, [r2, #0]
				*len = 1;
    352e:	2301      	movs	r3, #1
    3530:	e105      	b.n	373e <usb_handle_standard_request+0x2a6>
		switch (setup->bRequest) {
    3532:	3901      	subs	r1, #1
    3534:	2908      	cmp	r1, #8
    3536:	d8e8      	bhi.n	350a <usb_handle_standard_request+0x72>
    3538:	a301      	add	r3, pc, #4	; (adr r3, 3540 <usb_handle_standard_request+0xa8>)
    353a:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
    353e:	bf00      	nop
    3540:	000035d9 	.word	0x000035d9
    3544:	0000350b 	.word	0x0000350b
    3548:	000035e7 	.word	0x000035e7
    354c:	0000350b 	.word	0x0000350b
    3550:	00003565 	.word	0x00003565
    3554:	0000350b 	.word	0x0000350b
    3558:	0000350b 	.word	0x0000350b
    355c:	0000350b 	.word	0x0000350b
    3560:	00003571 	.word	0x00003571
			return !usb_dc_set_address(setup->wValue);
    3564:	78a0      	ldrb	r0, [r4, #2]
    3566:	f002 f95d 	bl	5824 <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
    356a:	2800      	cmp	r0, #0
    356c:	d0bf      	beq.n	34ee <usb_handle_standard_request+0x56>
    356e:	e7cc      	b.n	350a <usb_handle_standard_request+0x72>
	if (setup->wValue == 0U) {
    3570:	8863      	ldrh	r3, [r4, #2]
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
    3572:	6a75      	ldr	r5, [r6, #36]	; 0x24
	if (setup->wValue == 0U) {
    3574:	bb63      	cbnz	r3, 35d0 <usb_handle_standard_request+0x138>
		usb_reset_alt_setting();
    3576:	f7ff fe17 	bl	31a8 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
    357a:	8863      	ldrh	r3, [r4, #2]
    357c:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
    3580:	69f3      	ldr	r3, [r6, #28]
    3582:	2b00      	cmp	r3, #0
    3584:	d0b3      	beq.n	34ee <usb_handle_standard_request+0x56>
			usb_dev.status_callback(USB_DC_CONFIGURED,
    3586:	496a      	ldr	r1, [pc, #424]	; (3730 <usb_handle_standard_request+0x298>)
    3588:	2003      	movs	r0, #3
    358a:	4798      	blx	r3
    358c:	e7af      	b.n	34ee <usb_handle_standard_request+0x56>
		switch (p[DESC_bDescriptorType]) {
    358e:	786b      	ldrb	r3, [r5, #1]
    3590:	2b04      	cmp	r3, #4
    3592:	d010      	beq.n	35b6 <usb_handle_standard_request+0x11e>
    3594:	2b05      	cmp	r3, #5
    3596:	d011      	beq.n	35bc <usb_handle_standard_request+0x124>
    3598:	2b02      	cmp	r3, #2
    359a:	d104      	bne.n	35a6 <usb_handle_standard_request+0x10e>
			cur_config = p[CONF_DESC_bConfigurationValue];
    359c:	796f      	ldrb	r7, [r5, #5]
			if (cur_config == setup->wValue) {
    359e:	8863      	ldrh	r3, [r4, #2]
				found = true;
    35a0:	42bb      	cmp	r3, r7
    35a2:	bf08      	it	eq
    35a4:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
    35a6:	782b      	ldrb	r3, [r5, #0]
    35a8:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    35aa:	782b      	ldrb	r3, [r5, #0]
    35ac:	2b00      	cmp	r3, #0
    35ae:	d1ee      	bne.n	358e <usb_handle_standard_request+0xf6>
	if (found) {
    35b0:	2800      	cmp	r0, #0
    35b2:	d0aa      	beq.n	350a <usb_handle_standard_request+0x72>
    35b4:	e7df      	b.n	3576 <usb_handle_standard_request+0xde>
			cur_alt_setting =
    35b6:	f895 8003 	ldrb.w	r8, [r5, #3]
			break;
    35ba:	e7f4      	b.n	35a6 <usb_handle_standard_request+0x10e>
			if ((cur_config != setup->wValue) ||
    35bc:	8863      	ldrh	r3, [r4, #2]
    35be:	42bb      	cmp	r3, r7
    35c0:	d1f1      	bne.n	35a6 <usb_handle_standard_request+0x10e>
    35c2:	f1b8 0f00 	cmp.w	r8, #0
    35c6:	d1ee      	bne.n	35a6 <usb_handle_standard_request+0x10e>
			found = set_endpoint((struct usb_ep_descriptor *)p);
    35c8:	4628      	mov	r0, r5
    35ca:	f7ff ff05 	bl	33d8 <set_endpoint>
			break;
    35ce:	e7ea      	b.n	35a6 <usb_handle_standard_request+0x10e>
	uint8_t cur_config = 0xFF;
    35d0:	27ff      	movs	r7, #255	; 0xff
	bool found = false;
    35d2:	2000      	movs	r0, #0
	uint8_t cur_alt_setting = 0xFF;
    35d4:	46b8      	mov	r8, r7
    35d6:	e7e8      	b.n	35aa <usb_handle_standard_request+0x112>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    35d8:	8863      	ldrh	r3, [r4, #2]
    35da:	2b01      	cmp	r3, #1
    35dc:	d195      	bne.n	350a <usb_handle_standard_request+0x72>
					usb_dev.remote_wakeup = false;
    35de:	2300      	movs	r3, #0
					usb_dev.remote_wakeup = true;
    35e0:	f886 30c3 	strb.w	r3, [r6, #195]	; 0xc3
					return true;
    35e4:	e783      	b.n	34ee <usb_handle_standard_request+0x56>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    35e6:	8863      	ldrh	r3, [r4, #2]
    35e8:	2b01      	cmp	r3, #1
    35ea:	d18e      	bne.n	350a <usb_handle_standard_request+0x72>
    35ec:	e7f8      	b.n	35e0 <usb_handle_standard_request+0x148>
	if (!is_device_configured() ||
    35ee:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    35f2:	f8d5 c000 	ldr.w	ip, [r5]
    35f6:	2b00      	cmp	r3, #0
    35f8:	d087      	beq.n	350a <usb_handle_standard_request+0x72>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    35fa:	6a75      	ldr	r5, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    35fc:	88a3      	ldrh	r3, [r4, #4]
    35fe:	f894 e004 	ldrb.w	lr, [r4, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    3602:	462a      	mov	r2, r5
	while (p[DESC_bLength] != 0U) {
    3604:	7810      	ldrb	r0, [r2, #0]
    3606:	2800      	cmp	r0, #0
    3608:	f43f af7f 	beq.w	350a <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
    360c:	7851      	ldrb	r1, [r2, #1]
    360e:	2902      	cmp	r1, #2
    3610:	d104      	bne.n	361c <usb_handle_standard_request+0x184>
			if (interface < cfg_descr->bNumInterfaces) {
    3612:	f892 8004 	ldrb.w	r8, [r2, #4]
    3616:	45f0      	cmp	r8, lr
    3618:	f200 8093 	bhi.w	3742 <usb_handle_standard_request+0x2aa>
		p += p[DESC_bLength];
    361c:	4402      	add	r2, r0
    361e:	e7f1      	b.n	3604 <usb_handle_standard_request+0x16c>
			data[0] = 0U;
    3620:	f88c 2000 	strb.w	r2, [ip]
			data[1] = 0U;
    3624:	f88c 2001 	strb.w	r2, [ip, #1]
			*len = 2;
    3628:	6039      	str	r1, [r7, #0]
			return true;
    362a:	e760      	b.n	34ee <usb_handle_standard_request+0x56>
		p += p[DESC_bLength];
    362c:	4415      	add	r5, r2
    362e:	e094      	b.n	375a <usb_handle_standard_request+0x2c2>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
    3630:	2a0b      	cmp	r2, #11
    3632:	f47f af6a 	bne.w	350a <usb_handle_standard_request+0x72>
	bool ret = false;
    3636:	2700      	movs	r7, #0
	uint8_t cur_iface = 0xFF;
    3638:	f04f 08ff 	mov.w	r8, #255	; 0xff
	uint8_t cur_alt_setting = 0xFF;
    363c:	46c1      	mov	r9, r8
	const uint8_t *if_desc = NULL;
    363e:	46ba      	mov	sl, r7
    3640:	e006      	b.n	3650 <usb_handle_standard_request+0x1b8>
		switch (p[DESC_bDescriptorType]) {
    3642:	786b      	ldrb	r3, [r5, #1]
    3644:	2b04      	cmp	r3, #4
    3646:	d00f      	beq.n	3668 <usb_handle_standard_request+0x1d0>
    3648:	2b05      	cmp	r3, #5
    364a:	d021      	beq.n	3690 <usb_handle_standard_request+0x1f8>
		p += p[DESC_bLength];
    364c:	782b      	ldrb	r3, [r5, #0]
    364e:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    3650:	782b      	ldrb	r3, [r5, #0]
    3652:	2b00      	cmp	r3, #0
    3654:	d1f5      	bne.n	3642 <usb_handle_standard_request+0x1aa>
	if (usb_dev.status_callback) {
    3656:	69f3      	ldr	r3, [r6, #28]
    3658:	b113      	cbz	r3, 3660 <usb_handle_standard_request+0x1c8>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
    365a:	4651      	mov	r1, sl
    365c:	2007      	movs	r0, #7
    365e:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
    3660:	2f00      	cmp	r7, #0
    3662:	f47f af44 	bne.w	34ee <usb_handle_standard_request+0x56>
    3666:	e750      	b.n	350a <usb_handle_standard_request+0x72>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    3668:	f895 8002 	ldrb.w	r8, [r5, #2]
			if (cur_iface == setup->wIndex &&
    366c:	88a3      	ldrh	r3, [r4, #4]
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
    366e:	f895 9003 	ldrb.w	r9, [r5, #3]
			if (cur_iface == setup->wIndex &&
    3672:	4598      	cmp	r8, r3
    3674:	d1ea      	bne.n	364c <usb_handle_standard_request+0x1b4>
			    cur_alt_setting == setup->wValue) {
    3676:	8863      	ldrh	r3, [r4, #2]
			if (cur_iface == setup->wIndex &&
    3678:	4599      	cmp	r9, r3
    367a:	d1e7      	bne.n	364c <usb_handle_standard_request+0x1b4>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    367c:	f1b8 0f07 	cmp.w	r8, #7
    3680:	d81c      	bhi.n	36bc <usb_handle_standard_request+0x224>
		usb_dev.alt_setting[iface] = alt_setting;
    3682:	eb06 0308 	add.w	r3, r6, r8
		return true;
    3686:	46aa      	mov	sl, r5
				ret = usb_set_alt_setting(setup->wIndex,
    3688:	f883 90bb 	strb.w	r9, [r3, #187]	; 0xbb
		return true;
    368c:	2701      	movs	r7, #1
    368e:	e7dd      	b.n	364c <usb_handle_standard_request+0x1b4>
			if (cur_iface == setup->wIndex) {
    3690:	88a3      	ldrh	r3, [r4, #4]
    3692:	4543      	cmp	r3, r8
    3694:	d1da      	bne.n	364c <usb_handle_standard_request+0x1b4>
	if (cur_alt_setting != alt_setting) {
    3696:	78a3      	ldrb	r3, [r4, #2]
    3698:	454b      	cmp	r3, r9
    369a:	d00a      	beq.n	36b2 <usb_handle_standard_request+0x21a>
		ret = reset_endpoint(ep_desc);
    369c:	78af      	ldrb	r7, [r5, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    369e:	4638      	mov	r0, r7
    36a0:	f000 fbf8 	bl	3e94 <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    36a4:	4638      	mov	r0, r7
    36a6:	f7ff fe67 	bl	3378 <disable_endpoint>
    36aa:	fab0 f780 	clz	r7, r0
    36ae:	097f      	lsrs	r7, r7, #5
    36b0:	e7cc      	b.n	364c <usb_handle_standard_request+0x1b4>
		ret = set_endpoint(ep_desc);
    36b2:	4628      	mov	r0, r5
    36b4:	f7ff fe90 	bl	33d8 <set_endpoint>
    36b8:	4607      	mov	r7, r0
    36ba:	e7c7      	b.n	364c <usb_handle_standard_request+0x1b4>
    36bc:	46aa      	mov	sl, r5
	return false;
    36be:	2700      	movs	r7, #0
    36c0:	e7c4      	b.n	364c <usb_handle_standard_request+0x1b4>
	if (usb_reqtype_is_to_host(setup)) {
    36c2:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    36c6:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    36c8:	2a00      	cmp	r2, #0
    36ca:	da18      	bge.n	36fe <usb_handle_standard_request+0x266>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
    36cc:	2b00      	cmp	r3, #0
    36ce:	f47f af1c 	bne.w	350a <usb_handle_standard_request+0x72>
	uint8_t ep = setup->wIndex;
    36d2:	7924      	ldrb	r4, [r4, #4]
    36d4:	682d      	ldr	r5, [r5, #0]
	if (USB_EP_GET_IDX(ep) == 0) {
    36d6:	0663      	lsls	r3, r4, #25
    36d8:	d00a      	beq.n	36f0 <usb_handle_standard_request+0x258>
    36da:	4620      	mov	r0, r4
    36dc:	f7ff fd6c 	bl	31b8 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    36e0:	2800      	cmp	r0, #0
    36e2:	f43f af12 	beq.w	350a <usb_handle_standard_request+0x72>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    36e6:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    36ea:	2b00      	cmp	r3, #0
    36ec:	f43f af0d 	beq.w	350a <usb_handle_standard_request+0x72>
		usb_dc_ep_is_stalled(ep, &data[0]);
    36f0:	4629      	mov	r1, r5
    36f2:	4620      	mov	r0, r4
    36f4:	f002 f968 	bl	59c8 <usb_dc_ep_is_stalled>
		data[1] = 0U;
    36f8:	2300      	movs	r3, #0
    36fa:	706b      	strb	r3, [r5, #1]
    36fc:	e6f2      	b.n	34e4 <usb_handle_standard_request+0x4c>
		switch (setup->bRequest) {
    36fe:	2b01      	cmp	r3, #1
    3700:	d008      	beq.n	3714 <usb_handle_standard_request+0x27c>
    3702:	2b03      	cmp	r3, #3
    3704:	f47f af01 	bne.w	350a <usb_handle_standard_request+0x72>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    3708:	8863      	ldrh	r3, [r4, #2]
    370a:	2b00      	cmp	r3, #0
    370c:	f47f aefd 	bne.w	350a <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    3710:	2101      	movs	r1, #1
    3712:	e003      	b.n	371c <usb_handle_standard_request+0x284>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    3714:	8861      	ldrh	r1, [r4, #2]
    3716:	2900      	cmp	r1, #0
    3718:	f47f aef7 	bne.w	350a <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    371c:	88a0      	ldrh	r0, [r4, #4]
    371e:	f7ff fd93 	bl	3248 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
    3722:	2800      	cmp	r0, #0
    3724:	f47f aee3 	bne.w	34ee <usb_handle_standard_request+0x56>
    3728:	e6ef      	b.n	350a <usb_handle_standard_request+0x72>
    372a:	bf00      	nop
    372c:	20000d10 	.word	0x20000d10
    3730:	20000dca 	.word	0x20000dca
		if (type == USB_DESC_CONFIGURATION) {
    3734:	2802      	cmp	r0, #2
		*data = p;
    3736:	6029      	str	r1, [r5, #0]
		if (type == USB_DESC_CONFIGURATION) {
    3738:	f47f aef4 	bne.w	3524 <usb_handle_standard_request+0x8c>
			*len = (p[CONF_DESC_wTotalLength]) |
    373c:	884b      	ldrh	r3, [r1, #2]
		*len = 2;
    373e:	603b      	str	r3, [r7, #0]
		return true;
    3740:	e6d5      	b.n	34ee <usb_handle_standard_request+0x56>
	if (usb_reqtype_is_to_host(setup)) {
    3742:	f994 0000 	ldrsb.w	r0, [r4]
		switch (setup->bRequest) {
    3746:	7862      	ldrb	r2, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    3748:	2800      	cmp	r0, #0
    374a:	f6bf af71 	bge.w	3630 <usb_handle_standard_request+0x198>
		switch (setup->bRequest) {
    374e:	2a00      	cmp	r2, #0
    3750:	f43f af66 	beq.w	3620 <usb_handle_standard_request+0x188>
    3754:	2a0a      	cmp	r2, #10
    3756:	f47f aed8 	bne.w	350a <usb_handle_standard_request+0x72>
	while (p[DESC_bLength] != 0U) {
    375a:	782a      	ldrb	r2, [r5, #0]
    375c:	2a00      	cmp	r2, #0
    375e:	f43f aed4 	beq.w	350a <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
    3762:	7869      	ldrb	r1, [r5, #1]
    3764:	2904      	cmp	r1, #4
    3766:	f47f af61 	bne.w	362c <usb_handle_standard_request+0x194>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    376a:	78a9      	ldrb	r1, [r5, #2]
			if (cur_iface == setup->wIndex) {
    376c:	428b      	cmp	r3, r1
    376e:	f47f af5d 	bne.w	362c <usb_handle_standard_request+0x194>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    3772:	2b07      	cmp	r3, #7
		return usb_dev.alt_setting[iface];
    3774:	bf96      	itet	ls
    3776:	199b      	addls	r3, r3, r6
	return 0;
    3778:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
    377a:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
    377e:	f88c 3000 	strb.w	r3, [ip]
    3782:	e6d4      	b.n	352e <usb_handle_standard_request+0x96>

00003784 <usb_data_to_host>:
{
    3784:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
    3786:	4c13      	ldr	r4, [pc, #76]	; (37d4 <usb_data_to_host+0x50>)
    3788:	7d23      	ldrb	r3, [r4, #20]
    378a:	b9cb      	cbnz	r3, 37c0 <usb_data_to_host+0x3c>
		uint32_t chunk = usb_dev.data_buf_residue;
    378c:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    378e:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
    3790:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    3792:	ab01      	add	r3, sp, #4
    3794:	2080      	movs	r0, #128	; 0x80
    3796:	f009 fe73 	bl	d480 <usb_write>
		usb_dev.data_buf += chunk;
    379a:	9a01      	ldr	r2, [sp, #4]
    379c:	68a3      	ldr	r3, [r4, #8]
    379e:	4413      	add	r3, r2
    37a0:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    37a2:	68e3      	ldr	r3, [r4, #12]
    37a4:	1a9b      	subs	r3, r3, r2
    37a6:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
    37a8:	b943      	cbnz	r3, 37bc <usb_data_to_host+0x38>
    37aa:	b13a      	cbz	r2, 37bc <usb_data_to_host+0x38>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
    37ac:	6923      	ldr	r3, [r4, #16]
    37ae:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
    37b0:	429a      	cmp	r2, r3
    37b2:	dd03      	ble.n	37bc <usb_data_to_host+0x38>
			if (!(usb_dev.data_buf_len % USB_MAX_CTRL_MPS)) {
    37b4:	069b      	lsls	r3, r3, #26
    37b6:	d101      	bne.n	37bc <usb_data_to_host+0x38>
				usb_dev.zlp_flag = true;
    37b8:	2301      	movs	r3, #1
    37ba:	7523      	strb	r3, [r4, #20]
}
    37bc:	b002      	add	sp, #8
    37be:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
    37c0:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    37c2:	461a      	mov	r2, r3
    37c4:	4619      	mov	r1, r3
    37c6:	2080      	movs	r0, #128	; 0x80
		usb_dev.zlp_flag = false;
    37c8:	7523      	strb	r3, [r4, #20]
}
    37ca:	b002      	add	sp, #8
    37cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    37d0:	f002 b940 	b.w	5a54 <usb_dc_ep_write>
    37d4:	20000d10 	.word	0x20000d10

000037d8 <usb_handle_control_transfer>:
{
    37d8:	b570      	push	{r4, r5, r6, lr}
    37da:	b08a      	sub	sp, #40	; 0x28
	uint32_t chunk = 0U;
    37dc:	2300      	movs	r3, #0
{
    37de:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
    37e0:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
    37e2:	4606      	mov	r6, r0
    37e4:	2800      	cmp	r0, #0
    37e6:	d168      	bne.n	38ba <usb_handle_control_transfer+0xe2>
    37e8:	2900      	cmp	r1, #0
    37ea:	d140      	bne.n	386e <usb_handle_control_transfer+0x96>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
    37ec:	2208      	movs	r2, #8
    37ee:	460b      	mov	r3, r1
    37f0:	eb0d 0102 	add.w	r1, sp, r2
    37f4:	f009 ff3f 	bl	d676 <usb_dc_ep_read>
    37f8:	2800      	cmp	r0, #0
    37fa:	da04      	bge.n	3806 <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    37fc:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    37fe:	f002 f889 	bl	5914 <usb_dc_ep_set_stall>
}
    3802:	b00a      	add	sp, #40	; 0x28
    3804:	bd70      	pop	{r4, r5, r6, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
    3806:	4c32      	ldr	r4, [pc, #200]	; (38d0 <usb_handle_control_transfer+0xf8>)
    3808:	9a02      	ldr	r2, [sp, #8]
    380a:	6022      	str	r2, [r4, #0]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    380c:	9a03      	ldr	r2, [sp, #12]
    380e:	6062      	str	r2, [r4, #4]
		usb_dev.data_buf = usb_dev.req_data;
    3810:	f104 0238 	add.w	r2, r4, #56	; 0x38
    3814:	60a2      	str	r2, [r4, #8]
		if (usb_reqtype_is_to_device(setup)) {
    3816:	f99d 2008 	ldrsb.w	r2, [sp, #8]
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    381a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
		usb_dev.zlp_flag = false;
    381e:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
    3820:	2a00      	cmp	r2, #0
		usb_dev.data_buf_residue = 0;
    3822:	e9c4 5503 	strd	r5, r5, [r4, #12]
		if (usb_reqtype_is_to_device(setup)) {
    3826:	db15      	blt.n	3854 <usb_handle_control_transfer+0x7c>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
    3828:	2b80      	cmp	r3, #128	; 0x80
    382a:	d90f      	bls.n	384c <usb_handle_control_transfer+0x74>
				LOG_ERR("Request buffer too small");
    382c:	4b29      	ldr	r3, [pc, #164]	; (38d4 <usb_handle_control_transfer+0xfc>)
    382e:	9309      	str	r3, [sp, #36]	; 0x24
    3830:	2302      	movs	r3, #2
    3832:	9308      	str	r3, [sp, #32]
    3834:	4828      	ldr	r0, [pc, #160]	; (38d8 <usb_handle_control_transfer+0x100>)
    3836:	462b      	mov	r3, r5
    3838:	aa08      	add	r2, sp, #32
    383a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    383e:	f7fe ffd5 	bl	27ec <z_impl_z_log_msg_static_create>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    3842:	2080      	movs	r0, #128	; 0x80
    3844:	f002 f866 	bl	5914 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    3848:	4628      	mov	r0, r5
    384a:	e7d8      	b.n	37fe <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
    384c:	b113      	cbz	r3, 3854 <usb_handle_control_transfer+0x7c>
				usb_dev.data_buf_residue = setup->wLength;
    384e:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
    3852:	e7d6      	b.n	3802 <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
    3854:	f7ff fccc 	bl	31f0 <usb_handle_request.constprop.0>
    3858:	2800      	cmp	r0, #0
    385a:	d0cf      	beq.n	37fc <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
    385c:	88e2      	ldrh	r2, [r4, #6]
    385e:	6923      	ldr	r3, [r4, #16]
    3860:	429a      	cmp	r2, r3
    3862:	bfd4      	ite	le
    3864:	60e2      	strle	r2, [r4, #12]
    3866:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
    3868:	f7ff ff8c 	bl	3784 <usb_data_to_host>
    386c:	e7c9      	b.n	3802 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
    386e:	4c18      	ldr	r4, [pc, #96]	; (38d0 <usb_handle_control_transfer+0xf8>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    3870:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
    3874:	2a00      	cmp	r2, #0
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    3876:	ab01      	add	r3, sp, #4
		if (usb_dev.data_buf_residue <= 0) {
    3878:	dc05      	bgt.n	3886 <usb_handle_control_transfer+0xae>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    387a:	4602      	mov	r2, r0
    387c:	f009 fefb 	bl	d676 <usb_dc_ep_read>
    3880:	2800      	cmp	r0, #0
    3882:	dabe      	bge.n	3802 <usb_handle_control_transfer+0x2a>
    3884:	e7ba      	b.n	37fc <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    3886:	f009 fef6 	bl	d676 <usb_dc_ep_read>
    388a:	2800      	cmp	r0, #0
    388c:	da04      	bge.n	3898 <usb_handle_control_transfer+0xc0>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    388e:	2080      	movs	r0, #128	; 0x80
    3890:	f002 f840 	bl	5914 <usb_dc_ep_set_stall>
			usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    3894:	4630      	mov	r0, r6
    3896:	e7b2      	b.n	37fe <usb_handle_control_transfer+0x26>
		usb_dev.data_buf += chunk;
    3898:	9a01      	ldr	r2, [sp, #4]
    389a:	68a3      	ldr	r3, [r4, #8]
    389c:	4413      	add	r3, r2
    389e:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    38a0:	68e3      	ldr	r3, [r4, #12]
    38a2:	1a9b      	subs	r3, r3, r2
    38a4:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
    38a6:	2b00      	cmp	r3, #0
    38a8:	d1ab      	bne.n	3802 <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
    38aa:	f104 0338 	add.w	r3, r4, #56	; 0x38
    38ae:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
    38b0:	f7ff fc9e 	bl	31f0 <usb_handle_request.constprop.0>
    38b4:	2800      	cmp	r0, #0
    38b6:	d1d7      	bne.n	3868 <usb_handle_control_transfer+0x90>
    38b8:	e7a0      	b.n	37fc <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
    38ba:	2880      	cmp	r0, #128	; 0x80
    38bc:	d1a1      	bne.n	3802 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
    38be:	4b04      	ldr	r3, [pc, #16]	; (38d0 <usb_handle_control_transfer+0xf8>)
    38c0:	68da      	ldr	r2, [r3, #12]
    38c2:	2a00      	cmp	r2, #0
    38c4:	d1d0      	bne.n	3868 <usb_handle_control_transfer+0x90>
    38c6:	7d1b      	ldrb	r3, [r3, #20]
    38c8:	2b00      	cmp	r3, #0
    38ca:	d1cd      	bne.n	3868 <usb_handle_control_transfer+0x90>
    38cc:	e799      	b.n	3802 <usb_handle_control_transfer+0x2a>
    38ce:	bf00      	nop
    38d0:	20000d10 	.word	0x20000d10
    38d4:	0000f2d2 	.word	0x0000f2d2
    38d8:	0000e928 	.word	0x0000e928

000038dc <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
    38dc:	4b05      	ldr	r3, [pc, #20]	; (38f4 <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
    38de:	4a06      	ldr	r2, [pc, #24]	; (38f8 <usb_set_config+0x1c>)
    38e0:	629a      	str	r2, [r3, #40]	; 0x28
    38e2:	4a06      	ldr	r2, [pc, #24]	; (38fc <usb_set_config+0x20>)
    38e4:	62da      	str	r2, [r3, #44]	; 0x2c
    38e6:	4a06      	ldr	r2, [pc, #24]	; (3900 <usb_set_config+0x24>)
    38e8:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
    38ea:	4a06      	ldr	r2, [pc, #24]	; (3904 <usb_set_config+0x28>)
	usb_dev.descriptors = usb_descriptors;
    38ec:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.custom_req_handler = handler;
    38ee:	619a      	str	r2, [r3, #24]
}
    38f0:	2000      	movs	r0, #0
    38f2:	4770      	bx	lr
    38f4:	20000d10 	.word	0x20000d10
    38f8:	00003499 	.word	0x00003499
    38fc:	000030cd 	.word	0x000030cd
    3900:	0000316d 	.word	0x0000316d
    3904:	0000310d 	.word	0x0000310d

00003908 <usb_device_init>:
{
    3908:	b510      	push	{r4, lr}
	if (usb_dev.enabled == true) {
    390a:	4b09      	ldr	r3, [pc, #36]	; (3930 <usb_device_init+0x28>)
    390c:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
    3910:	b954      	cbnz	r4, 3928 <usb_device_init+0x20>
	device_descriptor = usb_get_device_descriptor();
    3912:	f000 f8d9 	bl	3ac8 <usb_get_device_descriptor>
	if (!device_descriptor) {
    3916:	b918      	cbnz	r0, 3920 <usb_device_init+0x18>
}
    3918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    391c:	f7ff bc7e 	b.w	321c <usb_device_init.part.0>
	usb_set_config(device_descriptor);
    3920:	f7ff ffdc 	bl	38dc <usb_set_config>
	return 0;
    3924:	4620      	mov	r0, r4
}
    3926:	bd10      	pop	{r4, pc}
		return -EALREADY;
    3928:	f06f 0077 	mvn.w	r0, #119	; 0x77
    392c:	e7fb      	b.n	3926 <usb_device_init+0x1e>
    392e:	bf00      	nop
    3930:	20000d10 	.word	0x20000d10

00003934 <usb_enable>:
{
    3934:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3938:	4604      	mov	r4, r0
	if (usb_dev.enabled == true) {
    393a:	4d3b      	ldr	r5, [pc, #236]	; (3a28 <usb_enable+0xf4>)
	return z_impl_k_mutex_lock(mutex, timeout);
    393c:	483b      	ldr	r0, [pc, #236]	; (3a2c <usb_enable+0xf8>)
    393e:	f04f 32ff 	mov.w	r2, #4294967295
    3942:	f04f 33ff 	mov.w	r3, #4294967295
    3946:	f007 fe07 	bl	b558 <z_impl_k_mutex_lock>
    394a:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
    394e:	2e00      	cmp	r6, #0
    3950:	d167      	bne.n	3a22 <usb_enable+0xee>
	usb_dev.status_callback = cb;
    3952:	4837      	ldr	r0, [pc, #220]	; (3a30 <usb_enable+0xfc>)
	usb_dev.user_status_callback = status_cb;
    3954:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
    3956:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
    3958:	f002 f9f0 	bl	5d3c <usb_dc_set_status_callback>
	ret = usb_dc_attach();
    395c:	f001 ff30 	bl	57c0 <usb_dc_attach>
	if (ret < 0) {
    3960:	1e04      	subs	r4, r0, #0
    3962:	db42      	blt.n	39ea <usb_enable+0xb6>
	ret = usb_transfer_init();
    3964:	f000 fad8 	bl	3f18 <usb_transfer_init>
	if (ret < 0) {
    3968:	1e04      	subs	r4, r0, #0
    396a:	db3e      	blt.n	39ea <usb_enable+0xb6>
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    396c:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_configure(&ep0_cfg);
    396e:	4668      	mov	r0, sp
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    3970:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
    3974:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
    3978:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    397c:	f001 ff96 	bl	58ac <usb_dc_ep_configure>
	if (ret < 0) {
    3980:	1e04      	subs	r4, r0, #0
    3982:	db32      	blt.n	39ea <usb_enable+0xb6>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    3984:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
    3986:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    3988:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    398c:	f001 ff8e 	bl	58ac <usb_dc_ep_configure>
	if (ret < 0) {
    3990:	1e04      	subs	r4, r0, #0
    3992:	db2a      	blt.n	39ea <usb_enable+0xb6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
    3994:	4927      	ldr	r1, [pc, #156]	; (3a34 <usb_enable+0x100>)
    3996:	4630      	mov	r0, r6
    3998:	f002 f9bc 	bl	5d14 <usb_dc_ep_set_callback>
	if (ret < 0) {
    399c:	1e04      	subs	r4, r0, #0
    399e:	db24      	blt.n	39ea <usb_enable+0xb6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
    39a0:	4924      	ldr	r1, [pc, #144]	; (3a34 <usb_enable+0x100>)
    39a2:	4638      	mov	r0, r7
    39a4:	f002 f9b6 	bl	5d14 <usb_dc_ep_set_callback>
	if (ret < 0) {
    39a8:	1e04      	subs	r4, r0, #0
    39aa:	db1e      	blt.n	39ea <usb_enable+0xb6>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    39ac:	4c22      	ldr	r4, [pc, #136]	; (3a38 <usb_enable+0x104>)
    39ae:	f8df 808c 	ldr.w	r8, [pc, #140]	; 3a3c <usb_enable+0x108>
    39b2:	4544      	cmp	r4, r8
    39b4:	d320      	bcc.n	39f8 <usb_enable+0xc4>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
    39b6:	2000      	movs	r0, #0
    39b8:	f002 f822 	bl	5a00 <usb_dc_ep_enable>
	if (ret < 0) {
    39bc:	1e04      	subs	r4, r0, #0
    39be:	db14      	blt.n	39ea <usb_enable+0xb6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    39c0:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    39c4:	2080      	movs	r0, #128	; 0x80
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    39c6:	f043 0301 	orr.w	r3, r3, #1
    39ca:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    39ce:	f002 f817 	bl	5a00 <usb_dc_ep_enable>
	if (ret < 0) {
    39d2:	1e04      	subs	r4, r0, #0
    39d4:	db09      	blt.n	39ea <usb_enable+0xb6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_IN);
    39d6:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
    39da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    39de:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	usb_dev.enabled = true;
    39e2:	2301      	movs	r3, #1
    39e4:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
	ret = 0;
    39e8:	2400      	movs	r4, #0
	return z_impl_k_mutex_unlock(mutex);
    39ea:	4810      	ldr	r0, [pc, #64]	; (3a2c <usb_enable+0xf8>)
    39ec:	f007 fe2e 	bl	b64c <z_impl_k_mutex_unlock>
}
    39f0:	4620      	mov	r0, r4
    39f2:	b002      	add	sp, #8
    39f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ep_data = cfg_data->endpoint;
    39f8:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    39fa:	2600      	movs	r6, #0
    39fc:	7f22      	ldrb	r2, [r4, #28]
    39fe:	b2f3      	uxtb	r3, r6
    3a00:	429a      	cmp	r2, r3
    3a02:	d801      	bhi.n	3a08 <usb_enable+0xd4>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3a04:	3424      	adds	r4, #36	; 0x24
    3a06:	e7d4      	b.n	39b2 <usb_enable+0x7e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
    3a08:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    3a0c:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    3a10:	7910      	ldrb	r0, [r2, #4]
    3a12:	f002 f97f 	bl	5d14 <usb_dc_ep_set_callback>
    3a16:	3601      	adds	r6, #1
    3a18:	2800      	cmp	r0, #0
    3a1a:	d0ef      	beq.n	39fc <usb_enable+0xc8>
    3a1c:	f04f 34ff 	mov.w	r4, #4294967295
    3a20:	e7e3      	b.n	39ea <usb_enable+0xb6>
		ret = -EALREADY;
    3a22:	f06f 0477 	mvn.w	r4, #119	; 0x77
    3a26:	e7e0      	b.n	39ea <usb_enable+0xb6>
    3a28:	20000d10 	.word	0x20000d10
    3a2c:	200003ac 	.word	0x200003ac
    3a30:	000032c9 	.word	0x000032c9
    3a34:	000037d9 	.word	0x000037d9
    3a38:	20000474 	.word	0x20000474
    3a3c:	20000498 	.word	0x20000498

00003a40 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
    3a40:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
    3a42:	4b1f      	ldr	r3, [pc, #124]	; (3ac0 <usb_update_sn_string_descriptor+0x80>)
{
    3a44:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
    3a46:	aa05      	add	r2, sp, #20
    3a48:	f103 0510 	add.w	r5, r3, #16
    3a4c:	6818      	ldr	r0, [r3, #0]
    3a4e:	6859      	ldr	r1, [r3, #4]
    3a50:	4614      	mov	r4, r2
    3a52:	c403      	stmia	r4!, {r0, r1}
    3a54:	3308      	adds	r3, #8
    3a56:	42ab      	cmp	r3, r5
    3a58:	4622      	mov	r2, r4
    3a5a:	d1f7      	bne.n	3a4c <usb_update_sn_string_descriptor+0xc>
    3a5c:	781b      	ldrb	r3, [r3, #0]
    3a5e:	7023      	strb	r3, [r4, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
    3a60:	2210      	movs	r2, #16
    3a62:	2100      	movs	r1, #0
    3a64:	a801      	add	r0, sp, #4
    3a66:	f009 fd96 	bl	d596 <memset>
	memset(sn, 0, sizeof(sn));
    3a6a:	2212      	movs	r2, #18
    3a6c:	2100      	movs	r1, #0
    3a6e:	4815      	ldr	r0, [pc, #84]	; (3ac4 <usb_update_sn_string_descriptor+0x84>)
    3a70:	f009 fd91 	bl	d596 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
    3a74:	2110      	movs	r1, #16
    3a76:	a801      	add	r0, sp, #4
    3a78:	f009 fef7 	bl	d86a <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
    3a7c:	2800      	cmp	r0, #0
    3a7e:	dd1b      	ble.n	3ab8 <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
    3a80:	2808      	cmp	r0, #8
    3a82:	bfb8      	it	lt
    3a84:	2008      	movlt	r0, #8
    3a86:	3809      	subs	r0, #9
    3a88:	ab01      	add	r3, sp, #4
    3a8a:	490e      	ldr	r1, [pc, #56]	; (3ac4 <usb_update_sn_string_descriptor+0x84>)
    3a8c:	181a      	adds	r2, r3, r0
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
    3a8e:	2000      	movs	r0, #0
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    3a90:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    3a94:	ac0a      	add	r4, sp, #40	; 0x28
    3a96:	eb04 1413 	add.w	r4, r4, r3, lsr #4
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    3a9a:	f003 030f 	and.w	r3, r3, #15
    3a9e:	3328      	adds	r3, #40	; 0x28
    3aa0:	446b      	add	r3, sp
		for (int i = 0; i < usblen; i++) {
    3aa2:	3001      	adds	r0, #1
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    3aa4:	f814 4c14 	ldrb.w	r4, [r4, #-20]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    3aa8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    3aac:	700c      	strb	r4, [r1, #0]
		for (int i = 0; i < usblen; i++) {
    3aae:	2808      	cmp	r0, #8
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    3ab0:	704b      	strb	r3, [r1, #1]
		for (int i = 0; i < usblen; i++) {
    3ab2:	f101 0102 	add.w	r1, r1, #2
    3ab6:	d1eb      	bne.n	3a90 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
    3ab8:	4802      	ldr	r0, [pc, #8]	; (3ac4 <usb_update_sn_string_descriptor+0x84>)
    3aba:	b00b      	add	sp, #44	; 0x2c
    3abc:	bd30      	pop	{r4, r5, pc}
    3abe:	bf00      	nop
    3ac0:	0000f2f6 	.word	0x0000f2f6
    3ac4:	20001d29 	.word	0x20001d29

00003ac8 <usb_get_device_descriptor>:
	return 0;
}


uint8_t *usb_get_device_descriptor(void)
{
    3ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3acc:	4c83      	ldr	r4, [pc, #524]	; (3cdc <usb_get_device_descriptor+0x214>)
    3ace:	b08b      	sub	sp, #44	; 0x2c
    3ad0:	af00      	add	r7, sp, #0
	uint8_t str_descr_idx = 0U;
    3ad2:	2600      	movs	r6, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
    3ad4:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
    3ad8:	46b2      	mov	sl, r6
	struct usb_cfg_data *cfg_data = NULL;
    3ada:	4635      	mov	r5, r6
	struct usb_cfg_descriptor *cfg_descr = NULL;
    3adc:	46b0      	mov	r8, r6
	while (head->bLength != 0U) {
    3ade:	7823      	ldrb	r3, [r4, #0]
    3ae0:	b943      	cbnz	r3, 3af4 <usb_get_device_descriptor+0x2c>
	if ((head + 1) != __usb_descriptor_end) {
    3ae2:	4b7f      	ldr	r3, [pc, #508]	; (3ce0 <usb_get_device_descriptor+0x218>)
    3ae4:	3402      	adds	r4, #2
    3ae6:	429c      	cmp	r4, r3
    3ae8:	d1f3      	bne.n	3ad2 <usb_get_device_descriptor+0xa>
	if (usb_fix_descriptor(__usb_descriptor_start)) {
		LOG_ERR("Failed to fixup USB descriptor");
		return NULL;
	}

	return (uint8_t *) __usb_descriptor_start;
    3aea:	487c      	ldr	r0, [pc, #496]	; (3cdc <usb_get_device_descriptor+0x214>)
}
    3aec:	372c      	adds	r7, #44	; 0x2c
    3aee:	46bd      	mov	sp, r7
    3af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch (head->bDescriptorType) {
    3af4:	7863      	ldrb	r3, [r4, #1]
    3af6:	2b05      	cmp	r3, #5
    3af8:	d805      	bhi.n	3b06 <usb_get_device_descriptor+0x3e>
    3afa:	e8df f003 	tbb	[pc, r3]
    3afe:	04a6      	.short	0x04a6
    3b00:	3f07a603 	.word	0x3f07a603
    3b04:	46a0      	mov	r8, r4
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
    3b06:	7823      	ldrb	r3, [r4, #0]
    3b08:	441c      	add	r4, r3
    3b0a:	e7e8      	b.n	3ade <usb_get_device_descriptor+0x16>
			if (if_descr->bAlternateSetting) {
    3b0c:	78e3      	ldrb	r3, [r4, #3]
    3b0e:	2b00      	cmp	r3, #0
    3b10:	d1f9      	bne.n	3b06 <usb_get_device_descriptor+0x3e>
			if (if_descr->bInterfaceNumber == 0U) {
    3b12:	78a3      	ldrb	r3, [r4, #2]
    3b14:	b343      	cbz	r3, 3b68 <usb_get_device_descriptor+0xa0>
			numof_ifaces++;
    3b16:	f10a 0a01 	add.w	sl, sl, #1
    3b1a:	fa5f fa8a 	uxtb.w	sl, sl
			break;
    3b1e:	e7f2      	b.n	3b06 <usb_get_device_descriptor+0x3e>
		if (cfg_data->interface_descriptor == iface) {
    3b20:	686a      	ldr	r2, [r5, #4]
    3b22:	4294      	cmp	r4, r2
    3b24:	d023      	beq.n	3b6e <usb_get_device_descriptor+0xa6>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3b26:	3524      	adds	r5, #36	; 0x24
    3b28:	429d      	cmp	r5, r3
    3b2a:	d3f9      	bcc.n	3b20 <usb_get_device_descriptor+0x58>
					LOG_ERR("There is no usb_cfg_data "
    3b2c:	466d      	mov	r5, sp
    3b2e:	b088      	sub	sp, #32
    3b30:	466a      	mov	r2, sp
    3b32:	4b6c      	ldr	r3, [pc, #432]	; (3ce4 <usb_get_device_descriptor+0x21c>)
    3b34:	e9c2 3405 	strd	r3, r4, [r2, #20]
    3b38:	2303      	movs	r3, #3
    3b3a:	f842 3f10 	str.w	r3, [r2, #16]!
    3b3e:	486a      	ldr	r0, [pc, #424]	; (3ce8 <usb_get_device_descriptor+0x220>)
    3b40:	2300      	movs	r3, #0
    3b42:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    3b46:	f7fe fe51 	bl	27ec <z_impl_z_log_msg_static_create>
    3b4a:	46ad      	mov	sp, r5
		LOG_ERR("Failed to fixup USB descriptor");
    3b4c:	4b67      	ldr	r3, [pc, #412]	; (3cec <usb_get_device_descriptor+0x224>)
    3b4e:	627b      	str	r3, [r7, #36]	; 0x24
    3b50:	2302      	movs	r3, #2
    3b52:	623b      	str	r3, [r7, #32]
    3b54:	4864      	ldr	r0, [pc, #400]	; (3ce8 <usb_get_device_descriptor+0x220>)
    3b56:	2300      	movs	r3, #0
    3b58:	f107 0220 	add.w	r2, r7, #32
    3b5c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3b60:	f7fe fe44 	bl	27ec <z_impl_z_log_msg_static_create>
		return NULL;
    3b64:	2000      	movs	r0, #0
    3b66:	e7c1      	b.n	3aec <usb_get_device_descriptor+0x24>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    3b68:	4d61      	ldr	r5, [pc, #388]	; (3cf0 <usb_get_device_descriptor+0x228>)
    3b6a:	4b62      	ldr	r3, [pc, #392]	; (3cf4 <usb_get_device_descriptor+0x22c>)
    3b6c:	e7dc      	b.n	3b28 <usb_get_device_descriptor+0x60>
				if (cfg_data->interface_config) {
    3b6e:	68ab      	ldr	r3, [r5, #8]
    3b70:	2b00      	cmp	r3, #0
    3b72:	d0d0      	beq.n	3b16 <usb_get_device_descriptor+0x4e>
					cfg_data->interface_config(head,
    3b74:	4651      	mov	r1, sl
    3b76:	4620      	mov	r0, r4
    3b78:	4798      	blx	r3
    3b7a:	e7cc      	b.n	3b16 <usb_get_device_descriptor+0x4e>
			if (!cfg_data) {
    3b7c:	2d00      	cmp	r5, #0
    3b7e:	d162      	bne.n	3c46 <usb_get_device_descriptor+0x17e>
				LOG_ERR("Uninitialized usb_cfg_data pointer, "
    3b80:	4b5d      	ldr	r3, [pc, #372]	; (3cf8 <usb_get_device_descriptor+0x230>)
				LOG_ERR("Failed to validate endpoints");
    3b82:	627b      	str	r3, [r7, #36]	; 0x24
    3b84:	2302      	movs	r3, #2
    3b86:	623b      	str	r3, [r7, #32]
    3b88:	4857      	ldr	r0, [pc, #348]	; (3ce8 <usb_get_device_descriptor+0x220>)
    3b8a:	2300      	movs	r3, #0
    3b8c:	f107 0220 	add.w	r2, r7, #32
    3b90:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3b94:	f7fe fe2a 	bl	27ec <z_impl_z_log_msg_static_create>
				return -1;
    3b98:	e7d8      	b.n	3b4c <usb_get_device_descriptor+0x84>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
    3b9a:	6a29      	ldr	r1, [r5, #32]
    3b9c:	78a0      	ldrb	r0, [r4, #2]
    3b9e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    3ba2:	790b      	ldrb	r3, [r1, #4]
    3ba4:	4298      	cmp	r0, r3
    3ba6:	d005      	beq.n	3bb4 <usb_get_device_descriptor+0xec>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    3ba8:	3201      	adds	r2, #1
    3baa:	7f2b      	ldrb	r3, [r5, #28]
    3bac:	429a      	cmp	r2, r3
    3bae:	d3f4      	bcc.n	3b9a <usb_get_device_descriptor+0xd2>
				LOG_ERR("Failed to validate endpoints");
    3bb0:	4b52      	ldr	r3, [pc, #328]	; (3cfc <usb_get_device_descriptor+0x234>)
    3bb2:	e7e6      	b.n	3b82 <usb_get_device_descriptor+0xba>
    3bb4:	f04f 0901 	mov.w	r9, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    3bb8:	78e0      	ldrb	r0, [r4, #3]
    3bba:	f000 0003 	and.w	r0, r0, #3
    3bbe:	7538      	strb	r0, [r7, #20]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    3bc0:	7920      	ldrb	r0, [r4, #4]
    3bc2:	f894 c005 	ldrb.w	ip, [r4, #5]
    3bc6:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    3bca:	8278      	strh	r0, [r7, #18]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    3bcc:	f994 0002 	ldrsb.w	r0, [r4, #2]
    3bd0:	2800      	cmp	r0, #0
    3bd2:	fa5f f389 	uxtb.w	r3, r9
    3bd6:	da28      	bge.n	3c2a <usb_get_device_descriptor+0x162>
				if ((*requested_ep & (1U << (idx + 16U)))) {
    3bd8:	f109 0010 	add.w	r0, r9, #16
    3bdc:	f04f 0c01 	mov.w	ip, #1
    3be0:	fa0c f000 	lsl.w	r0, ip, r0
    3be4:	ea10 0f0b 	tst.w	r0, fp
    3be8:	d127      	bne.n	3c3a <usb_get_device_descriptor+0x172>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
    3bea:	f043 0080 	orr.w	r0, r3, #128	; 0x80
    3bee:	7438      	strb	r0, [r7, #16]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
    3bf0:	f107 0010 	add.w	r0, r7, #16
    3bf4:	e9c7 3101 	strd	r3, r1, [r7, #4]
    3bf8:	60fa      	str	r2, [r7, #12]
    3bfa:	f001 fe25 	bl	5848 <usb_dc_ep_check_cap>
    3bfe:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
    3c02:	687b      	ldr	r3, [r7, #4]
    3c04:	b9c8      	cbnz	r0, 3c3a <usb_get_device_descriptor+0x172>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    3c06:	7c3a      	ldrb	r2, [r7, #16]
    3c08:	70a2      	strb	r2, [r4, #2]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    3c0a:	f012 0f80 	tst.w	r2, #128	; 0x80
					*requested_ep |= (1U << (idx + 16U));
    3c0e:	bf18      	it	ne
    3c10:	3310      	addne	r3, #16
				ep_data[i].ep_addr = ep_cfg.ep_addr;
    3c12:	710a      	strb	r2, [r1, #4]
					*requested_ep |= (1U << (idx + 16U));
    3c14:	bf18      	it	ne
    3c16:	b2db      	uxtbne	r3, r3
    3c18:	f04f 0201 	mov.w	r2, #1
    3c1c:	bf14      	ite	ne
    3c1e:	409a      	lslne	r2, r3
					*requested_ep |= (1U << idx);
    3c20:	fa02 f209 	lsleq.w	r2, r2, r9
    3c24:	ea4b 0b02 	orr.w	fp, fp, r2
				return 0;
    3c28:	e76d      	b.n	3b06 <usb_get_device_descriptor+0x3e>
				if ((*requested_ep & (1U << (idx)))) {
    3c2a:	2001      	movs	r0, #1
    3c2c:	fa00 f009 	lsl.w	r0, r0, r9
    3c30:	ea10 0f0b 	tst.w	r0, fp
    3c34:	d101      	bne.n	3c3a <usb_get_device_descriptor+0x172>
    3c36:	4618      	mov	r0, r3
    3c38:	e7d9      	b.n	3bee <usb_get_device_descriptor+0x126>
		for (uint8_t idx = 1; idx < 16U; idx++) {
    3c3a:	f109 0901 	add.w	r9, r9, #1
    3c3e:	f1b9 0f10 	cmp.w	r9, #16
    3c42:	d1b9      	bne.n	3bb8 <usb_get_device_descriptor+0xf0>
    3c44:	e7b0      	b.n	3ba8 <usb_get_device_descriptor+0xe0>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    3c46:	2200      	movs	r2, #0
    3c48:	e7af      	b.n	3baa <usb_get_device_descriptor+0xe2>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
    3c4a:	2e03      	cmp	r6, #3
    3c4c:	d12a      	bne.n	3ca4 <usb_get_device_descriptor+0x1dc>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
    3c4e:	f7ff fef7 	bl	3a40 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
    3c52:	4681      	mov	r9, r0
    3c54:	b1a8      	cbz	r0, 3c82 <usb_get_device_descriptor+0x1ba>
	runtime_sn_len = strlen(runtime_sn);
    3c56:	f009 fc77 	bl	d548 <strlen>
	if (!runtime_sn_len) {
    3c5a:	60f8      	str	r0, [r7, #12]
    3c5c:	b188      	cbz	r0, 3c82 <usb_get_device_descriptor+0x1ba>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
    3c5e:	4828      	ldr	r0, [pc, #160]	; (3d00 <usb_get_device_descriptor+0x238>)
    3c60:	f009 fc72 	bl	d548 <strlen>
	if (runtime_sn_len != default_sn_len) {
    3c64:	68fa      	ldr	r2, [r7, #12]
    3c66:	4282      	cmp	r2, r0
    3c68:	d017      	beq.n	3c9a <usb_get_device_descriptor+0x1d2>
		LOG_ERR("the new SN descriptor doesn't have the same "
    3c6a:	4b26      	ldr	r3, [pc, #152]	; (3d04 <usb_get_device_descriptor+0x23c>)
    3c6c:	627b      	str	r3, [r7, #36]	; 0x24
    3c6e:	2302      	movs	r3, #2
    3c70:	623b      	str	r3, [r7, #32]
    3c72:	481d      	ldr	r0, [pc, #116]	; (3ce8 <usb_get_device_descriptor+0x220>)
    3c74:	2300      	movs	r3, #0
    3c76:	f107 0220 	add.w	r2, r7, #32
    3c7a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3c7e:	f7fe fdb5 	bl	27ec <z_impl_z_log_msg_static_create>
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
    3c82:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
    3c84:	f06f 0102 	mvn.w	r1, #2
    3c88:	18e2      	adds	r2, r4, r3
    3c8a:	1b09      	subs	r1, r1, r4
    3c8c:	eb04 0353 	add.w	r3, r4, r3, lsr #1
    3c90:	42d1      	cmn	r1, r2
    3c92:	d50e      	bpl.n	3cb2 <usb_get_device_descriptor+0x1ea>
			str_descr_idx += 1U;
    3c94:	3601      	adds	r6, #1
    3c96:	b2f6      	uxtb	r6, r6
			break;
    3c98:	e735      	b.n	3b06 <usb_get_device_descriptor+0x3e>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
    3c9a:	4649      	mov	r1, r9
    3c9c:	1ca0      	adds	r0, r4, #2
    3c9e:	f009 fc6f 	bl	d580 <memcpy>
			if (str_descr_idx) {
    3ca2:	e7ee      	b.n	3c82 <usb_get_device_descriptor+0x1ba>
    3ca4:	2e00      	cmp	r6, #0
    3ca6:	d1ec      	bne.n	3c82 <usb_get_device_descriptor+0x1ba>
				if (!cfg_descr) {
    3ca8:	f1b8 0f00 	cmp.w	r8, #0
    3cac:	d10a      	bne.n	3cc4 <usb_get_device_descriptor+0x1fc>
					LOG_ERR("Incomplete device descriptor");
    3cae:	4b16      	ldr	r3, [pc, #88]	; (3d08 <usb_get_device_descriptor+0x240>)
    3cb0:	e767      	b.n	3b82 <usb_get_device_descriptor+0xba>
		buf[i] = 0U;
    3cb2:	f04f 0000 	mov.w	r0, #0
    3cb6:	f802 0c01 	strb.w	r0, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
    3cba:	f813 0901 	ldrb.w	r0, [r3], #-1
    3cbe:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
    3cc2:	e7e5      	b.n	3c90 <usb_get_device_descriptor+0x1c8>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
    3cc4:	eba4 0308 	sub.w	r3, r4, r8
    3cc8:	f888 3002 	strb.w	r3, [r8, #2]
	dst[1] = val >> 8;
    3ccc:	f3c3 2307 	ubfx	r3, r3, #8, #8
    3cd0:	f888 3003 	strb.w	r3, [r8, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
    3cd4:	f888 a004 	strb.w	sl, [r8, #4]
    3cd8:	e7dc      	b.n	3c94 <usb_get_device_descriptor+0x1cc>
    3cda:	bf00      	nop
    3cdc:	200003f0 	.word	0x200003f0
    3ce0:	20000472 	.word	0x20000472
    3ce4:	0000f307 	.word	0x0000f307
    3ce8:	0000e920 	.word	0x0000e920
    3cec:	0000f3ed 	.word	0x0000f3ed
    3cf0:	20000474 	.word	0x20000474
    3cf4:	20000498 	.word	0x20000498
    3cf8:	0000f327 	.word	0x0000f327
    3cfc:	0000f368 	.word	0x0000f368
    3d00:	0000f2f6 	.word	0x0000f2f6
    3d04:	0000f385 	.word	0x0000f385
    3d08:	0000f3d0 	.word	0x0000f3d0

00003d0c <usb_ep_get_transfer>:
/** Max number of parallel transfers */
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
    3d0c:	b510      	push	{r4, lr}
    3d0e:	4b09      	ldr	r3, [pc, #36]	; (3d34 <usb_ep_get_transfer+0x28>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3d10:	2100      	movs	r1, #0
    3d12:	461a      	mov	r2, r3
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
    3d14:	781c      	ldrb	r4, [r3, #0]
    3d16:	4284      	cmp	r4, r0
    3d18:	d104      	bne.n	3d24 <usb_ep_get_transfer+0x18>
    3d1a:	685c      	ldr	r4, [r3, #4]
    3d1c:	b114      	cbz	r4, 3d24 <usb_ep_get_transfer+0x18>
			return &ut_data[i];
    3d1e:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
    3d22:	bd10      	pop	{r4, pc}
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3d24:	3101      	adds	r1, #1
    3d26:	2904      	cmp	r1, #4
    3d28:	f103 0340 	add.w	r3, r3, #64	; 0x40
    3d2c:	d1f2      	bne.n	3d14 <usb_ep_get_transfer+0x8>
	return NULL;
    3d2e:	2000      	movs	r0, #0
    3d30:	e7f7      	b.n	3d22 <usb_ep_get_transfer+0x16>
    3d32:	bf00      	nop
    3d34:	20000dd8 	.word	0x20000dd8

00003d38 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
    3d38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3d3c:	b083      	sub	sp, #12
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
    3d3e:	f850 3c28 	ldr.w	r3, [r0, #-40]
	ep = trans->ep;
    3d42:	f810 5c2c 	ldrb.w	r5, [r0, #-44]
	if (trans->status != -EBUSY) {
    3d46:	3310      	adds	r3, #16
{
    3d48:	af00      	add	r7, sp, #0
    3d4a:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
    3d4c:	d111      	bne.n	3d72 <usb_transfer_work+0x3a>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
    3d4e:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
    3d50:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
    3d54:	f013 0602 	ands.w	r6, r3, #2
    3d58:	d04e      	beq.n	3df8 <usb_transfer_work+0xc0>
		if (!trans->bsize) {
    3d5a:	bb0a      	cbnz	r2, 3da0 <usb_transfer_work+0x68>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
    3d5c:	f013 0304 	ands.w	r3, r3, #4
    3d60:	d104      	bne.n	3d6c <usb_transfer_work+0x34>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
    3d62:	461a      	mov	r2, r3
    3d64:	4619      	mov	r1, r3
    3d66:	4628      	mov	r0, r5
    3d68:	f009 fb8a 	bl	d480 <usb_write>
			}
			trans->status = 0;
    3d6c:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
    3d6e:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
    3d72:	f854 3c28 	ldr.w	r3, [r4, #-40]
    3d76:	3310      	adds	r3, #16
    3d78:	d00e      	beq.n	3d98 <usb_transfer_work+0x60>
    3d7a:	f854 6c18 	ldr.w	r6, [r4, #-24]
    3d7e:	b15e      	cbz	r6, 3d98 <usb_transfer_work+0x60>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
    3d80:	f854 8c1c 	ldr.w	r8, [r4, #-28]
		void *priv = trans->priv;
    3d84:	f854 9c14 	ldr.w	r9, [r4, #-20]

		if (k_is_in_isr()) {
    3d88:	f00a f97b 	bl	e082 <k_is_in_isr>
    3d8c:	2800      	cmp	r0, #0
    3d8e:	d06f      	beq.n	3e70 <usb_transfer_work+0x138>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    3d90:	483d      	ldr	r0, [pc, #244]	; (3e88 <usb_transfer_work+0x150>)
    3d92:	4621      	mov	r1, r4
    3d94:	f00a fa73 	bl	e27e <k_work_submit_to_queue>
		k_sem_give(&trans->sem);

		/* Transfer completion callback */
		cb(ep, tsize, priv);
	}
}
    3d98:	370c      	adds	r7, #12
    3d9a:	46bd      	mov	sp, r7
    3d9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
    3da0:	f850 1c24 	ldr.w	r1, [r0, #-36]
    3da4:	1d3b      	adds	r3, r7, #4
    3da6:	4628      	mov	r0, r5
    3da8:	f009 fb6a 	bl	d480 <usb_write>
		if (ret) {
    3dac:	b198      	cbz	r0, 3dd6 <usb_transfer_work+0x9e>
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
    3dae:	466e      	mov	r6, sp
    3db0:	b088      	sub	sp, #32
    3db2:	466a      	mov	r2, sp
    3db4:	4b35      	ldr	r3, [pc, #212]	; (3e8c <usb_transfer_work+0x154>)
    3db6:	61d5      	str	r5, [r2, #28]
    3db8:	e9c2 3005 	strd	r3, r0, [r2, #20]
    3dbc:	2304      	movs	r3, #4
    3dbe:	f842 3f10 	str.w	r3, [r2, #16]!
    3dc2:	4833      	ldr	r0, [pc, #204]	; (3e90 <usb_transfer_work+0x158>)
    3dc4:	2300      	movs	r3, #0
    3dc6:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    3dca:	f7fe fd0f 	bl	27ec <z_impl_z_log_msg_static_create>
    3dce:	46b5      	mov	sp, r6
			trans->status = -EINVAL;
    3dd0:	f06f 0315 	mvn.w	r3, #21
    3dd4:	e7cb      	b.n	3d6e <usb_transfer_work+0x36>
		trans->buffer += bytes;
    3dd6:	687a      	ldr	r2, [r7, #4]
    3dd8:	f854 3c24 	ldr.w	r3, [r4, #-36]
    3ddc:	4413      	add	r3, r2
    3dde:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    3de2:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3de6:	1a9b      	subs	r3, r3, r2
    3de8:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    3dec:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3df0:	4413      	add	r3, r2
    3df2:	f844 3c1c 	str.w	r3, [r4, #-28]
    3df6:	e7bc      	b.n	3d72 <usb_transfer_work+0x3a>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
    3df8:	f850 1c24 	ldr.w	r1, [r0, #-36]
    3dfc:	1d3b      	adds	r3, r7, #4
    3dfe:	4628      	mov	r0, r5
    3e00:	f001 feca 	bl	5b98 <usb_dc_ep_read_wait>
		if (ret) {
    3e04:	b188      	cbz	r0, 3e2a <usb_transfer_work+0xf2>
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
    3e06:	46e8      	mov	r8, sp
    3e08:	b088      	sub	sp, #32
    3e0a:	466a      	mov	r2, sp
    3e0c:	4b1f      	ldr	r3, [pc, #124]	; (3e8c <usb_transfer_work+0x154>)
    3e0e:	61d5      	str	r5, [r2, #28]
    3e10:	e9c2 3005 	strd	r3, r0, [r2, #20]
    3e14:	2304      	movs	r3, #4
    3e16:	f842 3f10 	str.w	r3, [r2, #16]!
    3e1a:	481d      	ldr	r0, [pc, #116]	; (3e90 <usb_transfer_work+0x158>)
    3e1c:	4633      	mov	r3, r6
    3e1e:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    3e22:	f7fe fce3 	bl	27ec <z_impl_z_log_msg_static_create>
    3e26:	46c5      	mov	sp, r8
			trans->status = -EINVAL;
    3e28:	e7d2      	b.n	3dd0 <usb_transfer_work+0x98>
		trans->buffer += bytes;
    3e2a:	687e      	ldr	r6, [r7, #4]
    3e2c:	f854 3c24 	ldr.w	r3, [r4, #-36]
    3e30:	4433      	add	r3, r6
    3e32:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    3e36:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3e3a:	1b9b      	subs	r3, r3, r6
    3e3c:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    3e40:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3e44:	4433      	add	r3, r6
    3e46:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
    3e4a:	2e00      	cmp	r6, #0
    3e4c:	d08e      	beq.n	3d6c <usb_transfer_work+0x34>
    3e4e:	4628      	mov	r0, r5
    3e50:	f001 ff7a 	bl	5d48 <usb_dc_ep_mps>
    3e54:	fbb6 f3f0 	udiv	r3, r6, r0
    3e58:	fb03 6610 	mls	r6, r3, r0, r6
    3e5c:	2e00      	cmp	r6, #0
    3e5e:	d185      	bne.n	3d6c <usb_transfer_work+0x34>
    3e60:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3e64:	2b00      	cmp	r3, #0
    3e66:	d081      	beq.n	3d6c <usb_transfer_work+0x34>
		usb_dc_ep_read_continue(ep);
    3e68:	4628      	mov	r0, r5
    3e6a:	f001 fefb 	bl	5c64 <usb_dc_ep_read_continue>
    3e6e:	e780      	b.n	3d72 <usb_transfer_work+0x3a>
		trans->cb = NULL;
    3e70:	f844 0c18 	str.w	r0, [r4, #-24]
	z_impl_k_sem_give(sem);
    3e74:	f1a4 0010 	sub.w	r0, r4, #16
    3e78:	f007 fc58 	bl	b72c <z_impl_k_sem_give>
		cb(ep, tsize, priv);
    3e7c:	464a      	mov	r2, r9
    3e7e:	4641      	mov	r1, r8
    3e80:	4628      	mov	r0, r5
    3e82:	47b0      	blx	r6
    3e84:	e788      	b.n	3d98 <usb_transfer_work+0x60>
    3e86:	bf00      	nop
    3e88:	20000b80 	.word	0x20000b80
    3e8c:	0000f41b 	.word	0x0000f41b
    3e90:	0000e940 	.word	0x0000e940

00003e94 <usb_cancel_transfer>:
	irq_unlock(key);
	return ret;
}

void usb_cancel_transfer(uint8_t ep)
{
    3e94:	b510      	push	{r4, lr}
	__asm__ volatile(
    3e96:	f04f 0340 	mov.w	r3, #64	; 0x40
    3e9a:	f3ef 8411 	mrs	r4, BASEPRI
    3e9e:	f383 8812 	msr	BASEPRI_MAX, r3
    3ea2:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
    3ea6:	f7ff ff31 	bl	3d0c <usb_ep_get_transfer>
	if (!trans) {
    3eaa:	b150      	cbz	r0, 3ec2 <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
    3eac:	6843      	ldr	r3, [r0, #4]
    3eae:	3310      	adds	r3, #16
    3eb0:	d107      	bne.n	3ec2 <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
    3eb2:	f06f 038b 	mvn.w	r3, #139	; 0x8b
    3eb6:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    3eb8:	f100 012c 	add.w	r1, r0, #44	; 0x2c
    3ebc:	4803      	ldr	r0, [pc, #12]	; (3ecc <usb_cancel_transfer+0x38>)
    3ebe:	f00a f9de 	bl	e27e <k_work_submit_to_queue>
	__asm__ volatile(
    3ec2:	f384 8811 	msr	BASEPRI, r4
    3ec6:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
    3eca:	bd10      	pop	{r4, pc}
    3ecc:	20000b80 	.word	0x20000b80

00003ed0 <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
    3ed0:	b570      	push	{r4, r5, r6, lr}
    3ed2:	4c0f      	ldr	r4, [pc, #60]	; (3f10 <usb_cancel_transfers+0x40>)
    3ed4:	2504      	movs	r5, #4
	__asm__ volatile(
    3ed6:	f04f 0340 	mov.w	r3, #64	; 0x40
    3eda:	f3ef 8611 	mrs	r6, BASEPRI
    3ede:	f383 8812 	msr	BASEPRI_MAX, r3
    3ee2:	f3bf 8f6f 	isb	sy
		struct usb_transfer_data *trans = &ut_data[i];
		unsigned int key;

		key = irq_lock();

		if (trans->status == -EBUSY) {
    3ee6:	6863      	ldr	r3, [r4, #4]
    3ee8:	3310      	adds	r3, #16
    3eea:	d107      	bne.n	3efc <usb_cancel_transfers+0x2c>
			trans->status = -ECANCELED;
    3eec:	f06f 038b 	mvn.w	r3, #139	; 0x8b
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    3ef0:	4808      	ldr	r0, [pc, #32]	; (3f14 <usb_cancel_transfers+0x44>)
			trans->status = -ECANCELED;
    3ef2:	6063      	str	r3, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    3ef4:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    3ef8:	f00a f9c1 	bl	e27e <k_work_submit_to_queue>
	__asm__ volatile(
    3efc:	f386 8811 	msr	BASEPRI, r6
    3f00:	f3bf 8f6f 	isb	sy
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3f04:	3d01      	subs	r5, #1
    3f06:	f104 0440 	add.w	r4, r4, #64	; 0x40
    3f0a:	d1e4      	bne.n	3ed6 <usb_cancel_transfers+0x6>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
    3f0c:	bd70      	pop	{r4, r5, r6, pc}
    3f0e:	bf00      	nop
    3f10:	20000dd8 	.word	0x20000dd8
    3f14:	20000b80 	.word	0x20000b80

00003f18 <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
    3f18:	b570      	push	{r4, r5, r6, lr}
    3f1a:	4c0a      	ldr	r4, [pc, #40]	; (3f44 <usb_transfer_init+0x2c>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
		k_work_init(&ut_data[i].work, usb_transfer_work);
    3f1c:	4e0a      	ldr	r6, [pc, #40]	; (3f48 <usb_transfer_init+0x30>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3f1e:	2500      	movs	r5, #0
		k_work_init(&ut_data[i].work, usb_transfer_work);
    3f20:	4631      	mov	r1, r6
    3f22:	4620      	mov	r0, r4
    3f24:	f00a f98e 	bl	e244 <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    3f28:	2201      	movs	r2, #1
    3f2a:	f1a4 0010 	sub.w	r0, r4, #16
    3f2e:	4611      	mov	r1, r2
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    3f30:	3501      	adds	r5, #1
    3f32:	f00a f94a 	bl	e1ca <z_impl_k_sem_init>
    3f36:	2d04      	cmp	r5, #4
    3f38:	f104 0440 	add.w	r4, r4, #64	; 0x40
    3f3c:	d1f0      	bne.n	3f20 <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
    3f3e:	2000      	movs	r0, #0
    3f40:	bd70      	pop	{r4, r5, r6, pc}
    3f42:	bf00      	nop
    3f44:	20000e04 	.word	0x20000e04
    3f48:	00003d39 	.word	0x00003d39

00003f4c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3f4c:	4901      	ldr	r1, [pc, #4]	; (3f54 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3f4e:	2210      	movs	r2, #16
	str	r2, [r1]
    3f50:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3f52:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3f54:	e000ed10 	.word	0xe000ed10

00003f58 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3f58:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3f5a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3f5c:	f380 8811 	msr	BASEPRI, r0
	isb
    3f60:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    3f64:	f3bf 8f4f 	dsb	sy
    3f68:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3f6a:	b662      	cpsie	i
	isb
    3f6c:	f3bf 8f6f 	isb	sy

	bx	lr
    3f70:	4770      	bx	lr
    3f72:	bf00      	nop

00003f74 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3f74:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3f76:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3f78:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    3f7c:	f3bf 8f4f 	dsb	sy
    3f80:	bf20      	wfe

	msr	BASEPRI, r0
    3f82:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3f86:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3f88:	4770      	bx	lr
    3f8a:	bf00      	nop

00003f8c <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3f90:	4681      	mov	r9, r0
    3f92:	af00      	add	r7, sp, #0

	if (esf != NULL) {
    3f94:	460c      	mov	r4, r1
    3f96:	2900      	cmp	r1, #0
    3f98:	d04c      	beq.n	4034 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x34>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    3f9a:	466e      	mov	r6, sp
    3f9c:	b08a      	sub	sp, #40	; 0x28
    3f9e:	e9d1 1200 	ldrd	r1, r2, [r1]
    3fa2:	68a3      	ldr	r3, [r4, #8]
    3fa4:	466d      	mov	r5, sp
    3fa6:	4827      	ldr	r0, [pc, #156]	; (4044 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x44>)
    3fa8:	46a8      	mov	r8, r5
    3faa:	f04f 0a05 	mov.w	sl, #5
    3fae:	e9c5 0105 	strd	r0, r1, [r5, #20]
    3fb2:	e9c5 2307 	strd	r2, r3, [r5, #28]
    3fb6:	f848 af10 	str.w	sl, [r8, #16]!
    3fba:	4823      	ldr	r0, [pc, #140]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    3fbc:	4642      	mov	r2, r8
    3fbe:	2300      	movs	r3, #0
    3fc0:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    3fc4:	f7fe fc12 	bl	27ec <z_impl_z_log_msg_static_create>
    3fc8:	46b5      	mov	sp, r6
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    3fca:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
    3fce:	6963      	ldr	r3, [r4, #20]
    3fd0:	46ad      	mov	sp, r5
    3fd2:	481e      	ldr	r0, [pc, #120]	; (404c <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x4c>)
    3fd4:	f8c5 a010 	str.w	sl, [r5, #16]
    3fd8:	e9c5 0105 	strd	r0, r1, [r5, #20]
    3fdc:	e9c5 2307 	strd	r2, r3, [r5, #28]
    3fe0:	4819      	ldr	r0, [pc, #100]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    3fe2:	2300      	movs	r3, #0
    3fe4:	4642      	mov	r2, r8
    3fe6:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    3fea:	f7fe fbff 	bl	27ec <z_impl_z_log_msg_static_create>
    3fee:	46b5      	mov	sp, r6
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    3ff0:	b088      	sub	sp, #32
    3ff2:	69e3      	ldr	r3, [r4, #28]
    3ff4:	466d      	mov	r5, sp
    3ff6:	4a16      	ldr	r2, [pc, #88]	; (4050 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x50>)
    3ff8:	46a8      	mov	r8, r5
    3ffa:	f04f 0a03 	mov.w	sl, #3
    3ffe:	e9c5 2305 	strd	r2, r3, [r5, #20]
    4002:	f848 af10 	str.w	sl, [r8, #16]!
    4006:	4810      	ldr	r0, [pc, #64]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    4008:	2300      	movs	r3, #0
    400a:	4642      	mov	r2, r8
    400c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4010:	f7fe fbec 	bl	27ec <z_impl_z_log_msg_static_create>
    4014:	46b5      	mov	sp, r6
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    4016:	69a3      	ldr	r3, [r4, #24]
    4018:	46ad      	mov	sp, r5
    401a:	4a0e      	ldr	r2, [pc, #56]	; (4054 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x54>)
    401c:	f8c5 a010 	str.w	sl, [r5, #16]
    4020:	e9c5 2305 	strd	r2, r3, [r5, #20]
    4024:	4808      	ldr	r0, [pc, #32]	; (4048 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x48>)
    4026:	2300      	movs	r3, #0
    4028:	4642      	mov	r2, r8
    402a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    402e:	f7fe fbdd 	bl	27ec <z_impl_z_log_msg_static_create>
    4032:	46b5      	mov	sp, r6
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4034:	4621      	mov	r1, r4
    4036:	4648      	mov	r0, r9
    4038:	f007 f80a 	bl	b050 <z_fatal_error>
}
    403c:	46bd      	mov	sp, r7
    403e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4042:	bf00      	nop
    4044:	0000f445 	.word	0x0000f445
    4048:	0000e8e0 	.word	0x0000e8e0
    404c:	0000f474 	.word	0x0000f474
    4050:	0000f4a3 	.word	0x0000f4a3
    4054:	0000f4b2 	.word	0x0000f4b2

00004058 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    4058:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    405a:	2800      	cmp	r0, #0
    405c:	db07      	blt.n	406e <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    405e:	4a04      	ldr	r2, [pc, #16]	; (4070 <arch_irq_enable+0x18>)
    4060:	0941      	lsrs	r1, r0, #5
    4062:	2301      	movs	r3, #1
    4064:	f000 001f 	and.w	r0, r0, #31
    4068:	4083      	lsls	r3, r0
    406a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    406e:	4770      	bx	lr
    4070:	e000e100 	.word	0xe000e100

00004074 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    4074:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    4076:	2800      	cmp	r0, #0
    4078:	db0c      	blt.n	4094 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    407a:	0943      	lsrs	r3, r0, #5
    407c:	4906      	ldr	r1, [pc, #24]	; (4098 <arch_irq_disable+0x24>)
    407e:	f000 001f 	and.w	r0, r0, #31
    4082:	3320      	adds	r3, #32
    4084:	2201      	movs	r2, #1
    4086:	4082      	lsls	r2, r0
    4088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    408c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4090:	f3bf 8f6f 	isb	sy
}
    4094:	4770      	bx	lr
    4096:	bf00      	nop
    4098:	e000e100 	.word	0xe000e100

0000409c <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    409c:	4b05      	ldr	r3, [pc, #20]	; (40b4 <arch_irq_is_enabled+0x18>)
    409e:	0942      	lsrs	r2, r0, #5
    40a0:	f000 001f 	and.w	r0, r0, #31
    40a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    40a8:	2301      	movs	r3, #1
    40aa:	fa03 f000 	lsl.w	r0, r3, r0
}
    40ae:	4010      	ands	r0, r2
    40b0:	4770      	bx	lr
    40b2:	bf00      	nop
    40b4:	e000e100 	.word	0xe000e100

000040b8 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    40b8:	b240      	sxtb	r0, r0
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
    40ba:	07d3      	lsls	r3, r2, #31
		prio += _IRQ_PRIO_OFFSET;
    40bc:	bf54      	ite	pl
    40be:	3102      	addpl	r1, #2
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
    40c0:	2100      	movmi	r1, #0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    40c2:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40c4:	bfac      	ite	ge
    40c6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40ca:	4a07      	ldrlt	r2, [pc, #28]	; (40e8 <z_arm_irq_priority_set+0x30>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40cc:	ea4f 1341 	mov.w	r3, r1, lsl #5
    40d0:	bfac      	ite	ge
    40d2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40d6:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40da:	b2db      	uxtb	r3, r3
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40dc:	bfb4      	ite	lt
    40de:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    40e0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
}
    40e4:	4770      	bx	lr
    40e6:	bf00      	nop
    40e8:	e000ed14 	.word	0xe000ed14

000040ec <_arch_isr_direct_pm>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
}

#ifdef CONFIG_PM
void _arch_isr_direct_pm(void)
{
    40ec:	b508      	push	{r3, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Lock all interrupts. irq_lock() will on this CPU only disable those
	 * lower than BASEPRI, which is not what we want. See comments in
	 * arch/arm/core/aarch32/isr_wrapper.S
	 */
	__asm__ volatile("cpsid i" : : : "memory");
    40ee:	b672      	cpsid	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	if (_kernel.idle) {
    40f0:	4b04      	ldr	r3, [pc, #16]	; (4104 <_arch_isr_direct_pm+0x18>)
    40f2:	695a      	ldr	r2, [r3, #20]
    40f4:	b11a      	cbz	r2, 40fe <_arch_isr_direct_pm+0x12>
		_kernel.idle = 0;
    40f6:	2200      	movs	r2, #0
    40f8:	615a      	str	r2, [r3, #20]
		z_pm_save_idle_exit();
    40fa:	f009 ffcf 	bl	e09c <z_pm_save_idle_exit>
	|| defined(CONFIG_ARMV7_R) \
	|| defined(CONFIG_AARCH32_ARMV8_R) \
	|| defined(CONFIG_ARMV7_A)
	irq_unlock(key);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile("cpsie i" : : : "memory");
    40fe:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

}
    4100:	bd08      	pop	{r3, pc}
    4102:	bf00      	nop
    4104:	20001ca8 	.word	0x20001ca8

00004108 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    4108:	bf30      	wfi
    b z_SysNmiOnReset
    410a:	f7ff bffd 	b.w	4108 <z_SysNmiOnReset>
    410e:	bf00      	nop

00004110 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    4110:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    4112:	4b08      	ldr	r3, [pc, #32]	; (4134 <z_arm_prep_c+0x24>)
    4114:	4a08      	ldr	r2, [pc, #32]	; (4138 <z_arm_prep_c+0x28>)
    4116:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    411a:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    411c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4120:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    4124:	f007 f850 	bl	b1c8 <z_bss_zero>
	z_data_copy();
    4128:	f008 f852 	bl	c1d0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    412c:	f000 fbaa 	bl	4884 <z_arm_interrupt_init>
	z_cstart();
    4130:	f007 f88e 	bl	b250 <z_cstart>
    4134:	00000000 	.word	0x00000000
    4138:	e000ed00 	.word	0xe000ed00

0000413c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    413c:	4a09      	ldr	r2, [pc, #36]	; (4164 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    413e:	490a      	ldr	r1, [pc, #40]	; (4168 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    4140:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    4142:	6809      	ldr	r1, [r1, #0]
    4144:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4146:	4909      	ldr	r1, [pc, #36]	; (416c <arch_swap+0x30>)
	_current->arch.basepri = key;
    4148:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    414a:	684b      	ldr	r3, [r1, #4]
    414c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4150:	604b      	str	r3, [r1, #4]
    4152:	2300      	movs	r3, #0
    4154:	f383 8811 	msr	BASEPRI, r3
    4158:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    415c:	6893      	ldr	r3, [r2, #8]
}
    415e:	6f98      	ldr	r0, [r3, #120]	; 0x78
    4160:	4770      	bx	lr
    4162:	bf00      	nop
    4164:	20001ca8 	.word	0x20001ca8
    4168:	0000ec94 	.word	0x0000ec94
    416c:	e000ed00 	.word	0xe000ed00

00004170 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    4170:	4912      	ldr	r1, [pc, #72]	; (41bc <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    4172:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    4174:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    4178:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    417a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    417e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    4182:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI_MAX, r0
    4184:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    4188:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    418c:	4f0c      	ldr	r7, [pc, #48]	; (41c0 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    418e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    4192:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    4194:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    4196:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    4198:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    419a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    419c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    419e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    41a2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    41a4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    41a6:	f000 fc09 	bl	49bc <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    41aa:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    41ae:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    41b2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    41b6:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    41ba:	4770      	bx	lr
    ldr r1, =_kernel
    41bc:	20001ca8 	.word	0x20001ca8
    ldr v4, =_SCS_ICSR
    41c0:	e000ed04 	.word	0xe000ed04

000041c4 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    41c4:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    41c8:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    41ca:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    41ce:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    41d2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    41d4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    41d8:	2902      	cmp	r1, #2
    beq _oops
    41da:	d0ff      	beq.n	41dc <_oops>

000041dc <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    41dc:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    41de:	f009 f997 	bl	d510 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    41e2:	bd01      	pop	{r0, pc}

000041e4 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    41e4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    41e8:	9b00      	ldr	r3, [sp, #0]
    41ea:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    41ee:	490a      	ldr	r1, [pc, #40]	; (4218 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    41f0:	9b01      	ldr	r3, [sp, #4]
    41f2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    41f6:	9b02      	ldr	r3, [sp, #8]
    41f8:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    41fc:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    4200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4204:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    4208:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    420c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    420e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    4210:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    4212:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    4214:	4770      	bx	lr
    4216:	bf00      	nop
    4218:	0000c79f 	.word	0x0000c79f

0000421c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    421c:	4a09      	ldr	r2, [pc, #36]	; (4244 <z_check_thread_stack_fail+0x28>)
{
    421e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    4220:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    4222:	b170      	cbz	r0, 4242 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    4224:	f113 0f16 	cmn.w	r3, #22
    4228:	6e40      	ldr	r0, [r0, #100]	; 0x64
    422a:	d005      	beq.n	4238 <z_check_thread_stack_fail+0x1c>
    422c:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    4230:	429a      	cmp	r2, r3
    4232:	d805      	bhi.n	4240 <z_check_thread_stack_fail+0x24>
    4234:	4283      	cmp	r3, r0
    4236:	d203      	bcs.n	4240 <z_check_thread_stack_fail+0x24>
		return 0;
    4238:	4281      	cmp	r1, r0
    423a:	bf28      	it	cs
    423c:	2000      	movcs	r0, #0
    423e:	4770      	bx	lr
    4240:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    4242:	4770      	bx	lr
    4244:	20001ca8 	.word	0x20001ca8

00004248 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    4248:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    424a:	4b09      	ldr	r3, [pc, #36]	; (4270 <arch_switch_to_main_thread+0x28>)
{
    424c:	460d      	mov	r5, r1
    424e:	4614      	mov	r4, r2
	_current = main_thread;
    4250:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    4252:	f000 fbb3 	bl	49bc <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    4256:	4620      	mov	r0, r4
    4258:	f385 8809 	msr	PSP, r5
    425c:	2100      	movs	r1, #0
    425e:	b663      	cpsie	if
    4260:	f381 8811 	msr	BASEPRI, r1
    4264:	f3bf 8f6f 	isb	sy
    4268:	2200      	movs	r2, #0
    426a:	2300      	movs	r3, #0
    426c:	f008 fa97 	bl	c79e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    4270:	20001ca8 	.word	0x20001ca8

00004274 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    4274:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    4276:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    4278:	4a0b      	ldr	r2, [pc, #44]	; (42a8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    427a:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    427c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    427e:	bf1e      	ittt	ne
	movne	r1, #0
    4280:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    4282:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    4284:	f009 ff0a 	blne	e09c <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    4288:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    428a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    428e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    4292:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    4296:	4905      	ldr	r1, [pc, #20]	; (42ac <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    4298:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    429a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    429c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    429e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    42a2:	4903      	ldr	r1, [pc, #12]	; (42b0 <_isr_wrapper+0x3c>)
	bx r1
    42a4:	4708      	bx	r1
    42a6:	0000      	.short	0x0000
	ldr r2, =_kernel
    42a8:	20001ca8 	.word	0x20001ca8
	ldr r1, =_sw_isr_table
    42ac:	200001a4 	.word	0x200001a4
	ldr r1, =z_arm_int_exit
    42b0:	000042b5 	.word	0x000042b5

000042b4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    42b4:	4b04      	ldr	r3, [pc, #16]	; (42c8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    42b6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    42b8:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    42ba:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    42bc:	d003      	beq.n	42c6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    42be:	4903      	ldr	r1, [pc, #12]	; (42cc <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    42c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    42c4:	600a      	str	r2, [r1, #0]

000042c6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    42c6:	4770      	bx	lr
	ldr r3, =_kernel
    42c8:	20001ca8 	.word	0x20001ca8
	ldr r1, =_SCS_ICSR
    42cc:	e000ed04 	.word	0xe000ed04

000042d0 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    42d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    42d4:	b086      	sub	sp, #24
    42d6:	4606      	mov	r6, r0
    42d8:	af00      	add	r7, sp, #0
    42da:	460d      	mov	r5, r1
{
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;

	PR_FAULT_INFO("***** BUS FAULT *****");
    42dc:	4b3f      	ldr	r3, [pc, #252]	; (43dc <bus_fault.constprop.0+0x10c>)
    42de:	617b      	str	r3, [r7, #20]
    42e0:	2402      	movs	r4, #2
    42e2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    42e6:	483e      	ldr	r0, [pc, #248]	; (43e0 <bus_fault.constprop.0+0x110>)
    42e8:	613c      	str	r4, [r7, #16]
    42ea:	f107 0210 	add.w	r2, r7, #16
    42ee:	f009 f91e 	bl	d52e <z_log_msg_static_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    42f2:	4b3c      	ldr	r3, [pc, #240]	; (43e4 <bus_fault.constprop.0+0x114>)
    42f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    42f6:	04d9      	lsls	r1, r3, #19
    42f8:	d56d      	bpl.n	43d6 <bus_fault.constprop.0+0x106>
		reason = K_ERR_ARM_BUS_STACKING;
		PR_FAULT_INFO("  Stacking error");
    42fa:	4b3b      	ldr	r3, [pc, #236]	; (43e8 <bus_fault.constprop.0+0x118>)
    42fc:	4838      	ldr	r0, [pc, #224]	; (43e0 <bus_fault.constprop.0+0x110>)
    42fe:	e9c7 4304 	strd	r4, r3, [r7, #16]
    4302:	f107 0210 	add.w	r2, r7, #16
    4306:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    430a:	f009 f910 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_STACKING;
    430e:	2017      	movs	r0, #23
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    4310:	4b34      	ldr	r3, [pc, #208]	; (43e4 <bus_fault.constprop.0+0x114>)
    4312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4314:	051a      	lsls	r2, r3, #20
    4316:	d50b      	bpl.n	4330 <bus_fault.constprop.0+0x60>
		reason = K_ERR_ARM_BUS_UNSTACKING;
		PR_FAULT_INFO("  Unstacking error");
    4318:	4b34      	ldr	r3, [pc, #208]	; (43ec <bus_fault.constprop.0+0x11c>)
    431a:	617b      	str	r3, [r7, #20]
    431c:	2302      	movs	r3, #2
    431e:	4830      	ldr	r0, [pc, #192]	; (43e0 <bus_fault.constprop.0+0x110>)
    4320:	613b      	str	r3, [r7, #16]
    4322:	f107 0210 	add.w	r2, r7, #16
    4326:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    432a:	f009 f900 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_UNSTACKING;
    432e:	2018      	movs	r0, #24
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    4330:	4c2c      	ldr	r4, [pc, #176]	; (43e4 <bus_fault.constprop.0+0x114>)
    4332:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4334:	059b      	lsls	r3, r3, #22
    4336:	d523      	bpl.n	4380 <bus_fault.constprop.0+0xb0>
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
		PR_FAULT_INFO("  Precise data bus error");
    4338:	46e8      	mov	r8, sp
    433a:	4b2d      	ldr	r3, [pc, #180]	; (43f0 <bus_fault.constprop.0+0x120>)
    433c:	617b      	str	r3, [r7, #20]
    433e:	2302      	movs	r3, #2
    4340:	613b      	str	r3, [r7, #16]
    4342:	f107 0210 	add.w	r2, r7, #16
    4346:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    434a:	4825      	ldr	r0, [pc, #148]	; (43e0 <bus_fault.constprop.0+0x110>)
    434c:	f009 f8ef 	bl	d52e <z_log_msg_static_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    4350:	6ba3      	ldr	r3, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    4352:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    4354:	0411      	lsls	r1, r2, #16
    4356:	d512      	bpl.n	437e <bus_fault.constprop.0+0xae>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    4358:	b088      	sub	sp, #32
    435a:	466a      	mov	r2, sp
    435c:	4925      	ldr	r1, [pc, #148]	; (43f4 <bus_fault.constprop.0+0x124>)
    435e:	4820      	ldr	r0, [pc, #128]	; (43e0 <bus_fault.constprop.0+0x110>)
    4360:	e9c2 1305 	strd	r1, r3, [r2, #20]
    4364:	2303      	movs	r3, #3
    4366:	f842 3f10 	str.w	r3, [r2, #16]!
    436a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    436e:	f009 f8de 	bl	d52e <z_log_msg_static_create.constprop.0>
    4372:	46c5      	mov	sp, r8
			if (from_hard_fault != 0) {
    4374:	b11e      	cbz	r6, 437e <bus_fault.constprop.0+0xae>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    4376:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4378:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    437c:	62a3      	str	r3, [r4, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    437e:	2019      	movs	r0, #25
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    4380:	4b18      	ldr	r3, [pc, #96]	; (43e4 <bus_fault.constprop.0+0x114>)
    4382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4384:	055a      	lsls	r2, r3, #21
    4386:	d50b      	bpl.n	43a0 <bus_fault.constprop.0+0xd0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
		PR_FAULT_INFO("  Imprecise data bus error");
    4388:	4b1b      	ldr	r3, [pc, #108]	; (43f8 <bus_fault.constprop.0+0x128>)
    438a:	617b      	str	r3, [r7, #20]
    438c:	2302      	movs	r3, #2
    438e:	4814      	ldr	r0, [pc, #80]	; (43e0 <bus_fault.constprop.0+0x110>)
    4390:	613b      	str	r3, [r7, #16]
    4392:	f107 0210 	add.w	r2, r7, #16
    4396:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    439a:	f009 f8c8 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    439e:	201a      	movs	r0, #26
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    43a0:	4b10      	ldr	r3, [pc, #64]	; (43e4 <bus_fault.constprop.0+0x114>)
    43a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    43a4:	05db      	lsls	r3, r3, #23
    43a6:	d50b      	bpl.n	43c0 <bus_fault.constprop.0+0xf0>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
		PR_FAULT_INFO("  Instruction bus error");
    43a8:	4b14      	ldr	r3, [pc, #80]	; (43fc <bus_fault.constprop.0+0x12c>)
    43aa:	617b      	str	r3, [r7, #20]
    43ac:	2302      	movs	r3, #2
    43ae:	480c      	ldr	r0, [pc, #48]	; (43e0 <bus_fault.constprop.0+0x110>)
    43b0:	613b      	str	r3, [r7, #16]
    43b2:	f107 0210 	add.w	r2, r7, #16
    43b6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    43ba:	f009 f8b8 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    43be:	201b      	movs	r0, #27
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    43c0:	4a08      	ldr	r2, [pc, #32]	; (43e4 <bus_fault.constprop.0+0x114>)
    43c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    43c4:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    43c8:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);

	return reason;
}
    43ca:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    43cc:	2300      	movs	r3, #0
    43ce:	702b      	strb	r3, [r5, #0]
}
    43d0:	46bd      	mov	sp, r7
    43d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    43d6:	2016      	movs	r0, #22
    43d8:	e79a      	b.n	4310 <bus_fault.constprop.0+0x40>
    43da:	bf00      	nop
    43dc:	0000f4e0 	.word	0x0000f4e0
    43e0:	0000e8e0 	.word	0x0000e8e0
    43e4:	e000ed00 	.word	0xe000ed00
    43e8:	0000f4f6 	.word	0x0000f4f6
    43ec:	0000f507 	.word	0x0000f507
    43f0:	0000f51a 	.word	0x0000f51a
    43f4:	0000f533 	.word	0x0000f533
    43f8:	0000f548 	.word	0x0000f548
    43fc:	0000f563 	.word	0x0000f563

00004400 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    4400:	b510      	push	{r4, lr}
    4402:	b086      	sub	sp, #24
{
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    4404:	4b36      	ldr	r3, [pc, #216]	; (44e0 <usage_fault.constprop.0+0xe0>)
    4406:	4837      	ldr	r0, [pc, #220]	; (44e4 <usage_fault.constprop.0+0xe4>)
    4408:	9305      	str	r3, [sp, #20]
    440a:	aa04      	add	r2, sp, #16
    440c:	2402      	movs	r4, #2
    440e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4412:	9404      	str	r4, [sp, #16]
    4414:	f009 f88b 	bl	d52e <z_log_msg_static_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    4418:	4b33      	ldr	r3, [pc, #204]	; (44e8 <usage_fault.constprop.0+0xe8>)
    441a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    441c:	019a      	lsls	r2, r3, #6
    441e:	d55d      	bpl.n	44dc <usage_fault.constprop.0+0xdc>
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
    4420:	4b32      	ldr	r3, [pc, #200]	; (44ec <usage_fault.constprop.0+0xec>)
    4422:	4830      	ldr	r0, [pc, #192]	; (44e4 <usage_fault.constprop.0+0xe4>)
    4424:	aa04      	add	r2, sp, #16
    4426:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    442a:	e9cd 4304 	strd	r4, r3, [sp, #16]
    442e:	f009 f87e 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_DIV_0;
    4432:	201e      	movs	r0, #30
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    4434:	4b2c      	ldr	r3, [pc, #176]	; (44e8 <usage_fault.constprop.0+0xe8>)
    4436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4438:	01db      	lsls	r3, r3, #7
    443a:	d50a      	bpl.n	4452 <usage_fault.constprop.0+0x52>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
		PR_FAULT_INFO("  Unaligned memory access");
    443c:	4b2c      	ldr	r3, [pc, #176]	; (44f0 <usage_fault.constprop.0+0xf0>)
    443e:	4829      	ldr	r0, [pc, #164]	; (44e4 <usage_fault.constprop.0+0xe4>)
    4440:	9305      	str	r3, [sp, #20]
    4442:	aa04      	add	r2, sp, #16
    4444:	2302      	movs	r3, #2
    4446:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    444a:	9304      	str	r3, [sp, #16]
    444c:	f009 f86f 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    4450:	201f      	movs	r0, #31
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    4452:	4b25      	ldr	r3, [pc, #148]	; (44e8 <usage_fault.constprop.0+0xe8>)
    4454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4456:	031c      	lsls	r4, r3, #12
    4458:	d50a      	bpl.n	4470 <usage_fault.constprop.0+0x70>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
		PR_FAULT_INFO("  No coprocessor instructions");
    445a:	4b26      	ldr	r3, [pc, #152]	; (44f4 <usage_fault.constprop.0+0xf4>)
    445c:	4821      	ldr	r0, [pc, #132]	; (44e4 <usage_fault.constprop.0+0xe4>)
    445e:	9305      	str	r3, [sp, #20]
    4460:	aa04      	add	r2, sp, #16
    4462:	2302      	movs	r3, #2
    4464:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4468:	9304      	str	r3, [sp, #16]
    446a:	f009 f860 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    446e:	2021      	movs	r0, #33	; 0x21
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    4470:	4b1d      	ldr	r3, [pc, #116]	; (44e8 <usage_fault.constprop.0+0xe8>)
    4472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4474:	0359      	lsls	r1, r3, #13
    4476:	d50a      	bpl.n	448e <usage_fault.constprop.0+0x8e>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    4478:	4b1f      	ldr	r3, [pc, #124]	; (44f8 <usage_fault.constprop.0+0xf8>)
    447a:	481a      	ldr	r0, [pc, #104]	; (44e4 <usage_fault.constprop.0+0xe4>)
    447c:	9305      	str	r3, [sp, #20]
    447e:	aa04      	add	r2, sp, #16
    4480:	2302      	movs	r3, #2
    4482:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4486:	9304      	str	r3, [sp, #16]
    4488:	f009 f851 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    448c:	2022      	movs	r0, #34	; 0x22
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    448e:	4b16      	ldr	r3, [pc, #88]	; (44e8 <usage_fault.constprop.0+0xe8>)
    4490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4492:	039a      	lsls	r2, r3, #14
    4494:	d50a      	bpl.n	44ac <usage_fault.constprop.0+0xac>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
		PR_FAULT_INFO("  Illegal use of the EPSR");
    4496:	4b19      	ldr	r3, [pc, #100]	; (44fc <usage_fault.constprop.0+0xfc>)
    4498:	4812      	ldr	r0, [pc, #72]	; (44e4 <usage_fault.constprop.0+0xe4>)
    449a:	9305      	str	r3, [sp, #20]
    449c:	aa04      	add	r2, sp, #16
    449e:	2302      	movs	r3, #2
    44a0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    44a4:	9304      	str	r3, [sp, #16]
    44a6:	f009 f842 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    44aa:	2023      	movs	r0, #35	; 0x23
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    44ac:	4b0e      	ldr	r3, [pc, #56]	; (44e8 <usage_fault.constprop.0+0xe8>)
    44ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    44b0:	03db      	lsls	r3, r3, #15
    44b2:	d50a      	bpl.n	44ca <usage_fault.constprop.0+0xca>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    44b4:	4b12      	ldr	r3, [pc, #72]	; (4500 <usage_fault.constprop.0+0x100>)
    44b6:	480b      	ldr	r0, [pc, #44]	; (44e4 <usage_fault.constprop.0+0xe4>)
    44b8:	9305      	str	r3, [sp, #20]
    44ba:	aa04      	add	r2, sp, #16
    44bc:	2302      	movs	r3, #2
    44be:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    44c2:	9304      	str	r3, [sp, #16]
    44c4:	f009 f833 	bl	d52e <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    44c8:	2024      	movs	r0, #36	; 0x24
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    44ca:	4a07      	ldr	r2, [pc, #28]	; (44e8 <usage_fault.constprop.0+0xe8>)
    44cc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44ce:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    44d2:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    44d6:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    44d8:	b006      	add	sp, #24
    44da:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    44dc:	201d      	movs	r0, #29
    44de:	e7a9      	b.n	4434 <usage_fault.constprop.0+0x34>
    44e0:	0000f57b 	.word	0x0000f57b
    44e4:	0000e8e0 	.word	0x0000e8e0
    44e8:	e000ed00 	.word	0xe000ed00
    44ec:	0000f593 	.word	0x0000f593
    44f0:	0000f5a6 	.word	0x0000f5a6
    44f4:	0000f5c0 	.word	0x0000f5c0
    44f8:	0000f5de 	.word	0x0000f5de
    44fc:	0000f603 	.word	0x0000f603
    4500:	0000f61d 	.word	0x0000f61d

00004504 <mem_manage_fault>:
{
    4504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4508:	b086      	sub	sp, #24
    450a:	4681      	mov	r9, r0
    450c:	af00      	add	r7, sp, #0
    450e:	468a      	mov	sl, r1
    4510:	4690      	mov	r8, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    4512:	4b45      	ldr	r3, [pc, #276]	; (4628 <mem_manage_fault+0x124>)
    4514:	4845      	ldr	r0, [pc, #276]	; (462c <mem_manage_fault+0x128>)
    4516:	617b      	str	r3, [r7, #20]
    4518:	2402      	movs	r4, #2
    451a:	613c      	str	r4, [r7, #16]
    451c:	f107 0210 	add.w	r2, r7, #16
    4520:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4524:	f009 f803 	bl	d52e <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    4528:	4b41      	ldr	r3, [pc, #260]	; (4630 <mem_manage_fault+0x12c>)
    452a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    452c:	06d8      	lsls	r0, r3, #27
    452e:	d545      	bpl.n	45bc <mem_manage_fault+0xb8>
		PR_FAULT_INFO("  Stacking error (context area might be"
    4530:	4b40      	ldr	r3, [pc, #256]	; (4634 <mem_manage_fault+0x130>)
    4532:	483e      	ldr	r0, [pc, #248]	; (462c <mem_manage_fault+0x128>)
    4534:	e9c7 4304 	strd	r4, r3, [r7, #16]
    4538:	f107 0210 	add.w	r2, r7, #16
    453c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_STACKING;
    4540:	2411      	movs	r4, #17
		PR_FAULT_INFO("  Stacking error (context area might be"
    4542:	f008 fff4 	bl	d52e <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    4546:	4b3a      	ldr	r3, [pc, #232]	; (4630 <mem_manage_fault+0x12c>)
    4548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    454a:	0719      	lsls	r1, r3, #28
    454c:	d50b      	bpl.n	4566 <mem_manage_fault+0x62>
		PR_FAULT_INFO("  Unstacking error");
    454e:	4b3a      	ldr	r3, [pc, #232]	; (4638 <mem_manage_fault+0x134>)
    4550:	617b      	str	r3, [r7, #20]
    4552:	2302      	movs	r3, #2
    4554:	4835      	ldr	r0, [pc, #212]	; (462c <mem_manage_fault+0x128>)
    4556:	613b      	str	r3, [r7, #16]
    4558:	f107 0210 	add.w	r2, r7, #16
    455c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_UNSTACKING;
    4560:	2412      	movs	r4, #18
		PR_FAULT_INFO("  Unstacking error");
    4562:	f008 ffe4 	bl	d52e <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    4566:	4d32      	ldr	r5, [pc, #200]	; (4630 <mem_manage_fault+0x12c>)
    4568:	6aab      	ldr	r3, [r5, #40]	; 0x28
    456a:	079a      	lsls	r2, r3, #30
    456c:	d528      	bpl.n	45c0 <mem_manage_fault+0xbc>
		PR_FAULT_INFO("  Data Access Violation");
    456e:	466c      	mov	r4, sp
    4570:	4b32      	ldr	r3, [pc, #200]	; (463c <mem_manage_fault+0x138>)
    4572:	617b      	str	r3, [r7, #20]
    4574:	2302      	movs	r3, #2
    4576:	613b      	str	r3, [r7, #16]
    4578:	482c      	ldr	r0, [pc, #176]	; (462c <mem_manage_fault+0x128>)
    457a:	f107 0210 	add.w	r2, r7, #16
    457e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4582:	f008 ffd4 	bl	d52e <z_log_msg_static_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    4586:	6b6e      	ldr	r6, [r5, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    4588:	6aab      	ldr	r3, [r5, #40]	; 0x28
    458a:	061b      	lsls	r3, r3, #24
    458c:	d549      	bpl.n	4622 <mem_manage_fault+0x11e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    458e:	b088      	sub	sp, #32
    4590:	466a      	mov	r2, sp
    4592:	4b2b      	ldr	r3, [pc, #172]	; (4640 <mem_manage_fault+0x13c>)
    4594:	4825      	ldr	r0, [pc, #148]	; (462c <mem_manage_fault+0x128>)
    4596:	e9c2 3605 	strd	r3, r6, [r2, #20]
    459a:	2303      	movs	r3, #3
    459c:	f842 3f10 	str.w	r3, [r2, #16]!
    45a0:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    45a4:	f008 ffc3 	bl	d52e <z_log_msg_static_create.constprop.0>
    45a8:	46a5      	mov	sp, r4
			if (from_hard_fault != 0) {
    45aa:	f1ba 0f00 	cmp.w	sl, #0
    45ae:	d003      	beq.n	45b8 <mem_manage_fault+0xb4>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    45b0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    45b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    45b6:	62ab      	str	r3, [r5, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    45b8:	2413      	movs	r4, #19
    45ba:	e003      	b.n	45c4 <mem_manage_fault+0xc0>
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    45bc:	2410      	movs	r4, #16
    45be:	e7c2      	b.n	4546 <mem_manage_fault+0x42>
	uint32_t mmfar = -EINVAL;
    45c0:	f06f 0615 	mvn.w	r6, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    45c4:	4b1a      	ldr	r3, [pc, #104]	; (4630 <mem_manage_fault+0x12c>)
    45c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45c8:	07d8      	lsls	r0, r3, #31
    45ca:	d50b      	bpl.n	45e4 <mem_manage_fault+0xe0>
		PR_FAULT_INFO("  Instruction Access Violation");
    45cc:	4b1d      	ldr	r3, [pc, #116]	; (4644 <mem_manage_fault+0x140>)
    45ce:	617b      	str	r3, [r7, #20]
    45d0:	2302      	movs	r3, #2
    45d2:	4816      	ldr	r0, [pc, #88]	; (462c <mem_manage_fault+0x128>)
    45d4:	613b      	str	r3, [r7, #16]
    45d6:	f107 0210 	add.w	r2, r7, #16
    45da:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    45de:	2414      	movs	r4, #20
		PR_FAULT_INFO("  Instruction Access Violation");
    45e0:	f008 ffa5 	bl	d52e <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    45e4:	4b12      	ldr	r3, [pc, #72]	; (4630 <mem_manage_fault+0x12c>)
    45e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45e8:	06d1      	lsls	r1, r2, #27
    45ea:	d402      	bmi.n	45f2 <mem_manage_fault+0xee>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    45ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    45ee:	0792      	lsls	r2, r2, #30
    45f0:	d50a      	bpl.n	4608 <mem_manage_fault+0x104>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    45f2:	685b      	ldr	r3, [r3, #4]
    45f4:	051b      	lsls	r3, r3, #20
    45f6:	d507      	bpl.n	4608 <mem_manage_fault+0x104>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    45f8:	4649      	mov	r1, r9
    45fa:	4630      	mov	r0, r6
    45fc:	f7ff fe0e 	bl	421c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    4600:	b110      	cbz	r0, 4608 <mem_manage_fault+0x104>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    4602:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    4606:	2402      	movs	r4, #2
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    4608:	4a09      	ldr	r2, [pc, #36]	; (4630 <mem_manage_fault+0x12c>)
    460a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    460c:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    4610:	6293      	str	r3, [r2, #40]	; 0x28
}
    4612:	4620      	mov	r0, r4
	*recoverable = memory_fault_recoverable(esf, true);
    4614:	2300      	movs	r3, #0
}
    4616:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    4618:	f888 3000 	strb.w	r3, [r8]
}
    461c:	46bd      	mov	sp, r7
    461e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32_t mmfar = -EINVAL;
    4622:	f06f 0615 	mvn.w	r6, #21
    4626:	e7c7      	b.n	45b8 <mem_manage_fault+0xb4>
    4628:	0000f648 	.word	0x0000f648
    462c:	0000e8e0 	.word	0x0000e8e0
    4630:	e000ed00 	.word	0xe000ed00
    4634:	0000f65e 	.word	0x0000f65e
    4638:	0000f507 	.word	0x0000f507
    463c:	0000f691 	.word	0x0000f691
    4640:	0000f6a9 	.word	0x0000f6a9
    4644:	0000f6bf 	.word	0x0000f6bf

00004648 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    4648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    464c:	4b77      	ldr	r3, [pc, #476]	; (482c <z_arm_fault+0x1e4>)
{
    464e:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    4650:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
    4654:	af00      	add	r7, sp, #0
    4656:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    4658:	f3c8 0408 	ubfx	r4, r8, #0, #9
    465c:	2600      	movs	r6, #0
    465e:	f386 8811 	msr	BASEPRI, r6
    4662:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    4666:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    466a:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    466e:	d10e      	bne.n	468e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    4670:	f002 030c 	and.w	r3, r2, #12
    4674:	2b08      	cmp	r3, #8
    4676:	d119      	bne.n	46ac <z_arm_fault+0x64>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    4678:	4b6d      	ldr	r3, [pc, #436]	; (4830 <z_arm_fault+0x1e8>)
    467a:	61fb      	str	r3, [r7, #28]
    467c:	2302      	movs	r3, #2
    467e:	486d      	ldr	r0, [pc, #436]	; (4834 <z_arm_fault+0x1ec>)
    4680:	61bb      	str	r3, [r7, #24]
    4682:	f107 0218 	add.w	r2, r7, #24
    4686:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    468a:	f008 ff50 	bl	d52e <z_log_msg_static_create.constprop.0>
	*nested_exc = false;
    468e:	2600      	movs	r6, #0
		return NULL;
    4690:	4635      	mov	r5, r6
	*recoverable = false;
    4692:	2300      	movs	r3, #0
    4694:	71fb      	strb	r3, [r7, #7]
	switch (fault) {
    4696:	1ee3      	subs	r3, r4, #3
    4698:	2b09      	cmp	r3, #9
    469a:	f200 80a6 	bhi.w	47ea <z_arm_fault+0x1a2>
    469e:	e8df f003 	tbb	[pc, r3]
    46a2:	990a      	.short	0x990a
    46a4:	a4a4959c 	.word	0xa4a4959c
    46a8:	9fa4a4a4 	.word	0x9fa4a4a4
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    46ac:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    46ae:	bf4c      	ite	mi
    46b0:	460d      	movmi	r5, r1
			*nested_exc = true;
    46b2:	2601      	movpl	r6, #1
    46b4:	e7ed      	b.n	4692 <z_arm_fault+0x4a>
	PR_FAULT_INFO("***** HARD FAULT *****");
    46b6:	46e9      	mov	r9, sp
    46b8:	4b5f      	ldr	r3, [pc, #380]	; (4838 <z_arm_fault+0x1f0>)
    46ba:	61fb      	str	r3, [r7, #28]
    46bc:	f04f 0802 	mov.w	r8, #2
    46c0:	f107 0218 	add.w	r2, r7, #24
    46c4:	485b      	ldr	r0, [pc, #364]	; (4834 <z_arm_fault+0x1ec>)
    46c6:	f8c7 8018 	str.w	r8, [r7, #24]
    46ca:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    46ce:	f008 ff2e 	bl	d52e <z_log_msg_static_create.constprop.0>
	*recoverable = false;
    46d2:	2300      	movs	r3, #0
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    46d4:	4c55      	ldr	r4, [pc, #340]	; (482c <z_arm_fault+0x1e4>)
	*recoverable = false;
    46d6:	71fb      	strb	r3, [r7, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    46d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    46da:	079a      	lsls	r2, r3, #30
    46dc:	d50b      	bpl.n	46f6 <z_arm_fault+0xae>
		PR_EXC("  Bus fault on vector table read");
    46de:	4b57      	ldr	r3, [pc, #348]	; (483c <z_arm_fault+0x1f4>)
		PR_EXC("  Debug event");
    46e0:	e9c7 8306 	strd	r8, r3, [r7, #24]
	PR_FAULT_INFO(
    46e4:	4853      	ldr	r0, [pc, #332]	; (4834 <z_arm_fault+0x1ec>)
    46e6:	f107 0218 	add.w	r2, r7, #24
    46ea:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    46ee:	f008 ff1e 	bl	d52e <z_log_msg_static_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    46f2:	2400      	movs	r4, #0
    46f4:	e041      	b.n	477a <z_arm_fault+0x132>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    46f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    46f8:	2b00      	cmp	r3, #0
    46fa:	da01      	bge.n	4700 <z_arm_fault+0xb8>
		PR_EXC("  Debug event");
    46fc:	4b50      	ldr	r3, [pc, #320]	; (4840 <z_arm_fault+0x1f8>)
    46fe:	e7ef      	b.n	46e0 <z_arm_fault+0x98>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    4700:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4702:	005b      	lsls	r3, r3, #1
    4704:	d5f5      	bpl.n	46f2 <z_arm_fault+0xaa>
		PR_EXC("  Fault escalation (see below)");
    4706:	4b4f      	ldr	r3, [pc, #316]	; (4844 <z_arm_fault+0x1fc>)
    4708:	484a      	ldr	r0, [pc, #296]	; (4834 <z_arm_fault+0x1ec>)
    470a:	e9c7 8306 	strd	r8, r3, [r7, #24]
    470e:	f107 0218 	add.w	r2, r7, #24
    4712:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4716:	f008 ff0a 	bl	d52e <z_log_msg_static_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    471a:	6963      	ldr	r3, [r4, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    471c:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    471e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4722:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    4724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4728:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    472c:	6963      	ldr	r3, [r4, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    472e:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    4732:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    4736:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    4738:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    473c:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    4740:	f64d 7302 	movw	r3, #57090	; 0xdf02
    4744:	429a      	cmp	r2, r3
    4746:	d008      	beq.n	475a <z_arm_fault+0x112>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    4748:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    474a:	b2db      	uxtb	r3, r3
    474c:	b38b      	cbz	r3, 47b2 <z_arm_fault+0x16a>
			reason = mem_manage_fault(esf, 1, recoverable);
    474e:	1dfa      	adds	r2, r7, #7
    4750:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    4752:	4628      	mov	r0, r5
    4754:	f7ff fed6 	bl	4504 <mem_manage_fault>
    4758:	e03a      	b.n	47d0 <z_arm_fault+0x188>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    475a:	b088      	sub	sp, #32
    475c:	682b      	ldr	r3, [r5, #0]
    475e:	466a      	mov	r2, sp
    4760:	4939      	ldr	r1, [pc, #228]	; (4848 <z_arm_fault+0x200>)
    4762:	4834      	ldr	r0, [pc, #208]	; (4834 <z_arm_fault+0x1ec>)
    4764:	e9c2 1305 	strd	r1, r3, [r2, #20]
    4768:	2303      	movs	r3, #3
    476a:	f842 3f10 	str.w	r3, [r2, #16]!
    476e:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4772:	f008 fedc 	bl	d52e <z_log_msg_static_create.constprop.0>
			reason = esf->basic.r0;
    4776:	682c      	ldr	r4, [r5, #0]
    4778:	46cd      	mov	sp, r9
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    477a:	79fb      	ldrb	r3, [r7, #7]
    477c:	b9ab      	cbnz	r3, 47aa <z_arm_fault+0x162>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    477e:	2220      	movs	r2, #32
    4780:	4629      	mov	r1, r5
    4782:	f107 0008 	add.w	r0, r7, #8
    4786:	f008 fefb 	bl	d580 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    478c:	2e00      	cmp	r6, #0
    478e:	d047      	beq.n	4820 <z_arm_fault+0x1d8>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    4790:	f3c3 0208 	ubfx	r2, r3, #0, #9
    4794:	b922      	cbnz	r2, 47a0 <z_arm_fault+0x158>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    4796:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    479a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    479e:	627b      	str	r3, [r7, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    47a0:	f107 0108 	add.w	r1, r7, #8
    47a4:	4620      	mov	r0, r4
    47a6:	f7ff fbf1 	bl	3f8c <z_arm_fatal_error>
}
    47aa:	372c      	adds	r7, #44	; 0x2c
    47ac:	46bd      	mov	sp, r7
    47ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    47b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    47b4:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
    47b8:	d004      	beq.n	47c4 <z_arm_fault+0x17c>
			reason = bus_fault(esf, 1, recoverable);
    47ba:	1df9      	adds	r1, r7, #7
    47bc:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    47be:	f7ff fd87 	bl	42d0 <bus_fault.constprop.0>
    47c2:	e005      	b.n	47d0 <z_arm_fault+0x188>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    47c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    47c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    47ca:	d392      	bcc.n	46f2 <z_arm_fault+0xaa>
			reason = usage_fault(esf);
    47cc:	f7ff fe18 	bl	4400 <usage_fault.constprop.0>
    47d0:	4604      	mov	r4, r0
    47d2:	e7d2      	b.n	477a <z_arm_fault+0x132>
		reason = mem_manage_fault(esf, 0, recoverable);
    47d4:	1dfa      	adds	r2, r7, #7
    47d6:	2100      	movs	r1, #0
    47d8:	e7bb      	b.n	4752 <z_arm_fault+0x10a>
		reason = bus_fault(esf, 0, recoverable);
    47da:	1df9      	adds	r1, r7, #7
    47dc:	2000      	movs	r0, #0
    47de:	e7ee      	b.n	47be <z_arm_fault+0x176>
	PR_FAULT_INFO(
    47e0:	4b1a      	ldr	r3, [pc, #104]	; (484c <z_arm_fault+0x204>)
    47e2:	61fb      	str	r3, [r7, #28]
    47e4:	2302      	movs	r3, #2
    47e6:	61bb      	str	r3, [r7, #24]
    47e8:	e77c      	b.n	46e4 <z_arm_fault+0x9c>
	PR_FAULT_INFO("***** %s %d) *****",
    47ea:	4a19      	ldr	r2, [pc, #100]	; (4850 <z_arm_fault+0x208>)
    47ec:	4b19      	ldr	r3, [pc, #100]	; (4854 <z_arm_fault+0x20c>)
    47ee:	f418 7ff8 	tst.w	r8, #496	; 0x1f0
    47f2:	46e8      	mov	r8, sp
    47f4:	b08a      	sub	sp, #40	; 0x28
    47f6:	bf18      	it	ne
    47f8:	4613      	movne	r3, r2
    47fa:	466a      	mov	r2, sp
    47fc:	4916      	ldr	r1, [pc, #88]	; (4858 <z_arm_fault+0x210>)
    47fe:	480d      	ldr	r0, [pc, #52]	; (4834 <z_arm_fault+0x1ec>)
    4800:	e9c2 1305 	strd	r1, r3, [r2, #20]
    4804:	f44f 7300 	mov.w	r3, #512	; 0x200
    4808:	8413      	strh	r3, [r2, #32]
    480a:	3c10      	subs	r4, #16
    480c:	4b13      	ldr	r3, [pc, #76]	; (485c <z_arm_fault+0x214>)
    480e:	61d4      	str	r4, [r2, #28]
    4810:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    4814:	f842 3f10 	str.w	r3, [r2, #16]!
    4818:	f008 fe89 	bl	d52e <z_log_msg_static_create.constprop.0>
    481c:	46c5      	mov	sp, r8
}
    481e:	e768      	b.n	46f2 <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    4820:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    4824:	f023 0301 	bic.w	r3, r3, #1
    4828:	e7b9      	b.n	479e <z_arm_fault+0x156>
    482a:	bf00      	nop
    482c:	e000ed00 	.word	0xe000ed00
    4830:	0000f70c 	.word	0x0000f70c
    4834:	0000e8e0 	.word	0x0000e8e0
    4838:	0000f737 	.word	0x0000f737
    483c:	0000f74e 	.word	0x0000f74e
    4840:	0000f76f 	.word	0x0000f76f
    4844:	0000f77d 	.word	0x0000f77d
    4848:	0000f79c 	.word	0x0000f79c
    484c:	0000f7b8 	.word	0x0000f7b8
    4850:	0000f6f3 	.word	0x0000f6f3
    4854:	0000f6de 	.word	0x0000f6de
    4858:	0000f7dc 	.word	0x0000f7dc
    485c:	01000004 	.word	0x01000004

00004860 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    4860:	4a02      	ldr	r2, [pc, #8]	; (486c <z_arm_fault_init+0xc>)
    4862:	6953      	ldr	r3, [r2, #20]
    4864:	f043 0310 	orr.w	r3, r3, #16
    4868:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    486a:	4770      	bx	lr
    486c:	e000ed00 	.word	0xe000ed00

00004870 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    4870:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    4874:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    4878:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    487a:	4672      	mov	r2, lr
	bl z_arm_fault
    487c:	f7ff fee4 	bl	4648 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    4880:	bd01      	pop	{r0, pc}
    4882:	bf00      	nop

00004884 <z_arm_interrupt_init>:
    4884:	4804      	ldr	r0, [pc, #16]	; (4898 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    4886:	2300      	movs	r3, #0
    4888:	2140      	movs	r1, #64	; 0x40
    488a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    488c:	3301      	adds	r3, #1
    488e:	2b28      	cmp	r3, #40	; 0x28
    4890:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    4894:	d1f9      	bne.n	488a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    4896:	4770      	bx	lr
    4898:	e000e100 	.word	0xe000e100

0000489c <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    489c:	2000      	movs	r0, #0
    msr CONTROL, r0
    489e:	f380 8814 	msr	CONTROL, r0
    isb
    48a2:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    48a6:	f7fd fd09 	bl	22bc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    48aa:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    48ac:	490d      	ldr	r1, [pc, #52]	; (48e4 <__start+0x48>)
    str r0, [r1]
    48ae:	6008      	str	r0, [r1, #0]
    dsb
    48b0:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    48b4:	480c      	ldr	r0, [pc, #48]	; (48e8 <__start+0x4c>)
    msr msp, r0
    48b6:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    48ba:	f000 f82b 	bl	4914 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    48be:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI, r0
    48c0:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    48c4:	4809      	ldr	r0, [pc, #36]	; (48ec <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    48c6:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    48ca:	1840      	adds	r0, r0, r1
    msr PSP, r0
    48cc:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    48d0:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    48d4:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    48d6:	4308      	orrs	r0, r1
    msr CONTROL, r0
    48d8:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    48dc:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    48e0:	f7ff fc16 	bl	4110 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    48e4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    48e8:	20003940 	.word	0x20003940
    ldr r0, =z_interrupt_stacks
    48ec:	20002bc0 	.word	0x20002bc0

000048f0 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    48f0:	4907      	ldr	r1, [pc, #28]	; (4910 <z_arm_clear_arm_mpu_config+0x20>)
    48f2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    48f6:	2300      	movs	r3, #0
	int num_regions =
    48f8:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    48fc:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    48fe:	4293      	cmp	r3, r2
    4900:	db00      	blt.n	4904 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    4902:	4770      	bx	lr
  MPU->RNR = rnr;
    4904:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    4908:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    490c:	3301      	adds	r3, #1
    490e:	e7f6      	b.n	48fe <z_arm_clear_arm_mpu_config+0xe>
    4910:	e000ed00 	.word	0xe000ed00

00004914 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    4914:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    4916:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    4918:	2300      	movs	r3, #0
    491a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    491e:	f7ff ffe7 	bl	48f0 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    4922:	4b14      	ldr	r3, [pc, #80]	; (4974 <z_arm_init_arch_hw_at_boot+0x60>)
    4924:	f04f 32ff 	mov.w	r2, #4294967295
    4928:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    492c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    4930:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    4934:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    4938:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    493c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    4940:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    4944:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    4948:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    494c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    4950:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    4954:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    4958:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    495c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    4960:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    4964:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    4968:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    496a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    496e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    4972:	bd08      	pop	{r3, pc}
    4974:	e000e100 	.word	0xe000e100

00004978 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    4978:	4b08      	ldr	r3, [pc, #32]	; (499c <z_impl_k_thread_abort+0x24>)
    497a:	689b      	ldr	r3, [r3, #8]
    497c:	4283      	cmp	r3, r0
    497e:	d10b      	bne.n	4998 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4980:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    4984:	b143      	cbz	r3, 4998 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4986:	4b06      	ldr	r3, [pc, #24]	; (49a0 <z_impl_k_thread_abort+0x28>)
    4988:	685a      	ldr	r2, [r3, #4]
    498a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    498e:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    4990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    4992:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    4996:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    4998:	f007 bba8 	b.w	c0ec <z_thread_abort>
    499c:	20001ca8 	.word	0x20001ca8
    49a0:	e000ed00 	.word	0xe000ed00

000049a4 <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    49a4:	4b02      	ldr	r3, [pc, #8]	; (49b0 <z_arm_configure_static_mpu_regions+0xc>)
    49a6:	4a03      	ldr	r2, [pc, #12]	; (49b4 <z_arm_configure_static_mpu_regions+0x10>)
    49a8:	4803      	ldr	r0, [pc, #12]	; (49b8 <z_arm_configure_static_mpu_regions+0x14>)
    49aa:	2101      	movs	r1, #1
    49ac:	f000 b892 	b.w	4ad4 <arm_core_mpu_configure_static_mpu_regions>
    49b0:	20008000 	.word	0x20008000
    49b4:	20000000 	.word	0x20000000
    49b8:	0000ea3c 	.word	0x0000ea3c

000049bc <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    49bc:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    49be:	4b05      	ldr	r3, [pc, #20]	; (49d4 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    49c0:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    49c2:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    49c4:	4a04      	ldr	r2, [pc, #16]	; (49d8 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    49c6:	2140      	movs	r1, #64	; 0x40
    49c8:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    49cc:	4618      	mov	r0, r3
    49ce:	2101      	movs	r1, #1
    49d0:	f000 b88a 	b.w	4ae8 <arm_core_mpu_configure_dynamic_mpu_regions>
    49d4:	20000ed8 	.word	0x20000ed8
    49d8:	150b0000 	.word	0x150b0000

000049dc <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    49dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    49e0:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 4a98 <mpu_configure_regions+0xbc>
    49e4:	469c      	mov	ip, r3
    49e6:	af00      	add	r7, sp, #0
	int i;
	int reg_index = start_reg_index;
    49e8:	4615      	mov	r5, r2

	for (i = 0; i < regions_num; i++) {
    49ea:	2300      	movs	r3, #0
    49ec:	428b      	cmp	r3, r1
    49ee:	da1a      	bge.n	4a26 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    49f0:	6844      	ldr	r4, [r0, #4]
    49f2:	2c00      	cmp	r4, #0
    49f4:	d04d      	beq.n	4a92 <mpu_configure_regions+0xb6>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    49f6:	f1bc 0f00 	cmp.w	ip, #0
    49fa:	d01d      	beq.n	4a38 <mpu_configure_regions+0x5c>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    49fc:	1e66      	subs	r6, r4, #1
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    49fe:	4234      	tst	r4, r6
    4a00:	d015      	beq.n	4a2e <mpu_configure_regions+0x52>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    4a02:	466c      	mov	r4, sp
    4a04:	b088      	sub	sp, #32
    4a06:	466a      	mov	r2, sp
    4a08:	4924      	ldr	r1, [pc, #144]	; (4a9c <mpu_configure_regions+0xc0>)
    4a0a:	e9c2 1305 	strd	r1, r3, [r2, #20]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    4a0e:	2303      	movs	r3, #3
    4a10:	f842 3f10 	str.w	r3, [r2, #16]!
    4a14:	4822      	ldr	r0, [pc, #136]	; (4aa0 <mpu_configure_regions+0xc4>)
    4a16:	2300      	movs	r3, #0
    4a18:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4a1c:	f7fd fee6 	bl	27ec <z_impl_z_log_msg_static_create>
			return -EINVAL;
    4a20:	f06f 0515 	mvn.w	r5, #21
    4a24:	46a5      	mov	sp, r4
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    4a26:	4628      	mov	r0, r5
    4a28:	46bd      	mov	sp, r7
    4a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		&&
    4a2e:	2c1f      	cmp	r4, #31
    4a30:	d9e7      	bls.n	4a02 <mpu_configure_regions+0x26>
		((part->start & (part->size - 1U)) == 0U);
    4a32:	6802      	ldr	r2, [r0, #0]
		&&
    4a34:	4216      	tst	r6, r2
    4a36:	d1e4      	bne.n	4a02 <mpu_configure_regions+0x26>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    4a38:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    4a3a:	6802      	ldr	r2, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4a3c:	6886      	ldr	r6, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    4a3e:	fa5f f885 	uxtb.w	r8, r5
	if (size <= 32U) {
    4a42:	d914      	bls.n	4a6e <mpu_configure_regions+0x92>
	if (size > (1UL << 31)) {
    4a44:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    4a48:	d813      	bhi.n	4a72 <mpu_configure_regions+0x96>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    4a4a:	3c01      	subs	r4, #1
    4a4c:	fab4 f484 	clz	r4, r4
    4a50:	f1c4 041f 	rsb	r4, r4, #31
    4a54:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    4a56:	f1b8 0f07 	cmp.w	r8, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4a5a:	ea46 0604 	orr.w	r6, r6, r4
    4a5e:	d90a      	bls.n	4a76 <mpu_configure_regions+0x9a>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    4a60:	466c      	mov	r4, sp
    4a62:	b088      	sub	sp, #32
    4a64:	466a      	mov	r2, sp
    4a66:	4b0f      	ldr	r3, [pc, #60]	; (4aa4 <mpu_configure_regions+0xc8>)
    4a68:	e9c2 3505 	strd	r3, r5, [r2, #20]
    4a6c:	e7cf      	b.n	4a0e <mpu_configure_regions+0x32>
		return REGION_32B;
    4a6e:	2408      	movs	r4, #8
    4a70:	e7f1      	b.n	4a56 <mpu_configure_regions+0x7a>
		return REGION_4G;
    4a72:	243e      	movs	r4, #62	; 0x3e
    4a74:	e7ef      	b.n	4a56 <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4a76:	f022 021f 	bic.w	r2, r2, #31
				| MPU_RBAR_VALID_Msk | index;
    4a7a:	432a      	orrs	r2, r5
    4a7c:	f042 0210 	orr.w	r2, r2, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    4a80:	f046 0601 	orr.w	r6, r6, #1
    4a84:	f8ce 5098 	str.w	r5, [lr, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4a88:	f8ce 209c 	str.w	r2, [lr, #156]	; 0x9c
		reg_index++;
    4a8c:	3501      	adds	r5, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    4a8e:	f8ce 60a0 	str.w	r6, [lr, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    4a92:	3301      	adds	r3, #1
    4a94:	300c      	adds	r0, #12
    4a96:	e7a9      	b.n	49ec <mpu_configure_regions+0x10>
    4a98:	e000ed00 	.word	0xe000ed00
    4a9c:	0000f7f3 	.word	0x0000f7f3
    4aa0:	0000e8d8 	.word	0x0000e8d8
    4aa4:	0000f816 	.word	0x0000f816

00004aa8 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    4aa8:	4b04      	ldr	r3, [pc, #16]	; (4abc <arm_core_mpu_enable+0x14>)
    4aaa:	2205      	movs	r2, #5
    4aac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    4ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4ab4:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    4ab8:	4770      	bx	lr
    4aba:	bf00      	nop
    4abc:	e000ed00 	.word	0xe000ed00

00004ac0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4ac0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    4ac4:	4b02      	ldr	r3, [pc, #8]	; (4ad0 <arm_core_mpu_disable+0x10>)
    4ac6:	2200      	movs	r2, #0
    4ac8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    4acc:	4770      	bx	lr
    4ace:	bf00      	nop
    4ad0:	e000ed00 	.word	0xe000ed00

00004ad4 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    4ad4:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    4ad6:	4c03      	ldr	r4, [pc, #12]	; (4ae4 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    4ad8:	2301      	movs	r3, #1
    4ada:	7822      	ldrb	r2, [r4, #0]
    4adc:	f7ff ff7e 	bl	49dc <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    4ae0:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    4ae2:	bd10      	pop	{r4, pc}
    4ae4:	20001d3b 	.word	0x20001d3b

00004ae8 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    4ae8:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    4aea:	4a09      	ldr	r2, [pc, #36]	; (4b10 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    4aec:	2300      	movs	r3, #0
    4aee:	7812      	ldrb	r2, [r2, #0]
    4af0:	f7ff ff74 	bl	49dc <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    4af4:	f110 0f16 	cmn.w	r0, #22
    4af8:	d003      	beq.n	4b02 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    4afa:	4b06      	ldr	r3, [pc, #24]	; (4b14 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
  MPU->RASR = 0U;
    4afc:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    4afe:	2807      	cmp	r0, #7
    4b00:	dd00      	ble.n	4b04 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    4b02:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    4b04:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    4b08:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    4b0c:	3001      	adds	r0, #1
    4b0e:	e7f6      	b.n	4afe <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    4b10:	20001d3b 	.word	0x20001d3b
    4b14:	e000ed00 	.word	0xe000ed00

00004b18 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    4b18:	4914      	ldr	r1, [pc, #80]	; (4b6c <z_arm_mpu_init+0x54>)
    4b1a:	6808      	ldr	r0, [r1, #0]
    4b1c:	2808      	cmp	r0, #8
{
    4b1e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    4b20:	d821      	bhi.n	4b66 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    4b22:	f7ff ffcd 	bl	4ac0 <arm_core_mpu_disable>
    4b26:	4c12      	ldr	r4, [pc, #72]	; (4b70 <z_arm_mpu_init+0x58>)
    4b28:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4b2a:	2200      	movs	r2, #0
    4b2c:	4290      	cmp	r0, r2
    4b2e:	f101 010c 	add.w	r1, r1, #12
    4b32:	d105      	bne.n	4b40 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4b34:	4b0f      	ldr	r3, [pc, #60]	; (4b74 <z_arm_mpu_init+0x5c>)
    4b36:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    4b38:	f7ff ffb6 	bl	4aa8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    4b3c:	2000      	movs	r0, #0
}
    4b3e:	bd10      	pop	{r4, pc}
    4b40:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4b44:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    4b48:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    4b4c:	4313      	orrs	r3, r2
    4b4e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4b52:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    4b56:	f851 3c04 	ldr.w	r3, [r1, #-4]
    4b5a:	f043 0301 	orr.w	r3, r3, #1
    4b5e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4b62:	3201      	adds	r2, #1
    4b64:	e7e2      	b.n	4b2c <z_arm_mpu_init+0x14>
		return -1;
    4b66:	f04f 30ff 	mov.w	r0, #4294967295
    4b6a:	e7e8      	b.n	4b3e <z_arm_mpu_init+0x26>
    4b6c:	0000ea48 	.word	0x0000ea48
    4b70:	e000ed00 	.word	0xe000ed00
    4b74:	20001d3b 	.word	0x20001d3b

00004b78 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    4b78:	4b01      	ldr	r3, [pc, #4]	; (4b80 <__stdout_hook_install+0x8>)
    4b7a:	6018      	str	r0, [r3, #0]
}
    4b7c:	4770      	bx	lr
    4b7e:	bf00      	nop
    4b80:	20000020 	.word	0x20000020

00004b84 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    4b84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b88:	b2c0      	uxtb	r0, r0
    4b8a:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    4b8e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4b92:	4905      	ldr	r1, [pc, #20]	; (4ba8 <sys_arch_reboot+0x24>)
    4b94:	4b05      	ldr	r3, [pc, #20]	; (4bac <sys_arch_reboot+0x28>)
    4b96:	68ca      	ldr	r2, [r1, #12]
    4b98:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4b9c:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4b9e:	60cb      	str	r3, [r1, #12]
    4ba0:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    4ba4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    4ba6:	e7fd      	b.n	4ba4 <sys_arch_reboot+0x20>
    4ba8:	e000ed00 	.word	0xe000ed00
    4bac:	05fa0004 	.word	0x05fa0004

00004bb0 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    4bb0:	b120      	cbz	r0, 4bbc <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    4bb2:	4b03      	ldr	r3, [pc, #12]	; (4bc0 <arch_busy_wait+0x10>)
    4bb4:	0180      	lsls	r0, r0, #6
    4bb6:	f043 0301 	orr.w	r3, r3, #1
    4bba:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    4bbc:	4770      	bx	lr
    4bbe:	bf00      	nop
    4bc0:	0000e980 	.word	0x0000e980

00004bc4 <hid_status_cb.part.0>:
		break;
	}

}

static void hid_status_cb(struct usb_cfg_data *cfg,
    4bc4:	b580      	push	{r7, lr}
    4bc6:	af00      	add	r7, sp, #0

	LOG_DBG("cfg %p status %d", cfg, status);

	common = usb_get_dev_data_by_cfg(&usb_hid_devlist, cfg);
	if (common == NULL) {
		LOG_WRN("Device data not found for cfg %p", cfg);
    4bc8:	b088      	sub	sp, #32
    4bca:	466a      	mov	r2, sp
    4bcc:	4b06      	ldr	r3, [pc, #24]	; (4be8 <hid_status_cb.part.0+0x24>)
    4bce:	e9c2 3005 	strd	r3, r0, [r2, #20]
    4bd2:	2303      	movs	r3, #3
    4bd4:	f842 3f10 	str.w	r3, [r2, #16]!
    4bd8:	4804      	ldr	r0, [pc, #16]	; (4bec <hid_status_cb.part.0+0x28>)
    4bda:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    4bde:	f008 fd0a 	bl	d5f6 <z_log_msg_static_create.constprop.0>
	}

	dev_data = CONTAINER_OF(common, struct hid_device_info, common);

	hid_do_status_cb(dev_data, status, param);
}
    4be2:	46bd      	mov	sp, r7
    4be4:	bd80      	pop	{r7, pc}
    4be6:	bf00      	nop
    4be8:	0000f84f 	.word	0x0000f84f
    4bec:	0000e930 	.word	0x0000e930

00004bf0 <hid_status_cb>:
{
    4bf0:	b570      	push	{r4, r5, r6, lr}
    4bf2:	4606      	mov	r6, r0
    4bf4:	b086      	sub	sp, #24
    4bf6:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&usb_hid_devlist, cfg);
    4bf8:	4601      	mov	r1, r0
    4bfa:	4835      	ldr	r0, [pc, #212]	; (4cd0 <hid_status_cb+0xe0>)
    4bfc:	f008 fc58 	bl	d4b0 <usb_get_dev_data_by_cfg>
	if (common == NULL) {
    4c00:	4604      	mov	r4, r0
    4c02:	b928      	cbnz	r0, 4c10 <hid_status_cb+0x20>
    4c04:	4630      	mov	r0, r6
}
    4c06:	b006      	add	sp, #24
    4c08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4c0c:	f7ff bfda 	b.w	4bc4 <hid_status_cb.part.0>
	switch (status) {
    4c10:	2d0a      	cmp	r5, #10
    4c12:	d85a      	bhi.n	4cca <hid_status_cb+0xda>
    4c14:	e8df f005 	tbb	[pc, r5]
    4c18:	23211106 	.word	0x23211106
    4c1c:	59403432 	.word	0x59403432
    4c20:	5959      	.short	0x5959
    4c22:	30          	.byte	0x30
    4c23:	00          	.byte	0x00
		LOG_INF("Device error");
    4c24:	4b2b      	ldr	r3, [pc, #172]	; (4cd4 <hid_status_cb+0xe4>)
		LOG_INF("Unknown event");
    4c26:	9305      	str	r3, [sp, #20]
    4c28:	482b      	ldr	r0, [pc, #172]	; (4cd8 <hid_status_cb+0xe8>)
    4c2a:	2302      	movs	r3, #2
    4c2c:	aa04      	add	r2, sp, #16
    4c2e:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4c32:	9304      	str	r3, [sp, #16]
    4c34:	f008 fcdf 	bl	d5f6 <z_log_msg_static_create.constprop.0>
    4c38:	e01e      	b.n	4c78 <hid_status_cb+0x88>
		LOG_INF("Device reset detected");
    4c3a:	4b28      	ldr	r3, [pc, #160]	; (4cdc <hid_status_cb+0xec>)
		LOG_INF("Device disconnected");
    4c3c:	9305      	str	r3, [sp, #20]
    4c3e:	4826      	ldr	r0, [pc, #152]	; (4cd8 <hid_status_cb+0xe8>)
    4c40:	2302      	movs	r3, #2
    4c42:	aa04      	add	r2, sp, #16
    4c44:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4c48:	9304      	str	r3, [sp, #16]
    4c4a:	f008 fcd4 	bl	d5f6 <z_log_msg_static_create.constprop.0>
		dev_data->configured = false;
    4c4e:	2300      	movs	r3, #0
    4c50:	f804 3c04 	strb.w	r3, [r4, #-4]
			dev_data->suspended = false;
    4c54:	f804 3c03 	strb.w	r3, [r4, #-3]
    4c58:	e00e      	b.n	4c78 <hid_status_cb+0x88>
		LOG_INF("Device connected");
    4c5a:	4b21      	ldr	r3, [pc, #132]	; (4ce0 <hid_status_cb+0xf0>)
    4c5c:	e7e3      	b.n	4c26 <hid_status_cb+0x36>
		LOG_INF("Device configured");
    4c5e:	4b21      	ldr	r3, [pc, #132]	; (4ce4 <hid_status_cb+0xf4>)
    4c60:	9305      	str	r3, [sp, #20]
    4c62:	481d      	ldr	r0, [pc, #116]	; (4cd8 <hid_status_cb+0xe8>)
    4c64:	2302      	movs	r3, #2
    4c66:	aa04      	add	r2, sp, #16
    4c68:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4c6c:	9304      	str	r3, [sp, #16]
    4c6e:	f008 fcc2 	bl	d5f6 <z_log_msg_static_create.constprop.0>
		dev_data->configured = true;
    4c72:	2301      	movs	r3, #1
    4c74:	f804 3c04 	strb.w	r3, [r4, #-4]
}
    4c78:	b006      	add	sp, #24
    4c7a:	bd70      	pop	{r4, r5, r6, pc}
		LOG_INF("Device disconnected");
    4c7c:	4b1a      	ldr	r3, [pc, #104]	; (4ce8 <hid_status_cb+0xf8>)
    4c7e:	e7dd      	b.n	4c3c <hid_status_cb+0x4c>
		LOG_INF("Device suspended");
    4c80:	4b1a      	ldr	r3, [pc, #104]	; (4cec <hid_status_cb+0xfc>)
    4c82:	9305      	str	r3, [sp, #20]
    4c84:	4814      	ldr	r0, [pc, #80]	; (4cd8 <hid_status_cb+0xe8>)
    4c86:	2302      	movs	r3, #2
    4c88:	aa04      	add	r2, sp, #16
    4c8a:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4c8e:	9304      	str	r3, [sp, #16]
    4c90:	f008 fcb1 	bl	d5f6 <z_log_msg_static_create.constprop.0>
		dev_data->suspended = true;
    4c94:	2301      	movs	r3, #1
    4c96:	e7dd      	b.n	4c54 <hid_status_cb+0x64>
		LOG_INF("Device resumed");
    4c98:	4b15      	ldr	r3, [pc, #84]	; (4cf0 <hid_status_cb+0x100>)
    4c9a:	480f      	ldr	r0, [pc, #60]	; (4cd8 <hid_status_cb+0xe8>)
    4c9c:	9305      	str	r3, [sp, #20]
    4c9e:	2502      	movs	r5, #2
    4ca0:	aa04      	add	r2, sp, #16
    4ca2:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4ca6:	9504      	str	r5, [sp, #16]
    4ca8:	f008 fca5 	bl	d5f6 <z_log_msg_static_create.constprop.0>
		if (dev_data->suspended) {
    4cac:	f814 3c03 	ldrb.w	r3, [r4, #-3]
    4cb0:	2b00      	cmp	r3, #0
    4cb2:	d0e1      	beq.n	4c78 <hid_status_cb+0x88>
			LOG_INF("from suspend");
    4cb4:	4b0f      	ldr	r3, [pc, #60]	; (4cf4 <hid_status_cb+0x104>)
    4cb6:	4808      	ldr	r0, [pc, #32]	; (4cd8 <hid_status_cb+0xe8>)
    4cb8:	aa04      	add	r2, sp, #16
    4cba:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    4cbe:	e9cd 5304 	strd	r5, r3, [sp, #16]
    4cc2:	f008 fc98 	bl	d5f6 <z_log_msg_static_create.constprop.0>
			dev_data->suspended = false;
    4cc6:	2300      	movs	r3, #0
    4cc8:	e7c4      	b.n	4c54 <hid_status_cb+0x64>
		LOG_INF("Unknown event");
    4cca:	4b0b      	ldr	r3, [pc, #44]	; (4cf8 <hid_status_cb+0x108>)
    4ccc:	e7ab      	b.n	4c26 <hid_status_cb+0x36>
    4cce:	bf00      	nop
    4cd0:	20000efc 	.word	0x20000efc
    4cd4:	0000f870 	.word	0x0000f870
    4cd8:	0000e930 	.word	0x0000e930
    4cdc:	0000f87d 	.word	0x0000f87d
    4ce0:	0000f893 	.word	0x0000f893
    4ce4:	0000f8a4 	.word	0x0000f8a4
    4ce8:	0000f8b6 	.word	0x0000f8b6
    4cec:	0000f8ca 	.word	0x0000f8ca
    4cf0:	0000f8db 	.word	0x0000f8db
    4cf4:	0000f8ea 	.word	0x0000f8ea
    4cf8:	0000f8f7 	.word	0x0000f8f7

00004cfc <hid_class_handle_req>:

static int hid_class_handle_req(struct usb_setup_packet *setup,
				int32_t *len, uint8_t **data)
{
    4cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4d00:	4604      	mov	r4, r0
    4d02:	af00      	add	r7, sp, #0
    4d04:	4688      	mov	r8, r1

	LOG_DBG("Class request:"
		"bRequest 0x%02x, bmRequestType 0x%02x len %d",
		setup->bRequest, setup->bmRequestType, *len);

	common = usb_get_dev_data_by_iface(&usb_hid_devlist,
    4d06:	7901      	ldrb	r1, [r0, #4]
    4d08:	4826      	ldr	r0, [pc, #152]	; (4da4 <hid_class_handle_req+0xa8>)
{
    4d0a:	4691      	mov	r9, r2
	common = usb_get_dev_data_by_iface(&usb_hid_devlist,
    4d0c:	f008 fbdc 	bl	d4c8 <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
    4d10:	4606      	mov	r6, r0
    4d12:	b9a0      	cbnz	r0, 4d3e <hid_class_handle_req+0x42>
		LOG_WRN("Device data not found for interface %u",
    4d14:	88a3      	ldrh	r3, [r4, #4]
    4d16:	466c      	mov	r4, sp
    4d18:	b088      	sub	sp, #32
    4d1a:	466a      	mov	r2, sp
    4d1c:	4922      	ldr	r1, [pc, #136]	; (4da8 <hid_class_handle_req+0xac>)
    4d1e:	4823      	ldr	r0, [pc, #140]	; (4dac <hid_class_handle_req+0xb0>)
    4d20:	e9c2 1305 	strd	r1, r3, [r2, #20]
    4d24:	2303      	movs	r3, #3
    4d26:	f842 3f10 	str.w	r3, [r2, #16]!
    4d2a:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    4d2e:	f008 fc62 	bl	d5f6 <z_log_msg_static_create.constprop.0>
			setup->wIndex);
		return -ENODEV;
    4d32:	f06f 0012 	mvn.w	r0, #18
    4d36:	46a5      	mov	sp, r4
			break;
		}
	}

	return -ENOTSUP;
}
    4d38:	46bd      	mov	sp, r7
    4d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (usb_reqtype_is_to_host(setup)) {
    4d3e:	f994 3000 	ldrsb.w	r3, [r4]
	dev = common->dev;
    4d42:	6800      	ldr	r0, [r0, #0]
		switch (setup->bRequest) {
    4d44:	7865      	ldrb	r5, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    4d46:	2b00      	cmp	r3, #0
    4d48:	da1c      	bge.n	4d84 <hid_class_handle_req+0x88>
		switch (setup->bRequest) {
    4d4a:	2d01      	cmp	r5, #1
    4d4c:	d012      	beq.n	4d74 <hid_class_handle_req+0x78>
    4d4e:	1eab      	subs	r3, r5, #2
		switch (setup->bRequest) {
    4d50:	2b01      	cmp	r3, #1
    4d52:	d914      	bls.n	4d7e <hid_class_handle_req+0x82>
			LOG_ERR("Unhandled request 0x%02x", setup->bRequest);
    4d54:	466c      	mov	r4, sp
    4d56:	b088      	sub	sp, #32
    4d58:	466a      	mov	r2, sp
    4d5a:	4b15      	ldr	r3, [pc, #84]	; (4db0 <hid_class_handle_req+0xb4>)
    4d5c:	4813      	ldr	r0, [pc, #76]	; (4dac <hid_class_handle_req+0xb0>)
    4d5e:	e9c2 3505 	strd	r3, r5, [r2, #20]
    4d62:	2303      	movs	r3, #3
    4d64:	f842 3f10 	str.w	r3, [r2, #16]!
    4d68:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4d6c:	f008 fc43 	bl	d5f6 <z_log_msg_static_create.constprop.0>
    4d70:	46a5      	mov	sp, r4
    4d72:	e004      	b.n	4d7e <hid_class_handle_req+0x82>
			if (dev_data->ops && dev_data->ops->get_report) {
    4d74:	f856 3c08 	ldr.w	r3, [r6, #-8]
    4d78:	b10b      	cbz	r3, 4d7e <hid_class_handle_req+0x82>
    4d7a:	681d      	ldr	r5, [r3, #0]
    4d7c:	b96d      	cbnz	r5, 4d9a <hid_class_handle_req+0x9e>
			return hid_on_get_idle(dev_data, setup, len, data);
    4d7e:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4d82:	e7d9      	b.n	4d38 <hid_class_handle_req+0x3c>
		switch (setup->bRequest) {
    4d84:	2d09      	cmp	r5, #9
    4d86:	d002      	beq.n	4d8e <hid_class_handle_req+0x92>
    4d88:	f1a5 030a 	sub.w	r3, r5, #10
    4d8c:	e7e0      	b.n	4d50 <hid_class_handle_req+0x54>
			if (dev_data->ops && dev_data->ops->set_report) {
    4d8e:	f856 3c08 	ldr.w	r3, [r6, #-8]
    4d92:	2b00      	cmp	r3, #0
    4d94:	d0f3      	beq.n	4d7e <hid_class_handle_req+0x82>
    4d96:	685d      	ldr	r5, [r3, #4]
    4d98:	e7f0      	b.n	4d7c <hid_class_handle_req+0x80>
				return dev_data->ops->set_report(dev, setup,
    4d9a:	464b      	mov	r3, r9
    4d9c:	4642      	mov	r2, r8
    4d9e:	4621      	mov	r1, r4
    4da0:	47a8      	blx	r5
    4da2:	e7c9      	b.n	4d38 <hid_class_handle_req+0x3c>
    4da4:	20000efc 	.word	0x20000efc
    4da8:	0000f905 	.word	0x0000f905
    4dac:	0000e930 	.word	0x0000e930
    4db0:	0000f92c 	.word	0x0000f92c

00004db4 <hid_custom_handle_req>:

static int hid_custom_handle_req(struct usb_setup_packet *setup,
				 int32_t *len, uint8_t **data)
{
    4db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	LOG_DBG("Standard request:"
		"bRequest 0x%02x, bmRequestType 0x%02x, len %d",
		setup->bRequest, setup->bmRequestType, setup->wLength);

	if (usb_reqtype_is_to_host(setup) &&
    4db8:	f990 3000 	ldrsb.w	r3, [r0]
    4dbc:	2b00      	cmp	r3, #0
{
    4dbe:	af00      	add	r7, sp, #0
    4dc0:	4604      	mov	r4, r0
    4dc2:	460d      	mov	r5, r1
    4dc4:	4616      	mov	r6, r2
	if (usb_reqtype_is_to_host(setup) &&
    4dc6:	db04      	blt.n	4dd2 <hid_custom_handle_req+0x1e>

		common = usb_get_dev_data_by_iface(&usb_hid_devlist, iface_num);
		if (common == NULL) {
			LOG_WRN("Device data not found for interface %u",
				iface_num);
			return -EINVAL;
    4dc8:	f06f 0015 	mvn.w	r0, #21

		return 0;
	}

	return -EINVAL;
}
    4dcc:	46bd      	mov	sp, r7
    4dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	    setup->RequestType.recipient == USB_REQTYPE_RECIPIENT_INTERFACE &&
    4dd2:	8803      	ldrh	r3, [r0, #0]
    4dd4:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    4dd8:	b29b      	uxth	r3, r3
    4dda:	f240 6201 	movw	r2, #1537	; 0x601
    4dde:	4293      	cmp	r3, r2
    4de0:	d1f2      	bne.n	4dc8 <hid_custom_handle_req+0x14>
		uint8_t iface_num = (uint8_t)setup->wIndex;
    4de2:	f890 9004 	ldrb.w	r9, [r0, #4]
		uint8_t value = (uint8_t)(setup->wValue >> 8);
    4de6:	f8b0 8002 	ldrh.w	r8, [r0, #2]
		common = usb_get_dev_data_by_iface(&usb_hid_devlist, iface_num);
    4dea:	481b      	ldr	r0, [pc, #108]	; (4e58 <hid_custom_handle_req+0xa4>)
    4dec:	4649      	mov	r1, r9
		uint8_t value = (uint8_t)(setup->wValue >> 8);
    4dee:	ea4f 2818 	mov.w	r8, r8, lsr #8
		common = usb_get_dev_data_by_iface(&usb_hid_devlist, iface_num);
    4df2:	f008 fb69 	bl	d4c8 <usb_get_dev_data_by_iface>
		if (common == NULL) {
    4df6:	b978      	cbnz	r0, 4e18 <hid_custom_handle_req+0x64>
			LOG_WRN("Device data not found for interface %u",
    4df8:	466c      	mov	r4, sp
    4dfa:	b088      	sub	sp, #32
    4dfc:	466a      	mov	r2, sp
    4dfe:	4b17      	ldr	r3, [pc, #92]	; (4e5c <hid_custom_handle_req+0xa8>)
    4e00:	4817      	ldr	r0, [pc, #92]	; (4e60 <hid_custom_handle_req+0xac>)
    4e02:	e9c2 3905 	strd	r3, r9, [r2, #20]
    4e06:	2303      	movs	r3, #3
    4e08:	f842 3f10 	str.w	r3, [r2, #16]!
    4e0c:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    4e10:	f008 fbf1 	bl	d5f6 <z_log_msg_static_create.constprop.0>
    4e14:	46a5      	mov	sp, r4
			return -EINVAL;
    4e16:	e7d7      	b.n	4dc8 <hid_custom_handle_req+0x14>
		switch (value) {
    4e18:	f1b8 0f21 	cmp.w	r8, #33	; 0x21
    4e1c:	d005      	beq.n	4e2a <hid_custom_handle_req+0x76>
    4e1e:	f1b8 0f22 	cmp.w	r8, #34	; 0x22
    4e22:	d00f      	beq.n	4e44 <hid_custom_handle_req+0x90>
    4e24:	f06f 0085 	mvn.w	r0, #133	; 0x85
    4e28:	e7d0      	b.n	4dcc <hid_custom_handle_req+0x18>
			cfg = common->dev->config;
    4e2a:	6803      	ldr	r3, [r0, #0]
			*len = MIN(setup->wLength, hid_desc->if0_hid.bLength);
    4e2c:	88e1      	ldrh	r1, [r4, #6]
			hid_desc = cfg->interface_descriptor;
    4e2e:	685b      	ldr	r3, [r3, #4]
			*len = MIN(setup->wLength, hid_desc->if0_hid.bLength);
    4e30:	685b      	ldr	r3, [r3, #4]
    4e32:	f813 2f09 	ldrb.w	r2, [r3, #9]!
    4e36:	4291      	cmp	r1, r2
    4e38:	bf94      	ite	ls
    4e3a:	6029      	strls	r1, [r5, #0]
    4e3c:	602a      	strhi	r2, [r5, #0]
			*data = (uint8_t *)dev_data->report_desc;
    4e3e:	6033      	str	r3, [r6, #0]
		return 0;
    4e40:	2000      	movs	r0, #0
    4e42:	e7c3      	b.n	4dcc <hid_custom_handle_req+0x18>
			*len = MIN(setup->wLength, dev_data->report_size);
    4e44:	88e3      	ldrh	r3, [r4, #6]
    4e46:	f850 2c0c 	ldr.w	r2, [r0, #-12]
    4e4a:	429a      	cmp	r2, r3
    4e4c:	bf94      	ite	ls
    4e4e:	602a      	strls	r2, [r5, #0]
    4e50:	602b      	strhi	r3, [r5, #0]
			*data = (uint8_t *)dev_data->report_desc;
    4e52:	f850 3c10 	ldr.w	r3, [r0, #-16]
			break;
    4e56:	e7f2      	b.n	4e3e <hid_custom_handle_req+0x8a>
    4e58:	20000efc 	.word	0x20000efc
    4e5c:	0000f905 	.word	0x0000f905
    4e60:	0000e930 	.word	0x0000e930

00004e64 <hid_int_in.part.0>:

static void hid_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
    4e64:	b580      	push	{r7, lr}
    4e66:	af00      	add	r7, sp, #0
	struct hid_device_info *dev_data;
	struct usb_dev_data *common;

	common = usb_get_dev_data_by_ep(&usb_hid_devlist, ep);
	if (common == NULL) {
		LOG_WRN("Device data not found for endpoint %u", ep);
    4e68:	b088      	sub	sp, #32
    4e6a:	466a      	mov	r2, sp
    4e6c:	4b06      	ldr	r3, [pc, #24]	; (4e88 <hid_int_in.part.0+0x24>)
    4e6e:	e9c2 3005 	strd	r3, r0, [r2, #20]
    4e72:	2303      	movs	r3, #3
    4e74:	f842 3f10 	str.w	r3, [r2, #16]!
    4e78:	4804      	ldr	r0, [pc, #16]	; (4e8c <hid_int_in.part.0+0x28>)
    4e7a:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    4e7e:	f008 fbba 	bl	d5f6 <z_log_msg_static_create.constprop.0>
	    dev_data->ops->int_in_ready == NULL) {
		return;
	}

	dev_data->ops->int_in_ready(common->dev);
}
    4e82:	46bd      	mov	sp, r7
    4e84:	bd80      	pop	{r7, pc}
    4e86:	bf00      	nop
    4e88:	0000f945 	.word	0x0000f945
    4e8c:	0000e930 	.word	0x0000e930

00004e90 <hid_int_in>:
{
    4e90:	b570      	push	{r4, r5, r6, lr}
    4e92:	4604      	mov	r4, r0
    4e94:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_ep(&usb_hid_devlist, ep);
    4e96:	4601      	mov	r1, r0
    4e98:	480a      	ldr	r0, [pc, #40]	; (4ec4 <hid_int_in+0x34>)
    4e9a:	f008 fb23 	bl	d4e4 <usb_get_dev_data_by_ep>
	if (common == NULL) {
    4e9e:	b920      	cbnz	r0, 4eaa <hid_int_in+0x1a>
    4ea0:	4620      	mov	r0, r4
}
    4ea2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4ea6:	f7ff bfdd 	b.w	4e64 <hid_int_in.part.0>
	if (ep_status != USB_DC_EP_DATA_IN || dev_data->ops == NULL ||
    4eaa:	2d02      	cmp	r5, #2
    4eac:	d108      	bne.n	4ec0 <hid_int_in+0x30>
    4eae:	f850 3c08 	ldr.w	r3, [r0, #-8]
    4eb2:	b12b      	cbz	r3, 4ec0 <hid_int_in+0x30>
	    dev_data->ops->int_in_ready == NULL) {
    4eb4:	691b      	ldr	r3, [r3, #16]
	if (ep_status != USB_DC_EP_DATA_IN || dev_data->ops == NULL ||
    4eb6:	b11b      	cbz	r3, 4ec0 <hid_int_in+0x30>
}
    4eb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	dev_data->ops->int_in_ready(common->dev);
    4ebc:	6800      	ldr	r0, [r0, #0]
    4ebe:	4718      	bx	r3
}
    4ec0:	bd70      	pop	{r4, r5, r6, pc}
    4ec2:	bf00      	nop
    4ec4:	20000efc 	.word	0x20000efc

00004ec8 <usb_hid_register_device>:
	return 0;
}

void usb_hid_register_device(const struct device *dev, const uint8_t *desc,
			     size_t size, const struct hid_ops *ops)
{
    4ec8:	b510      	push	{r4, lr}
	struct hid_device_info *dev_data = dev->data;
    4eca:	6904      	ldr	r4, [r0, #16]

	dev_data->report_desc = desc;
	dev_data->report_size = size;
    4ecc:	e9c4 1200 	strd	r1, r2, [r4]

	dev_data->ops = ops;
    4ed0:	60a3      	str	r3, [r4, #8]
	parent->next = child;
    4ed2:	2300      	movs	r3, #0
    4ed4:	6163      	str	r3, [r4, #20]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    4ed6:	4b06      	ldr	r3, [pc, #24]	; (4ef0 <usb_hid_register_device+0x28>)
	dev_data->common.dev = dev;
    4ed8:	6120      	str	r0, [r4, #16]
    4eda:	6859      	ldr	r1, [r3, #4]

	sys_slist_append(&usb_hid_devlist, &dev_data->common.node);
    4edc:	f104 0214 	add.w	r2, r4, #20
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    4ee0:	b911      	cbnz	r1, 4ee8 <usb_hid_register_device+0x20>
	list->head = node;
    4ee2:	e9c3 2200 	strd	r2, r2, [r3]

	LOG_DBG("Added dev_data %p dev %p to devlist %p", dev_data, dev,
		&usb_hid_devlist);
}
    4ee6:	bd10      	pop	{r4, pc}
	parent->next = child;
    4ee8:	600a      	str	r2, [r1, #0]
	list->tail = node;
    4eea:	605a      	str	r2, [r3, #4]
    4eec:	e7fb      	b.n	4ee6 <usb_hid_register_device+0x1e>
    4eee:	bf00      	nop
    4ef0:	20000efc 	.word	0x20000efc

00004ef4 <hid_int_ep_write>:

int hid_int_ep_write(const struct device *dev, const uint8_t *data, uint32_t data_len,
		     uint32_t *bytes_ret)
{
    4ef4:	b530      	push	{r4, r5, lr}
	const struct usb_cfg_data *cfg = dev->config;
    4ef6:	6844      	ldr	r4, [r0, #4]
	struct hid_device_info *hid_dev_data = dev->data;
    4ef8:	6900      	ldr	r0, [r0, #16]

	if (hid_dev_data->configured && !hid_dev_data->suspended) {
    4efa:	7b05      	ldrb	r5, [r0, #12]
{
    4efc:	b087      	sub	sp, #28
	if (hid_dev_data->configured && !hid_dev_data->suspended) {
    4efe:	b145      	cbz	r5, 4f12 <hid_int_ep_write+0x1e>
    4f00:	7b40      	ldrb	r0, [r0, #13]
    4f02:	b930      	cbnz	r0, 4f12 <hid_int_ep_write+0x1e>
		return usb_write(cfg->endpoint[HID_INT_IN_EP_IDX].ep_addr, data,
    4f04:	6a20      	ldr	r0, [r4, #32]
    4f06:	7900      	ldrb	r0, [r0, #4]
	} else {
		LOG_WRN("Device is not configured");
		return -EAGAIN;
	}

}
    4f08:	b007      	add	sp, #28
    4f0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return usb_write(cfg->endpoint[HID_INT_IN_EP_IDX].ep_addr, data,
    4f0e:	f008 bab7 	b.w	d480 <usb_write>
		LOG_WRN("Device is not configured");
    4f12:	4b07      	ldr	r3, [pc, #28]	; (4f30 <hid_int_ep_write+0x3c>)
    4f14:	9305      	str	r3, [sp, #20]
    4f16:	4807      	ldr	r0, [pc, #28]	; (4f34 <hid_int_ep_write+0x40>)
    4f18:	2302      	movs	r3, #2
    4f1a:	aa04      	add	r2, sp, #16
    4f1c:	f44f 5184 	mov.w	r1, #4224	; 0x1080
    4f20:	9304      	str	r3, [sp, #16]
    4f22:	f008 fb68 	bl	d5f6 <z_log_msg_static_create.constprop.0>
}
    4f26:	f06f 000a 	mvn.w	r0, #10
    4f2a:	b007      	add	sp, #28
    4f2c:	bd30      	pop	{r4, r5, pc}
    4f2e:	bf00      	nop
    4f30:	0000f96b 	.word	0x0000f96b
    4f34:	0000e930 	.word	0x0000e930

00004f38 <endpoint_ctx>:

static inline bool ep_is_valid(const uint8_t ep)
{
	uint8_t ep_num = USB_EP_GET_IDX(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
    4f38:	0602      	lsls	r2, r0, #24
	uint8_t ep_num = USB_EP_GET_IDX(ep);
    4f3a:	f000 037f 	and.w	r3, r0, #127	; 0x7f
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4f3e:	d512      	bpl.n	4f66 <endpoint_ctx+0x2e>
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    4f40:	2b08      	cmp	r3, #8
    4f42:	d105      	bne.n	4f50 <endpoint_ctx+0x18>

	ctx = get_usbd_ctx();
	ep_num = NRF_USBD_EP_NR_GET(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4f44:	0701      	lsls	r1, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    4f46:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4f4a:	d506      	bpl.n	4f5a <endpoint_ctx+0x22>
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
    4f4c:	480e      	ldr	r0, [pc, #56]	; (4f88 <endpoint_ctx+0x50>)
    4f4e:	4770      	bx	lr
			if (ep_num >= CFG_EPIN_CNT) {
    4f50:	f010 0f78 	tst.w	r0, #120	; 0x78
    4f54:	d112      	bne.n	4f7c <endpoint_ctx+0x44>
	ep_num = NRF_USBD_EP_NR_GET(ep);
    4f56:	f000 030f 	and.w	r3, r0, #15
		} else {
			return &ctx->ep_ctx[ep_num];
    4f5a:	204c      	movs	r0, #76	; 0x4c
    4f5c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    4f60:	4b0a      	ldr	r3, [pc, #40]	; (4f8c <endpoint_ctx+0x54>)
    4f62:	4418      	add	r0, r3
    4f64:	4770      	bx	lr
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    4f66:	2b08      	cmp	r3, #8
    4f68:	d105      	bne.n	4f76 <endpoint_ctx+0x3e>
		}
	} else {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4f6a:	0702      	lsls	r2, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    4f6c:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4f70:	d506      	bpl.n	4f80 <endpoint_ctx+0x48>
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
    4f72:	4807      	ldr	r0, [pc, #28]	; (4f90 <endpoint_ctx+0x58>)
    4f74:	4770      	bx	lr
			if (ep_num >= CFG_EPOUT_CNT) {
    4f76:	f010 0f78 	tst.w	r0, #120	; 0x78
    4f7a:	d0f6      	beq.n	4f6a <endpoint_ctx+0x32>
		return NULL;
    4f7c:	2000      	movs	r0, #0
					    ep_num];
		}
	}

	return NULL;
}
    4f7e:	4770      	bx	lr
			return &ctx->ep_ctx[CFG_EPIN_CNT +
    4f80:	4804      	ldr	r0, [pc, #16]	; (4f94 <endpoint_ctx+0x5c>)
    4f82:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    4f86:	4770      	bx	lr
    4f88:	20001050 	.word	0x20001050
    4f8c:	20000f04 	.word	0x20000f04
    4f90:	20001170 	.word	0x20001170
    4f94:	20001070 	.word	0x20001070

00004f98 <usbd_work_schedule>:
 *
 * Should be called after usbd_evt_put().
 */
static inline void usbd_work_schedule(void)
{
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
    4f98:	4901      	ldr	r1, [pc, #4]	; (4fa0 <usbd_work_schedule+0x8>)
    4f9a:	4802      	ldr	r0, [pc, #8]	; (4fa4 <usbd_work_schedule+0xc>)
    4f9c:	f009 b96f 	b.w	e27e <k_work_submit_to_queue>
    4fa0:	20000f2c 	.word	0x20000f2c
    4fa4:	20000958 	.word	0x20000958

00004fa8 <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
    4fa8:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
    4faa:	4801      	ldr	r0, [pc, #4]	; (4fb0 <usbd_evt_put+0x8>)
    4fac:	f009 b902 	b.w	e1b4 <k_queue_append>
    4fb0:	200003e0 	.word	0x200003e0

00004fb4 <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
    4fb4:	4802      	ldr	r0, [pc, #8]	; (4fc0 <usbd_evt_get+0xc>)
    4fb6:	2200      	movs	r2, #0
    4fb8:	2300      	movs	r3, #0
    4fba:	f006 bb83 	b.w	b6c4 <z_impl_k_queue_get>
    4fbe:	bf00      	nop
    4fc0:	200003e0 	.word	0x200003e0

00004fc4 <usbd_evt_flush>:

/**
 * @brief Drop all enqueued events.
 */
static inline void usbd_evt_flush(void)
{
    4fc4:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4fc6:	4c05      	ldr	r4, [pc, #20]	; (4fdc <usbd_evt_flush+0x18>)
	struct usbd_event *ev;

	do {
		ev = usbd_evt_get();
    4fc8:	f7ff fff4 	bl	4fb4 <usbd_evt_get>
		if (ev) {
    4fcc:	b120      	cbz	r0, 4fd8 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4fce:	1d01      	adds	r1, r0, #4
    4fd0:	4620      	mov	r0, r4
    4fd2:	f009 f82d 	bl	e030 <k_mem_slab_free>
			usbd_evt_free(ev);
		}
	} while (ev != NULL);
    4fd6:	e7f7      	b.n	4fc8 <usbd_evt_flush+0x4>
}
    4fd8:	bd10      	pop	{r4, pc}
    4fda:	bf00      	nop
    4fdc:	20000368 	.word	0x20000368

00004fe0 <usbd_evt_alloc>:
 * This function should be called prior to usbd_evt_put().
 *
 * @returns Pointer to the allocated event or NULL if there was no space left.
 */
static inline struct usbd_event *usbd_evt_alloc(void)
{
    4fe0:	b510      	push	{r4, lr}
    4fe2:	b088      	sub	sp, #32
	struct usbd_event *ev;
	struct usbd_mem_block block;

	if (k_mem_slab_alloc(&fifo_elem_slab,
    4fe4:	4818      	ldr	r0, [pc, #96]	; (5048 <usbd_evt_alloc+0x68>)
    4fe6:	2200      	movs	r2, #0
    4fe8:	2300      	movs	r3, #0
    4fea:	a901      	add	r1, sp, #4
    4fec:	f006 f9b0 	bl	b350 <k_mem_slab_alloc>
    4ff0:	b330      	cbz	r0, 5040 <usbd_evt_alloc+0x60>
			     (void **)&block.data, K_NO_WAIT)) {
		LOG_ERR("USBD event allocation failed!");
    4ff2:	4b16      	ldr	r3, [pc, #88]	; (504c <usbd_evt_alloc+0x6c>)
    4ff4:	4816      	ldr	r0, [pc, #88]	; (5050 <usbd_evt_alloc+0x70>)
    4ff6:	9307      	str	r3, [sp, #28]
    4ff8:	aa06      	add	r2, sp, #24
    4ffa:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4ffe:	2402      	movs	r4, #2
    5000:	9406      	str	r4, [sp, #24]
    5002:	f008 fb18 	bl	d636 <z_log_msg_static_create.constprop.0>
		 * Allocation may fail if workqueue thread is starved or event
		 * queue size is too small (CONFIG_USB_NRFX_EVT_QUEUE_SIZE).
		 * Wipe all events, free the space and schedule
		 * reinitialization.
		 */
		usbd_evt_flush();
    5006:	f7ff ffdd 	bl	4fc4 <usbd_evt_flush>

		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
    500a:	480f      	ldr	r0, [pc, #60]	; (5048 <usbd_evt_alloc+0x68>)
    500c:	2200      	movs	r2, #0
    500e:	2300      	movs	r3, #0
    5010:	a901      	add	r1, sp, #4
    5012:	f006 f99d 	bl	b350 <k_mem_slab_alloc>
    5016:	b150      	cbz	r0, 502e <usbd_evt_alloc+0x4e>
			LOG_ERR("USBD event memory corrupted");
    5018:	4b0e      	ldr	r3, [pc, #56]	; (5054 <usbd_evt_alloc+0x74>)
    501a:	480d      	ldr	r0, [pc, #52]	; (5050 <usbd_evt_alloc+0x70>)
    501c:	aa06      	add	r2, sp, #24
    501e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5022:	e9cd 4306 	strd	r4, r3, [sp, #24]
    5026:	f008 fb06 	bl	d636 <z_log_msg_static_create.constprop.0>
			__ASSERT_NO_MSG(0);
			return NULL;
    502a:	2000      	movs	r0, #0
    502c:	e00a      	b.n	5044 <usbd_evt_alloc+0x64>
		}

		ev = (struct usbd_event *)block.data;
    502e:	9801      	ldr	r0, [sp, #4]
		ev->block = block;
		ev->evt_type = USBD_EVT_REINIT;
    5030:	2304      	movs	r3, #4
		ev->block = block;
    5032:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
    5034:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
    5036:	f7ff ffb7 	bl	4fa8 <usbd_evt_put>
		usbd_work_schedule();
    503a:	f7ff ffad 	bl	4f98 <usbd_work_schedule>

		return NULL;
    503e:	e7f4      	b.n	502a <usbd_evt_alloc+0x4a>
	}

	ev = (struct usbd_event *)block.data;
    5040:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
    5042:	6040      	str	r0, [r0, #4]

	return ev;
}
    5044:	b008      	add	sp, #32
    5046:	bd10      	pop	{r4, pc}
    5048:	20000368 	.word	0x20000368
    504c:	0000f98c 	.word	0x0000f98c
    5050:	0000e938 	.word	0x0000e938
    5054:	0000f9aa 	.word	0x0000f9aa

00005058 <usb_dc_power_event_handler>:

static K_TIMER_DEFINE(delay_timer, attached_evt_delay_handler, NULL);
#endif

static void usb_dc_power_event_handler(nrfx_power_usb_evt_t event)
{
    5058:	b598      	push	{r3, r4, r7, lr}
    505a:	2802      	cmp	r0, #2
    505c:	af00      	add	r7, sp, #0
    505e:	d811      	bhi.n	5084 <usb_dc_power_event_handler+0x2c>
    5060:	4b10      	ldr	r3, [pc, #64]	; (50a4 <usb_dc_power_event_handler+0x4c>)
    5062:	5c1c      	ldrb	r4, [r3, r0]
	struct usbd_event *ev = usbd_evt_alloc();
    5064:	f7ff ffbc 	bl	4fe0 <usbd_evt_alloc>
	if (!ev) {
    5068:	b150      	cbz	r0, 5080 <usb_dc_power_event_handler+0x28>
	ev->evt_type = USBD_EVT_POWER;
    506a:	2200      	movs	r2, #0
    506c:	7402      	strb	r2, [r0, #16]
	ev->evt.pwr_evt.state = state;
    506e:	7204      	strb	r4, [r0, #8]
	usbd_evt_put(ev);
    5070:	f7ff ff9a 	bl	4fa8 <usbd_evt_put>
	if (usbd_ctx.attached) {
    5074:	4b0c      	ldr	r3, [pc, #48]	; (50a8 <usb_dc_power_event_handler+0x50>)
    5076:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    507a:	b10b      	cbz	r3, 5080 <usb_dc_power_event_handler+0x28>
		usbd_work_schedule();
    507c:	f7ff ff8c 	bl	4f98 <usbd_work_schedule>
		LOG_ERR("Unknown USB power event %d", event);
		return;
	}

	submit_dc_power_event(new_state);
}
    5080:	46bd      	mov	sp, r7
    5082:	bd98      	pop	{r3, r4, r7, pc}
		LOG_ERR("Unknown USB power event %d", event);
    5084:	466c      	mov	r4, sp
    5086:	b088      	sub	sp, #32
    5088:	466a      	mov	r2, sp
    508a:	4b08      	ldr	r3, [pc, #32]	; (50ac <usb_dc_power_event_handler+0x54>)
	switch (event) {
    508c:	e9c2 3005 	strd	r3, r0, [r2, #20]
		LOG_ERR("Unknown USB power event %d", event);
    5090:	2303      	movs	r3, #3
    5092:	f842 3f10 	str.w	r3, [r2, #16]!
    5096:	4806      	ldr	r0, [pc, #24]	; (50b0 <usb_dc_power_event_handler+0x58>)
    5098:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    509c:	f008 facb 	bl	d636 <z_log_msg_static_create.constprop.0>
    50a0:	46a5      	mov	sp, r4
    50a2:	e7ed      	b.n	5080 <usb_dc_power_event_handler+0x28>
    50a4:	0000fb9c 	.word	0x0000fb9c
    50a8:	20000f04 	.word	0x20000f04
    50ac:	0000f9c6 	.word	0x0000f9c6
    50b0:	0000e938 	.word	0x0000e938

000050b4 <usbd_event_transfer_data>:
		}
	}
}

static void usbd_event_transfer_data(nrfx_usbd_evt_t const *const p_event)
{
    50b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct nrf_usbd_ep_ctx *ep_ctx =
		endpoint_ctx(p_event->data.eptransfer.ep);
    50b8:	f890 8002 	ldrb.w	r8, [r0, #2]
{
    50bc:	4606      	mov	r6, r0
    50be:	af00      	add	r7, sp, #0
		endpoint_ctx(p_event->data.eptransfer.ep);
    50c0:	4640      	mov	r0, r8
    50c2:	f7ff ff39 	bl	4f38 <endpoint_ctx>

	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    50c6:	f018 0f80 	tst.w	r8, #128	; 0x80
		switch (p_event->data.eptransfer.status) {
    50ca:	78f4      	ldrb	r4, [r6, #3]
		endpoint_ctx(p_event->data.eptransfer.ep);
    50cc:	4605      	mov	r5, r0
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    50ce:	d025      	beq.n	511c <usbd_event_transfer_data+0x68>
		switch (p_event->data.eptransfer.status) {
    50d0:	b19c      	cbz	r4, 50fa <usbd_event_transfer_data+0x46>
    50d2:	2c03      	cmp	r4, #3
    50d4:	d01f      	beq.n	5116 <usbd_event_transfer_data+0x62>
			usbd_work_schedule();
		}
		break;

		default: {
			LOG_ERR("Unexpected event (nrfx_usbd): %d, ep 0x%02x",
    50d6:	466d      	mov	r5, sp
    50d8:	b088      	sub	sp, #32
    50da:	466a      	mov	r2, sp
    50dc:	4b2a      	ldr	r3, [pc, #168]	; (5188 <usbd_event_transfer_data+0xd4>)
    50de:	f8c2 801c 	str.w	r8, [r2, #28]
    50e2:	e9c2 3405 	strd	r3, r4, [r2, #20]
    50e6:	2304      	movs	r3, #4
    50e8:	f842 3f10 	str.w	r3, [r2, #16]!
    50ec:	4827      	ldr	r0, [pc, #156]	; (518c <usbd_event_transfer_data+0xd8>)
    50ee:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    50f2:	f008 faa0 	bl	d636 <z_log_msg_static_create.constprop.0>
    50f6:	46ad      	mov	sp, r5
    50f8:	e00d      	b.n	5116 <usbd_event_transfer_data+0x62>
			struct usbd_event *ev = usbd_evt_alloc();
    50fa:	f7ff ff71 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    50fe:	4603      	mov	r3, r0
    5100:	b148      	cbz	r0, 5116 <usbd_event_transfer_data+0x62>
			ev->evt_type = USBD_EVT_EP;
    5102:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    5104:	77ac      	strb	r4, [r5, #30]
			ev->evt_type = USBD_EVT_EP;
    5106:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    5108:	2203      	movs	r2, #3
    510a:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    510c:	609d      	str	r5, [r3, #8]
			usbd_evt_put(ev);
    510e:	f7ff ff4b 	bl	4fa8 <usbd_evt_put>
			usbd_work_schedule();
    5112:	f7ff ff41 	bl	4f98 <usbd_work_schedule>
				p_event->data.eptransfer.ep);
		}
		break;
		}
	}
}
    5116:	46bd      	mov	sp, r7
    5118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		switch (p_event->data.eptransfer.status) {
    511c:	b154      	cbz	r4, 5134 <usbd_event_transfer_data+0x80>
    511e:	2c01      	cmp	r4, #1
    5120:	d1d9      	bne.n	50d6 <usbd_event_transfer_data+0x22>
			struct usbd_event *ev = usbd_evt_alloc();
    5122:	f7ff ff5d 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    5126:	4603      	mov	r3, r0
    5128:	2800      	cmp	r0, #0
    512a:	d0f4      	beq.n	5116 <usbd_event_transfer_data+0x62>
			ep_ctx->read_pending = true;
    512c:	776c      	strb	r4, [r5, #29]
			ev->evt_type = USBD_EVT_EP;
    512e:	7404      	strb	r4, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    5130:	7304      	strb	r4, [r0, #12]
    5132:	e7eb      	b.n	510c <usbd_event_transfer_data+0x58>
			struct usbd_event *ev = usbd_evt_alloc();
    5134:	f7ff ff54 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    5138:	2800      	cmp	r0, #0
    513a:	d0ec      	beq.n	5116 <usbd_event_transfer_data+0x62>
				p_event->data.eptransfer.ep);
    513c:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
    513e:	4b14      	ldr	r3, [pc, #80]	; (5190 <usbd_event_transfer_data+0xdc>)
    5140:	f012 0f80 	tst.w	r2, #128	; 0x80
    5144:	f002 0108 	and.w	r1, r2, #8
    5148:	d011      	beq.n	516e <usbd_event_transfer_data+0xba>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    514a:	b141      	cbz	r1, 515e <usbd_event_transfer_data+0xaa>
        {
            ret = p_reg->ISOIN.AMOUNT;
    514c:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
    5150:	60eb      	str	r3, [r5, #12]
			ev->evt_type = USBD_EVT_EP;
    5152:	2301      	movs	r3, #1
    5154:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    5156:	2302      	movs	r3, #2
    5158:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    515a:	6085      	str	r5, [r0, #8]
    515c:	e7d7      	b.n	510e <usbd_event_transfer_data+0x5a>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
    515e:	f002 020f 	and.w	r2, r2, #15
    5162:	2114      	movs	r1, #20
    5164:	fb01 3302 	mla	r3, r1, r2, r3
    5168:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    516c:	e7f0      	b.n	5150 <usbd_event_transfer_data+0x9c>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    516e:	b111      	cbz	r1, 5176 <usbd_event_transfer_data+0xc2>
        {
            ret = p_reg->ISOOUT.AMOUNT;
    5170:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
    5174:	e7ec      	b.n	5150 <usbd_event_transfer_data+0x9c>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
    5176:	f002 020f 	and.w	r2, r2, #15
    517a:	2114      	movs	r1, #20
    517c:	fb01 3302 	mla	r3, r1, r2, r3
    5180:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    5184:	e7e4      	b.n	5150 <usbd_event_transfer_data+0x9c>
    5186:	bf00      	nop
    5188:	0000f9e1 	.word	0x0000f9e1
    518c:	0000e938 	.word	0x0000e938
    5190:	40027000 	.word	0x40027000

00005194 <usb_init>:
	}
	return 0;
}

static int usb_init(void)
{
    5194:	b513      	push	{r0, r1, r4, lr}

	static const nrfx_power_usbevt_config_t usbevt_config = {
		.handler = usb_dc_power_event_handler
	};

	err = nrfx_usbd_init(usbd_event_handler);
    5196:	4812      	ldr	r0, [pc, #72]	; (51e0 <usb_init+0x4c>)
    5198:	f005 f9f4 	bl	a584 <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
    519c:	4b11      	ldr	r3, [pc, #68]	; (51e4 <usb_init+0x50>)
    519e:	4298      	cmp	r0, r3
    51a0:	d11a      	bne.n	51d8 <usb_init+0x44>
	}

	/* Ignore the return value, as NRFX_ERROR_ALREADY_INITIALIZED is not
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
    51a2:	4811      	ldr	r0, [pc, #68]	; (51e8 <usb_init+0x54>)
    51a4:	f004 fb7c 	bl	98a0 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
    51a8:	2400      	movs	r4, #0
	nrfx_power_usbevt_init(&usbevt_config);
    51aa:	4810      	ldr	r0, [pc, #64]	; (51ec <usb_init+0x58>)
    51ac:	f004 fba2 	bl	98f4 <nrfx_power_usbevt_init>
	k_work_queue_start(&usbd_work_queue,
    51b0:	490f      	ldr	r1, [pc, #60]	; (51f0 <usb_init+0x5c>)
    51b2:	4810      	ldr	r0, [pc, #64]	; (51f4 <usb_init+0x60>)
    51b4:	9400      	str	r4, [sp, #0]
    51b6:	f04f 33ff 	mov.w	r3, #4294967295
    51ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
    51be:	f006 fc31 	bl	ba24 <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    51c2:	490d      	ldr	r1, [pc, #52]	; (51f8 <usb_init+0x64>)
    51c4:	480b      	ldr	r0, [pc, #44]	; (51f4 <usb_init+0x60>)
    51c6:	f008 ff62 	bl	e08e <z_impl_k_thread_name_set>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_thread_name_set(&usbd_work_queue.thread, "usbd_workq");
	k_work_init(&ctx->usb_work, usbd_work_handler);
    51ca:	480c      	ldr	r0, [pc, #48]	; (51fc <usb_init+0x68>)
    51cc:	490c      	ldr	r1, [pc, #48]	; (5200 <usb_init+0x6c>)
    51ce:	f009 f839 	bl	e244 <k_work_init>

	return 0;
    51d2:	4620      	mov	r0, r4
}
    51d4:	b002      	add	sp, #8
    51d6:	bd10      	pop	{r4, pc}
		return -EIO;
    51d8:	f06f 0004 	mvn.w	r0, #4
    51dc:	e7fa      	b.n	51d4 <usb_init+0x40>
    51de:	bf00      	nop
    51e0:	00005245 	.word	0x00005245
    51e4:	0bad0000 	.word	0x0bad0000
    51e8:	0000fb9f 	.word	0x0000fb9f
    51ec:	0000ea6c 	.word	0x0000ea6c
    51f0:	20002780 	.word	0x20002780
    51f4:	20000958 	.word	0x20000958
    51f8:	0000fa0d 	.word	0x0000fa0d
    51fc:	20000f2c 	.word	0x20000f2c
    5200:	0000541d 	.word	0x0000541d

00005204 <hfxo_stop.constprop.0.isra.0>:
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
    5204:	b510      	push	{r4, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5206:	490e      	ldr	r1, [pc, #56]	; (5240 <hfxo_stop.constprop.0.isra.0+0x3c>)
    5208:	f3bf 8f5b 	dmb	ish
    520c:	2300      	movs	r3, #0
    520e:	e851 2f00 	ldrex	r2, [r1]
    5212:	2a01      	cmp	r2, #1
    5214:	d103      	bne.n	521e <hfxo_stop.constprop.0.isra.0+0x1a>
    5216:	e841 3000 	strex	r0, r3, [r1]
    521a:	2800      	cmp	r0, #0
    521c:	d1f7      	bne.n	520e <hfxo_stop.constprop.0.isra.0+0xa>
    521e:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
    5222:	d10c      	bne.n	523e <hfxo_stop.constprop.0.isra.0+0x3a>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
    5224:	f851 4c04 	ldr.w	r4, [r1, #-4]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
    5228:	3914      	subs	r1, #20
    522a:	4620      	mov	r0, r4
    522c:	f007 fd81 	bl	cd32 <onoff_cancel>

	if (rv == -EALREADY) {
    5230:	3078      	adds	r0, #120	; 0x78
    5232:	d104      	bne.n	523e <hfxo_stop.constprop.0.isra.0+0x3a>
		rv = onoff_release(mgr);
    5234:	4620      	mov	r0, r4
}
    5236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    523a:	f007 bd55 	b.w	cce8 <onoff_release>
    523e:	bd10      	pop	{r4, pc}
    5240:	20000f24 	.word	0x20000f24

00005244 <usbd_event_handler>:
{
    5244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5248:	b088      	sub	sp, #32
    524a:	4606      	mov	r6, r0
    524c:	af00      	add	r7, sp, #0
	struct usbd_event evt = {0};
    524e:	2214      	movs	r2, #20
    5250:	2100      	movs	r1, #0
    5252:	f107 000c 	add.w	r0, r7, #12
    5256:	f008 f99e 	bl	d596 <memset>
	switch (p_event->type) {
    525a:	7833      	ldrb	r3, [r6, #0]
    525c:	3b01      	subs	r3, #1
    525e:	2b05      	cmp	r3, #5
    5260:	d821      	bhi.n	52a6 <usbd_event_handler+0x62>
    5262:	e8df f003 	tbb	[pc, r3]
    5266:	039b      	.short	0x039b
    5268:	158d1313 	.word	0x158d1313
    526c:	2303      	movs	r3, #3
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
    526e:	753b      	strb	r3, [r7, #20]
		evt.evt_type = USBD_EVT_POWER;
    5270:	2400      	movs	r4, #0
		ev = usbd_evt_alloc();
    5272:	f7ff feb5 	bl	4fe0 <usbd_evt_alloc>
		if (!ev) {
    5276:	4603      	mov	r3, r0
    5278:	b1a8      	cbz	r0, 52a6 <usbd_event_handler+0x62>
		ev->evt_type = evt.evt_type;
    527a:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
    527c:	f100 0208 	add.w	r2, r0, #8
    5280:	e9d7 0105 	ldrd	r0, r1, [r7, #20]
    5284:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
    5288:	4618      	mov	r0, r3
    528a:	e034      	b.n	52f6 <usbd_event_handler+0xb2>
	switch (p_event->type) {
    528c:	2304      	movs	r3, #4
    528e:	e7ee      	b.n	526e <usbd_event_handler+0x2a>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    5290:	f896 8002 	ldrb.w	r8, [r6, #2]
    5294:	4640      	mov	r0, r8
    5296:	f7ff fe4f 	bl	4f38 <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
    529a:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    529c:	4605      	mov	r5, r0
		switch (ep_ctx->cfg.type) {
    529e:	b133      	cbz	r3, 52ae <usbd_event_handler+0x6a>
    52a0:	3b01      	subs	r3, #1
    52a2:	2b02      	cmp	r3, #2
    52a4:	d968      	bls.n	5378 <usbd_event_handler+0x134>
}
    52a6:	3720      	adds	r7, #32
    52a8:	46bd      	mov	sp, r7
    52aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    52ae:	f018 0f80 	tst.w	r8, #128	; 0x80
		switch (p_event->data.eptransfer.status) {
    52b2:	78f4      	ldrb	r4, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    52b4:	d024      	beq.n	5300 <usbd_event_handler+0xbc>
		switch (p_event->data.eptransfer.status) {
    52b6:	b19c      	cbz	r4, 52e0 <usbd_event_handler+0x9c>
    52b8:	2c03      	cmp	r4, #3
    52ba:	d0f4      	beq.n	52a6 <usbd_event_handler+0x62>
			LOG_ERR("Unexpected event (nrfx_usbd): %d, ep 0x%02x",
    52bc:	466d      	mov	r5, sp
    52be:	b088      	sub	sp, #32
    52c0:	466a      	mov	r2, sp
    52c2:	4b37      	ldr	r3, [pc, #220]	; (53a0 <usbd_event_handler+0x15c>)
    52c4:	f8c2 801c 	str.w	r8, [r2, #28]
    52c8:	e9c2 3405 	strd	r3, r4, [r2, #20]
    52cc:	2304      	movs	r3, #4
    52ce:	f842 3f10 	str.w	r3, [r2, #16]!
    52d2:	4834      	ldr	r0, [pc, #208]	; (53a4 <usbd_event_handler+0x160>)
    52d4:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    52d8:	f008 f9ad 	bl	d636 <z_log_msg_static_create.constprop.0>
    52dc:	46ad      	mov	sp, r5
    52de:	e7e2      	b.n	52a6 <usbd_event_handler+0x62>
			struct usbd_event *ev = usbd_evt_alloc();
    52e0:	f7ff fe7e 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    52e4:	4603      	mov	r3, r0
    52e6:	2800      	cmp	r0, #0
    52e8:	d0dd      	beq.n	52a6 <usbd_event_handler+0x62>
			ev->evt_type = USBD_EVT_EP;
    52ea:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    52ec:	77ac      	strb	r4, [r5, #30]
			ev->evt_type = USBD_EVT_EP;
    52ee:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    52f0:	2203      	movs	r2, #3
    52f2:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    52f4:	609d      	str	r5, [r3, #8]
		usbd_evt_put(ev);
    52f6:	f7ff fe57 	bl	4fa8 <usbd_evt_put>
		usbd_work_schedule();
    52fa:	f7ff fe4d 	bl	4f98 <usbd_work_schedule>
    52fe:	e7d2      	b.n	52a6 <usbd_event_handler+0x62>
		switch (p_event->data.eptransfer.status) {
    5300:	b154      	cbz	r4, 5318 <usbd_event_handler+0xd4>
    5302:	2c01      	cmp	r4, #1
    5304:	d1da      	bne.n	52bc <usbd_event_handler+0x78>
			struct usbd_event *ev = usbd_evt_alloc();
    5306:	f7ff fe6b 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    530a:	4603      	mov	r3, r0
    530c:	2800      	cmp	r0, #0
    530e:	d0ca      	beq.n	52a6 <usbd_event_handler+0x62>
			ep_ctx->read_pending = true;
    5310:	776c      	strb	r4, [r5, #29]
			ev->evt_type = USBD_EVT_EP;
    5312:	7404      	strb	r4, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    5314:	7304      	strb	r4, [r0, #12]
    5316:	e7ed      	b.n	52f4 <usbd_event_handler+0xb0>
			struct usbd_event *ev = usbd_evt_alloc();
    5318:	f7ff fe62 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    531c:	4604      	mov	r4, r0
    531e:	2800      	cmp	r0, #0
    5320:	d0c1      	beq.n	52a6 <usbd_event_handler+0x62>
			ev->evt_type = USBD_EVT_EP;
    5322:	2301      	movs	r3, #1
    5324:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    5326:	2302      	movs	r3, #2
    5328:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    532a:	6085      	str	r5, [r0, #8]
			err_code = nrfx_usbd_ep_status_get(
    532c:	78b0      	ldrb	r0, [r6, #2]
    532e:	f105 010c 	add.w	r1, r5, #12
    5332:	f008 fdd4 	bl	dede <nrfx_usbd_ep_status_get>
			if (err_code != NRFX_USBD_EP_OK) {
    5336:	b170      	cbz	r0, 5356 <usbd_event_handler+0x112>
				LOG_ERR("_ep_status_get failed! Code: %d",
    5338:	466e      	mov	r6, sp
    533a:	b088      	sub	sp, #32
    533c:	466a      	mov	r2, sp
    533e:	4b1a      	ldr	r3, [pc, #104]	; (53a8 <usbd_event_handler+0x164>)
    5340:	e9c2 3005 	strd	r3, r0, [r2, #20]
    5344:	2303      	movs	r3, #3
    5346:	f842 3f10 	str.w	r3, [r2, #16]!
    534a:	4816      	ldr	r0, [pc, #88]	; (53a4 <usbd_event_handler+0x160>)
    534c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5350:	f008 f971 	bl	d636 <z_log_msg_static_create.constprop.0>
    5354:	46b5      	mov	sp, r6
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
    5356:	4a15      	ldr	r2, [pc, #84]	; (53ac <usbd_event_handler+0x168>)
    5358:	68e9      	ldr	r1, [r5, #12]
    535a:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
    535e:	428b      	cmp	r3, r1
    5360:	d906      	bls.n	5370 <usbd_event_handler+0x12c>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
    5362:	1a5b      	subs	r3, r3, r1
    5364:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
    5368:	f005 fb40 	bl	a9ec <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
    536c:	4620      	mov	r0, r4
    536e:	e7c2      	b.n	52f6 <usbd_event_handler+0xb2>
				ctx->ctrl_read_len = 0U;
    5370:	2300      	movs	r3, #0
    5372:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
    5376:	e7f9      	b.n	536c <usbd_event_handler+0x128>
			usbd_event_transfer_data(p_event);
    5378:	4630      	mov	r0, r6
    537a:	f7ff fe9b 	bl	50b4 <usbd_event_transfer_data>
	if (put_evt) {
    537e:	e792      	b.n	52a6 <usbd_event_handler+0x62>
		nrfx_usbd_setup_get(&drv_setup);
    5380:	1d38      	adds	r0, r7, #4
    5382:	f005 fb0d 	bl	a9a0 <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
    5386:	797b      	ldrb	r3, [r7, #5]
    5388:	2b05      	cmp	r3, #5
    538a:	d103      	bne.n	5394 <usbd_event_handler+0x150>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
    538c:	793b      	ldrb	r3, [r7, #4]
    538e:	f013 0f60 	tst.w	r3, #96	; 0x60
    5392:	d088      	beq.n	52a6 <usbd_event_handler+0x62>
			evt.evt.ep_evt.ep = ep_ctx;
    5394:	4b06      	ldr	r3, [pc, #24]	; (53b0 <usbd_event_handler+0x16c>)
    5396:	617b      	str	r3, [r7, #20]
			evt.evt_type = USBD_EVT_EP;
    5398:	2401      	movs	r4, #1
    539a:	e76a      	b.n	5272 <usbd_event_handler+0x2e>
	switch (p_event->type) {
    539c:	2402      	movs	r4, #2
    539e:	e768      	b.n	5272 <usbd_event_handler+0x2e>
    53a0:	0000f9e1 	.word	0x0000f9e1
    53a4:	0000e938 	.word	0x0000e938
    53a8:	0000fa18 	.word	0x0000fa18
    53ac:	20000f04 	.word	0x20000f04
    53b0:	20001070 	.word	0x20001070

000053b4 <eps_ctx_init>:
{
    53b4:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    53b6:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    53b8:	f064 007f 	orn	r0, r4, #127	; 0x7f
    53bc:	b2c0      	uxtb	r0, r0
    53be:	f7ff fdbb 	bl	4f38 <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    53c2:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    53c4:	f008 f924 	bl	d610 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    53c8:	2c08      	cmp	r4, #8
    53ca:	d1f5      	bne.n	53b8 <eps_ctx_init+0x4>
    53cc:	4d0e      	ldr	r5, [pc, #56]	; (5408 <eps_ctx_init+0x54>)
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    53ce:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    53d0:	b2e0      	uxtb	r0, r4
    53d2:	f7ff fdb1 	bl	4f38 <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
    53d6:	6903      	ldr	r3, [r0, #16]
    53d8:	b903      	cbnz	r3, 53dc <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
    53da:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    53dc:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    53de:	f008 f917 	bl	d610 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    53e2:	2c08      	cmp	r4, #8
    53e4:	f105 0540 	add.w	r5, r5, #64	; 0x40
    53e8:	d1f2      	bne.n	53d0 <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
    53ea:	4808      	ldr	r0, [pc, #32]	; (540c <eps_ctx_init+0x58>)
    53ec:	f008 f910 	bl	d610 <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
    53f0:	4b07      	ldr	r3, [pc, #28]	; (5410 <eps_ctx_init+0x5c>)
    53f2:	f8d3 227c 	ldr.w	r2, [r3, #636]	; 0x27c
    53f6:	b912      	cbnz	r2, 53fe <eps_ctx_init+0x4a>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
    53f8:	4a06      	ldr	r2, [pc, #24]	; (5414 <eps_ctx_init+0x60>)
    53fa:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
    53fe:	4806      	ldr	r0, [pc, #24]	; (5418 <eps_ctx_init+0x64>)
    5400:	f008 f906 	bl	d610 <ep_ctx_reset>
}
    5404:	2000      	movs	r0, #0
    5406:	bd38      	pop	{r3, r4, r5, pc}
    5408:	20001594 	.word	0x20001594
    540c:	20001050 	.word	0x20001050
    5410:	20000f04 	.word	0x20000f04
    5414:	20001194 	.word	0x20001194
    5418:	20001170 	.word	0x20001170

0000541c <usbd_work_handler>:
{
    541c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return get_usbd_ctx()->ready;
    5420:	4ca3      	ldr	r4, [pc, #652]	; (56b0 <usbd_work_handler+0x294>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    5422:	f8df a290 	ldr.w	sl, [pc, #656]	; 56b4 <usbd_work_handler+0x298>
{
    5426:	b086      	sub	sp, #24
    5428:	4680      	mov	r8, r0
    542a:	af00      	add	r7, sp, #0
	while ((ev = usbd_evt_get()) != NULL) {
    542c:	f7ff fdc2 	bl	4fb4 <usbd_evt_get>
    5430:	4606      	mov	r6, r0
    5432:	b918      	cbnz	r0, 543c <usbd_work_handler+0x20>
}
    5434:	3718      	adds	r7, #24
    5436:	46bd      	mov	sp, r7
    5438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return get_usbd_ctx()->ready;
    543c:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    5440:	7c33      	ldrb	r3, [r6, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    5442:	f106 0904 	add.w	r9, r6, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    5446:	b93a      	cbnz	r2, 5458 <usbd_work_handler+0x3c>
    5448:	2b00      	cmp	r3, #0
    544a:	f000 80af 	beq.w	55ac <usbd_work_handler+0x190>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    544e:	4899      	ldr	r0, [pc, #612]	; (56b4 <usbd_work_handler+0x298>)
    5450:	4649      	mov	r1, r9
    5452:	f008 fded 	bl	e030 <k_mem_slab_free>
}
    5456:	e7e9      	b.n	542c <usbd_work_handler+0x10>
		switch (ev->evt_type) {
    5458:	2b04      	cmp	r3, #4
    545a:	f200 8195 	bhi.w	5788 <usbd_work_handler+0x36c>
    545e:	e8df f013 	tbh	[pc, r3, lsl #1]
    5462:	00a5      	.short	0x00a5
    5464:	013b0005 	.word	0x013b0005
    5468:	01780151 	.word	0x01780151
			if (!ctx->attached) {
    546c:	f818 3c04 	ldrb.w	r3, [r8, #-4]
    5470:	b983      	cbnz	r3, 5494 <usbd_work_handler+0x78>
				LOG_ERR("not attached, EP 0x%02x event dropped",
    5472:	68b3      	ldr	r3, [r6, #8]
    5474:	466d      	mov	r5, sp
    5476:	b088      	sub	sp, #32
    5478:	7a5b      	ldrb	r3, [r3, #9]
    547a:	466a      	mov	r2, sp
    547c:	498e      	ldr	r1, [pc, #568]	; (56b8 <usbd_work_handler+0x29c>)
    547e:	488f      	ldr	r0, [pc, #572]	; (56bc <usbd_work_handler+0x2a0>)
    5480:	e9c2 1305 	strd	r1, r3, [r2, #20]
    5484:	2303      	movs	r3, #3
    5486:	f842 3f10 	str.w	r3, [r2, #16]!
    548a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    548e:	f008 f8d2 	bl	d636 <z_log_msg_static_create.constprop.0>
    5492:	46ad      	mov	sp, r5
	switch (ep_evt->evt_type) {
    5494:	7b33      	ldrb	r3, [r6, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
    5496:	68b5      	ldr	r5, [r6, #8]
	switch (ep_evt->evt_type) {
    5498:	2b03      	cmp	r3, #3
    549a:	d839      	bhi.n	5510 <usbd_work_handler+0xf4>
    549c:	e8df f003 	tbb	[pc, r3]
    54a0:	736e3f02 	.word	0x736e3f02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
    54a4:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
    54a6:	2208      	movs	r2, #8
    54a8:	2100      	movs	r1, #0
    54aa:	4630      	mov	r0, r6
    54ac:	f008 f873 	bl	d596 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    54b0:	4b83      	ldr	r3, [pc, #524]	; (56c0 <usbd_work_handler+0x2a4>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    54b2:	4884      	ldr	r0, [pc, #528]	; (56c4 <usbd_work_handler+0x2a8>)
    54b4:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    54b8:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
    54ba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    54be:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
    54c0:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    54c4:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    54c8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
    54cc:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
    54ce:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    54d2:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    54d6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
    54da:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
    54dc:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    54e0:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    54e4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    54e8:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
    54ea:	80f3      	strh	r3, [r6, #6]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    54ec:	4631      	mov	r1, r6
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    54ee:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    54f0:	f008 f846 	bl	d580 <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
    54f4:	682b      	ldr	r3, [r5, #0]
    54f6:	7a68      	ldrb	r0, [r5, #9]
    54f8:	2100      	movs	r1, #0
    54fa:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
    54fc:	f996 3000 	ldrsb.w	r3, [r6]
    5500:	2b00      	cmp	r3, #0
    5502:	db08      	blt.n	5516 <usbd_work_handler+0xfa>
    5504:	88f3      	ldrh	r3, [r6, #6]
    5506:	b133      	cbz	r3, 5516 <usbd_work_handler+0xfa>
		ctx->ctrl_read_len = usbd_setup->wLength;
    5508:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
    550c:	f005 fa6e 	bl	a9ec <nrfx_usbd_setup_data_clear>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    5510:	4649      	mov	r1, r9
    5512:	4650      	mov	r0, sl
    5514:	e79d      	b.n	5452 <usbd_work_handler+0x36>
		ctx->ctrl_read_len = 0U;
    5516:	2300      	movs	r3, #0
    5518:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
    551c:	e7f8      	b.n	5510 <usbd_work_handler+0xf4>
	if (!ep_ctx->read_pending) {
    551e:	7f6b      	ldrb	r3, [r5, #29]
    5520:	2b00      	cmp	r3, #0
    5522:	d0f5      	beq.n	5510 <usbd_work_handler+0xf4>
	if (!ep_ctx->read_complete) {
    5524:	7f2b      	ldrb	r3, [r5, #28]
    5526:	2b00      	cmp	r3, #0
    5528:	d0f2      	beq.n	5510 <usbd_work_handler+0xf4>
	ep_ctx->read_pending = false;
    552a:	2600      	movs	r6, #0
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    552c:	4866      	ldr	r0, [pc, #408]	; (56c8 <usbd_work_handler+0x2ac>)
	ep_ctx->read_pending = false;
    552e:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    5530:	f04f 32ff 	mov.w	r2, #4294967295
    5534:	f04f 33ff 	mov.w	r3, #4294967295
	ep_ctx->read_complete = false;
    5538:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    553a:	f008 f87f 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    553e:	696b      	ldr	r3, [r5, #20]
    5540:	603b      	str	r3, [r7, #0]
    5542:	686b      	ldr	r3, [r5, #4]
    5544:	e9c7 3601 	strd	r3, r6, [r7, #4]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    5548:	4639      	mov	r1, r7
    554a:	7a68      	ldrb	r0, [r5, #9]
    554c:	f005 f85c 	bl	a608 <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    5550:	4b5e      	ldr	r3, [pc, #376]	; (56cc <usbd_work_handler+0x2b0>)
    5552:	4298      	cmp	r0, r3
    5554:	d00e      	beq.n	5574 <usbd_work_handler+0x158>
		LOG_ERR("nRF USBD transfer error (OUT): 0x%02x", err);
    5556:	466d      	mov	r5, sp
    5558:	b088      	sub	sp, #32
    555a:	466a      	mov	r2, sp
    555c:	4b5c      	ldr	r3, [pc, #368]	; (56d0 <usbd_work_handler+0x2b4>)
    555e:	e9c2 3005 	strd	r3, r0, [r2, #20]
    5562:	2303      	movs	r3, #3
    5564:	f842 3f10 	str.w	r3, [r2, #16]!
    5568:	4854      	ldr	r0, [pc, #336]	; (56bc <usbd_work_handler+0x2a0>)
    556a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    556e:	f008 f862 	bl	d636 <z_log_msg_static_create.constprop.0>
    5572:	46ad      	mov	sp, r5
	k_mutex_unlock(&ctx->drv_lock);
    5574:	4854      	ldr	r0, [pc, #336]	; (56c8 <usbd_work_handler+0x2ac>)
    5576:	f008 f863 	bl	d640 <k_mutex_unlock.isra.0>
    557a:	e7c9      	b.n	5510 <usbd_work_handler+0xf4>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    557c:	682b      	ldr	r3, [r5, #0]
    557e:	2101      	movs	r1, #1
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    5580:	7a68      	ldrb	r0, [r5, #9]
    5582:	4798      	blx	r3
		break;
    5584:	e7c4      	b.n	5510 <usbd_work_handler+0xf4>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
    5586:	7aab      	ldrb	r3, [r5, #10]
    5588:	b96b      	cbnz	r3, 55a6 <usbd_work_handler+0x18a>
    558a:	7feb      	ldrb	r3, [r5, #31]
    558c:	b95b      	cbnz	r3, 55a6 <usbd_work_handler+0x18a>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    558e:	484e      	ldr	r0, [pc, #312]	; (56c8 <usbd_work_handler+0x2ac>)
    5590:	f04f 32ff 	mov.w	r2, #4294967295
    5594:	f04f 33ff 	mov.w	r3, #4294967295
    5598:	f008 f850 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
    559c:	f005 fa5a 	bl	aa54 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
    55a0:	4849      	ldr	r0, [pc, #292]	; (56c8 <usbd_work_handler+0x2ac>)
    55a2:	f008 f84d 	bl	d640 <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    55a6:	682b      	ldr	r3, [r5, #0]
    55a8:	2102      	movs	r1, #2
    55aa:	e7e9      	b.n	5580 <usbd_work_handler+0x164>
	switch (pwr_evt->state) {
    55ac:	7a33      	ldrb	r3, [r6, #8]
    55ae:	2b04      	cmp	r3, #4
    55b0:	d8ae      	bhi.n	5510 <usbd_work_handler+0xf4>
    55b2:	e8df f003 	tbb	[pc, r3]
    55b6:	0359      	.short	0x0359
    55b8:	6723      	.short	0x6723
    55ba:	73          	.byte	0x73
    55bb:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
    55bc:	f004 ffac 	bl	a518 <nrfx_usbd_is_enabled>
    55c0:	4605      	mov	r5, r0
    55c2:	2800      	cmp	r0, #0
    55c4:	d1a4      	bne.n	5510 <usbd_work_handler+0xf4>
			nrfx_usbd_enable();
    55c6:	f004 ff39 	bl	a43c <nrfx_usbd_enable>
    55ca:	f3bf 8f5b 	dmb	ish
    55ce:	4941      	ldr	r1, [pc, #260]	; (56d4 <usbd_work_handler+0x2b8>)
    55d0:	2301      	movs	r3, #1
    55d2:	e851 2f00 	ldrex	r2, [r1]
    55d6:	2a00      	cmp	r2, #0
    55d8:	d103      	bne.n	55e2 <usbd_work_handler+0x1c6>
    55da:	e841 3000 	strex	r0, r3, [r1]
    55de:	2800      	cmp	r0, #0
    55e0:	d1f7      	bne.n	55d2 <usbd_work_handler+0x1b6>
    55e2:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
    55e6:	d193      	bne.n	5510 <usbd_work_handler+0xf4>
	*notify = (struct sys_notify){
    55e8:	f841 5c08 	str.w	r5, [r1, #-8]
    55ec:	f841 5c10 	str.w	r5, [r1, #-16]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
    55f0:	69e0      	ldr	r0, [r4, #28]
    55f2:	6163      	str	r3, [r4, #20]
    55f4:	3914      	subs	r1, #20
    55f6:	f007 fb1f 	bl	cc38 <onoff_request>
    55fa:	e789      	b.n	5510 <usbd_work_handler+0xf4>
	switch (pwr_evt->state) {
    55fc:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    55fe:	f065 007f 	orn	r0, r5, #127	; 0x7f
    5602:	b2c0      	uxtb	r0, r0
    5604:	f7ff fc98 	bl	4f38 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    5608:	7a03      	ldrb	r3, [r0, #8]
    560a:	b113      	cbz	r3, 5612 <usbd_work_handler+0x1f6>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    560c:	7a40      	ldrb	r0, [r0, #9]
    560e:	f005 fbd3 	bl	adb8 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
    5612:	3501      	adds	r5, #1
    5614:	2d08      	cmp	r5, #8
    5616:	d1f2      	bne.n	55fe <usbd_work_handler+0x1e2>
		if (ep_ctx->cfg.en) {
    5618:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
    561c:	b11b      	cbz	r3, 5626 <usbd_work_handler+0x20a>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    561e:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
    5622:	f005 fbc9 	bl	adb8 <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
    5626:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    5628:	b2e8      	uxtb	r0, r5
    562a:	f7ff fc85 	bl	4f38 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    562e:	7a03      	ldrb	r3, [r0, #8]
    5630:	b113      	cbz	r3, 5638 <usbd_work_handler+0x21c>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    5632:	7a40      	ldrb	r0, [r0, #9]
    5634:	f005 fbc0 	bl	adb8 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
    5638:	3501      	adds	r5, #1
    563a:	2d08      	cmp	r5, #8
    563c:	d1f4      	bne.n	5628 <usbd_work_handler+0x20c>
		if (ep_ctx->cfg.en) {
    563e:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    5642:	b11b      	cbz	r3, 564c <usbd_work_handler+0x230>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    5644:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
    5648:	f005 fbb6 	bl	adb8 <nrfx_usbd_ep_enable>
		nrfx_usbd_start(true);
    564c:	2001      	movs	r0, #1
    564e:	f004 ff45 	bl	a4dc <nrfx_usbd_start>
		ctx->ready = true;
    5652:	2301      	movs	r3, #1
    5654:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
    5658:	6823      	ldr	r3, [r4, #0]
    565a:	2b00      	cmp	r3, #0
    565c:	f43f af58 	beq.w	5510 <usbd_work_handler+0xf4>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
    5660:	2100      	movs	r1, #0
    5662:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_RESET, NULL);
    5664:	4798      	blx	r3
    5666:	e753      	b.n	5510 <usbd_work_handler+0xf4>
		ctx->ready = false;
    5668:	2500      	movs	r5, #0
    566a:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
    566e:	f005 fb5d 	bl	ad2c <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
    5672:	f7ff fdc7 	bl	5204 <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
    5676:	6823      	ldr	r3, [r4, #0]
    5678:	2b00      	cmp	r3, #0
    567a:	f43f af49 	beq.w	5510 <usbd_work_handler+0xf4>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
    567e:	4629      	mov	r1, r5
    5680:	2004      	movs	r0, #4
    5682:	e7ef      	b.n	5664 <usbd_work_handler+0x248>
		if (dev_ready()) {
    5684:	2a00      	cmp	r2, #0
    5686:	f43f af43 	beq.w	5510 <usbd_work_handler+0xf4>
			nrfx_usbd_suspend();
    568a:	f004 ff4f 	bl	a52c <nrfx_usbd_suspend>
			if (ctx->status_cb) {
    568e:	6823      	ldr	r3, [r4, #0]
    5690:	2b00      	cmp	r3, #0
    5692:	f43f af3d 	beq.w	5510 <usbd_work_handler+0xf4>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
    5696:	2100      	movs	r1, #0
    5698:	2005      	movs	r0, #5
    569a:	e7e3      	b.n	5664 <usbd_work_handler+0x248>
		if (ctx->status_cb && dev_ready()) {
    569c:	6823      	ldr	r3, [r4, #0]
    569e:	2b00      	cmp	r3, #0
    56a0:	f43f af36 	beq.w	5510 <usbd_work_handler+0xf4>
    56a4:	2a00      	cmp	r2, #0
    56a6:	f43f af33 	beq.w	5510 <usbd_work_handler+0xf4>
			ctx->status_cb(USB_DC_RESUME, NULL);
    56aa:	2100      	movs	r1, #0
    56ac:	2006      	movs	r0, #6
    56ae:	e7d9      	b.n	5664 <usbd_work_handler+0x248>
    56b0:	20000f04 	.word	0x20000f04
    56b4:	20000368 	.word	0x20000368
    56b8:	0000fa38 	.word	0x0000fa38
    56bc:	0000e938 	.word	0x0000e938
    56c0:	40027000 	.word	0x40027000
    56c4:	20000f08 	.word	0x20000f08
    56c8:	20000f3c 	.word	0x20000f3c
    56cc:	0bad0000 	.word	0x0bad0000
    56d0:	0000fa5e 	.word	0x0000fa5e
    56d4:	20000f24 	.word	0x20000f24
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    56d8:	f108 0510 	add.w	r5, r8, #16
    56dc:	f04f 33ff 	mov.w	r3, #4294967295
    56e0:	f04f 32ff 	mov.w	r2, #4294967295
    56e4:	4628      	mov	r0, r5
    56e6:	f007 ffa9 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
    56ea:	f7ff fe63 	bl	53b4 <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
    56ee:	4628      	mov	r0, r5
    56f0:	f007 ffa6 	bl	d640 <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
    56f4:	f858 3c28 	ldr.w	r3, [r8, #-40]
    56f8:	2b00      	cmp	r3, #0
    56fa:	f43f af09 	beq.w	5510 <usbd_work_handler+0xf4>
				ctx->status_cb(USB_DC_RESET, NULL);
    56fe:	2100      	movs	r1, #0
    5700:	2001      	movs	r0, #1
    5702:	e7af      	b.n	5664 <usbd_work_handler+0x248>
	if (ep_ctx->cfg.en) {
    5704:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    5708:	b193      	cbz	r3, 5730 <usbd_work_handler+0x314>
		ep_ctx->read_pending = true;
    570a:	2501      	movs	r5, #1
    570c:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
    5710:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
    5714:	f7ff fc64 	bl	4fe0 <usbd_evt_alloc>
		if (!ev) {
    5718:	b990      	cbnz	r0, 5740 <usbd_work_handler+0x324>
			LOG_ERR("Failed to alloc evt");
    571a:	4b23      	ldr	r3, [pc, #140]	; (57a8 <usbd_work_handler+0x38c>)
    571c:	617b      	str	r3, [r7, #20]
    571e:	2302      	movs	r3, #2
    5720:	4822      	ldr	r0, [pc, #136]	; (57ac <usbd_work_handler+0x390>)
    5722:	613b      	str	r3, [r7, #16]
    5724:	f107 0210 	add.w	r2, r7, #16
    5728:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    572c:	f007 ff83 	bl	d636 <z_log_msg_static_create.constprop.0>
			if (ctx->status_cb) {
    5730:	f858 3c28 	ldr.w	r3, [r8, #-40]
    5734:	2b00      	cmp	r3, #0
    5736:	f43f aeeb 	beq.w	5510 <usbd_work_handler+0xf4>
				ctx->status_cb(USB_DC_SOF, NULL);
    573a:	2100      	movs	r1, #0
    573c:	200a      	movs	r0, #10
    573e:	e791      	b.n	5664 <usbd_work_handler+0x248>
		ev->evt.ep_evt.ep = ep_ctx;
    5740:	4a1b      	ldr	r2, [pc, #108]	; (57b0 <usbd_work_handler+0x394>)
		ev->evt_type = USBD_EVT_EP;
    5742:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    5744:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
    5746:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
    5748:	f7ff fc2e 	bl	4fa8 <usbd_evt_put>
		usbd_work_schedule();
    574c:	f7ff fc24 	bl	4f98 <usbd_work_schedule>
    5750:	e7ee      	b.n	5730 <usbd_work_handler+0x314>
				LOG_ERR("USBD event queue full!");
    5752:	4b18      	ldr	r3, [pc, #96]	; (57b4 <usbd_work_handler+0x398>)
    5754:	617b      	str	r3, [r7, #20]
    5756:	2302      	movs	r3, #2
    5758:	613b      	str	r3, [r7, #16]
    575a:	f107 0210 	add.w	r2, r7, #16
    575e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5762:	4812      	ldr	r0, [pc, #72]	; (57ac <usbd_work_handler+0x390>)
    5764:	f007 ff67 	bl	d636 <z_log_msg_static_create.constprop.0>
	nrfx_power_usbevt_disable();
    5768:	f008 fb0b 	bl	dd82 <nrfx_power_usbevt_disable>
	nrfx_usbd_disable();
    576c:	f005 fade 	bl	ad2c <nrfx_usbd_disable>
	nrfx_usbd_uninit();
    5770:	f004 fe5a 	bl	a428 <nrfx_usbd_uninit>
	usbd_evt_flush();
    5774:	f7ff fc26 	bl	4fc4 <usbd_evt_flush>
	ret = eps_ctx_init();
    5778:	f7ff fe1c 	bl	53b4 <eps_ctx_init>
	nrfx_power_usbevt_enable();
    577c:	f008 fafa 	bl	dd74 <nrfx_power_usbevt_enable>
	err = nrfx_usbd_init(usbd_event_handler);
    5780:	480d      	ldr	r0, [pc, #52]	; (57b8 <usbd_work_handler+0x39c>)
    5782:	f004 feff 	bl	a584 <nrfx_usbd_init>
}
    5786:	e6c3      	b.n	5510 <usbd_work_handler+0xf4>
			LOG_ERR("Unknown USBD event: %"PRId16, ev->evt_type);
    5788:	466d      	mov	r5, sp
    578a:	b088      	sub	sp, #32
    578c:	466a      	mov	r2, sp
    578e:	490b      	ldr	r1, [pc, #44]	; (57bc <usbd_work_handler+0x3a0>)
    5790:	4806      	ldr	r0, [pc, #24]	; (57ac <usbd_work_handler+0x390>)
		switch (ev->evt_type) {
    5792:	e9c2 1305 	strd	r1, r3, [r2, #20]
			LOG_ERR("Unknown USBD event: %"PRId16, ev->evt_type);
    5796:	2303      	movs	r3, #3
    5798:	f842 3f10 	str.w	r3, [r2, #16]!
    579c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    57a0:	f007 ff49 	bl	d636 <z_log_msg_static_create.constprop.0>
    57a4:	46ad      	mov	sp, r5
    57a6:	e6b3      	b.n	5510 <usbd_work_handler+0xf4>
    57a8:	0000fa84 	.word	0x0000fa84
    57ac:	0000e938 	.word	0x0000e938
    57b0:	20001170 	.word	0x20001170
    57b4:	0000fa98 	.word	0x0000fa98
    57b8:	00005245 	.word	0x00005245
    57bc:	0000faaf 	.word	0x0000faaf

000057c0 <usb_dc_attach>:
{
    57c0:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
    57c2:	4d16      	ldr	r5, [pc, #88]	; (581c <usb_dc_attach+0x5c>)
    57c4:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
    57c8:	bb2c      	cbnz	r4, 5816 <usb_dc_attach+0x56>
	return z_impl_k_mutex_init(mutex);
    57ca:	f105 0038 	add.w	r0, r5, #56	; 0x38
    57ce:	f008 fc74 	bl	e0ba <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
    57d2:	4620      	mov	r0, r4
    57d4:	f000 fbce 	bl	5f74 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    57d8:	4622      	mov	r2, r4
    57da:	2101      	movs	r1, #1
	ctx->hfxo_mgr =
    57dc:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    57de:	2027      	movs	r0, #39	; 0x27
    57e0:	f7fe fc6a 	bl	40b8 <z_arm_irq_priority_set>
	nrfx_power_usbevt_enable();
    57e4:	f008 fac6 	bl	dd74 <nrfx_power_usbevt_enable>
	ret = eps_ctx_init();
    57e8:	f7ff fde4 	bl	53b4 <eps_ctx_init>
	if (ret == 0) {
    57ec:	4604      	mov	r4, r0
    57ee:	b910      	cbnz	r0, 57f6 <usb_dc_attach+0x36>
		ctx->attached = true;
    57f0:	2301      	movs	r3, #1
    57f2:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
    57f6:	4b0a      	ldr	r3, [pc, #40]	; (5820 <usb_dc_attach+0x60>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
    57f8:	681b      	ldr	r3, [r3, #0]
    57fa:	b10b      	cbz	r3, 5800 <usb_dc_attach+0x40>
		usbd_work_schedule();
    57fc:	f7ff fbcc 	bl	4f98 <usbd_work_schedule>
#endif // NRF_POWER_HAS_MAINREGSTATUS

#if NRF_POWER_HAS_USBREG
NRF_STATIC_INLINE uint32_t nrf_power_usbregstatus_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
    5800:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5804:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
#ifndef NRFX_DECLARE_ONLY
#if NRF_POWER_HAS_USBREG
NRFX_STATIC_INLINE nrfx_power_usb_state_t nrfx_power_usbstatus_get(void)
{
    uint32_t status = nrf_power_usbregstatus_get(NRF_POWER);
    if(0 == (status & NRF_POWER_USBREGSTATUS_VBUSDETECT_MASK))
    5808:	07db      	lsls	r3, r3, #31
    580a:	d502      	bpl.n	5812 <usb_dc_attach+0x52>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
    580c:	2000      	movs	r0, #0
    580e:	f7ff fc23 	bl	5058 <usb_dc_power_event_handler>
}
    5812:	4620      	mov	r0, r4
    5814:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    5816:	2400      	movs	r4, #0
    5818:	e7fb      	b.n	5812 <usb_dc_attach+0x52>
    581a:	bf00      	nop
    581c:	20000f04 	.word	0x20000f04
    5820:	200003e0 	.word	0x200003e0

00005824 <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
    5824:	4b07      	ldr	r3, [pc, #28]	; (5844 <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
    5826:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    582a:	b13a      	cbz	r2, 583c <usb_dc_set_address+0x18>
    582c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
		return -ENODEV;
    5830:	2b00      	cmp	r3, #0
    5832:	bf14      	ite	ne
    5834:	2000      	movne	r0, #0
    5836:	f06f 0012 	mvneq.w	r0, #18
    583a:	4770      	bx	lr
    583c:	f06f 0012 	mvn.w	r0, #18
}
    5840:	4770      	bx	lr
    5842:	bf00      	nop
    5844:	20000f04 	.word	0x20000f04

00005848 <usb_dc_ep_check_cap>:
{
    5848:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    584a:	4603      	mov	r3, r0
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    584c:	7802      	ldrb	r2, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    584e:	791b      	ldrb	r3, [r3, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    5850:	f002 000f 	and.w	r0, r2, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    5854:	b97b      	cbnz	r3, 5876 <usb_dc_ep_check_cap+0x2e>
    5856:	b158      	cbz	r0, 5870 <usb_dc_ep_check_cap+0x28>
		LOG_ERR("invalid endpoint configuration");
    5858:	4b10      	ldr	r3, [pc, #64]	; (589c <usb_dc_ep_check_cap+0x54>)
		LOG_ERR("invalid endpoint index/address");
    585a:	9305      	str	r3, [sp, #20]
    585c:	2302      	movs	r3, #2
    585e:	9304      	str	r3, [sp, #16]
    5860:	aa04      	add	r2, sp, #16
    5862:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5866:	480e      	ldr	r0, [pc, #56]	; (58a0 <usb_dc_ep_check_cap+0x58>)
    5868:	f007 fee5 	bl	d636 <z_log_msg_static_create.constprop.0>
		return -1;
    586c:	f04f 30ff 	mov.w	r0, #4294967295
}
    5870:	b007      	add	sp, #28
    5872:	f85d fb04 	ldr.w	pc, [sp], #4
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
    5876:	2808      	cmp	r0, #8
    5878:	d901      	bls.n	587e <usb_dc_ep_check_cap+0x36>
		LOG_ERR("invalid endpoint index/address");
    587a:	4b0a      	ldr	r3, [pc, #40]	; (58a4 <usb_dc_ep_check_cap+0x5c>)
    587c:	e7ed      	b.n	585a <usb_dc_ep_check_cap+0x12>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
    587e:	2b01      	cmp	r3, #1
    5880:	d109      	bne.n	5896 <usb_dc_ep_check_cap+0x4e>
    5882:	0713      	lsls	r3, r2, #28
    5884:	d407      	bmi.n	5896 <usb_dc_ep_check_cap+0x4e>
		LOG_WRN("invalid endpoint type");
    5886:	4b08      	ldr	r3, [pc, #32]	; (58a8 <usb_dc_ep_check_cap+0x60>)
    5888:	9305      	str	r3, [sp, #20]
    588a:	2302      	movs	r3, #2
    588c:	9304      	str	r3, [sp, #16]
    588e:	aa04      	add	r2, sp, #16
    5890:	f44f 5184 	mov.w	r1, #4224	; 0x1080
    5894:	e7e7      	b.n	5866 <usb_dc_ep_check_cap+0x1e>
	return 0;
    5896:	2000      	movs	r0, #0
    5898:	e7ea      	b.n	5870 <usb_dc_ep_check_cap+0x28>
    589a:	bf00      	nop
    589c:	0000fac6 	.word	0x0000fac6
    58a0:	0000e938 	.word	0x0000e938
    58a4:	0000fae5 	.word	0x0000fae5
    58a8:	0000fb04 	.word	0x0000fb04

000058ac <usb_dc_ep_configure>:
{
    58ac:	b530      	push	{r4, r5, lr}
	return get_usbd_ctx()->attached;
    58ae:	4b16      	ldr	r3, [pc, #88]	; (5908 <usb_dc_ep_configure+0x5c>)
	if (!dev_attached()) {
    58b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    58b4:	b087      	sub	sp, #28
    58b6:	4604      	mov	r4, r0
	if (!dev_attached()) {
    58b8:	b31b      	cbz	r3, 5902 <usb_dc_ep_configure+0x56>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
    58ba:	7805      	ldrb	r5, [r0, #0]
    58bc:	4628      	mov	r0, r5
    58be:	f7ff fb3b 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    58c2:	b1b0      	cbz	r0, 58f2 <usb_dc_ep_configure+0x46>
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
    58c4:	7245      	strb	r5, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
    58c6:	7923      	ldrb	r3, [r4, #4]
    58c8:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    58ca:	8863      	ldrh	r3, [r4, #2]
    58cc:	6043      	str	r3, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    58ce:	7820      	ldrb	r0, [r4, #0]
    58d0:	8861      	ldrh	r1, [r4, #2]
    58d2:	f010 0f08 	tst.w	r0, #8
    58d6:	d110      	bne.n	58fa <usb_dc_ep_configure+0x4e>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
    58d8:	1e4b      	subs	r3, r1, #1
    58da:	420b      	tst	r3, r1
    58dc:	d00d      	beq.n	58fa <usb_dc_ep_configure+0x4e>
			LOG_ERR("EP max packet size must be a power of 2");
    58de:	4b0b      	ldr	r3, [pc, #44]	; (590c <usb_dc_ep_configure+0x60>)
    58e0:	9305      	str	r3, [sp, #20]
    58e2:	480b      	ldr	r0, [pc, #44]	; (5910 <usb_dc_ep_configure+0x64>)
    58e4:	2302      	movs	r3, #2
    58e6:	aa04      	add	r2, sp, #16
    58e8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    58ec:	9304      	str	r3, [sp, #16]
    58ee:	f007 fea2 	bl	d636 <z_log_msg_static_create.constprop.0>
		return -EINVAL;
    58f2:	f06f 0015 	mvn.w	r0, #21
}
    58f6:	b007      	add	sp, #28
    58f8:	bd30      	pop	{r4, r5, pc}
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
    58fa:	f008 faeb 	bl	ded4 <nrfx_usbd_ep_max_packet_size_set>
	return 0;
    58fe:	2000      	movs	r0, #0
    5900:	e7f9      	b.n	58f6 <usb_dc_ep_configure+0x4a>
		return -ENODEV;
    5902:	f06f 0012 	mvn.w	r0, #18
    5906:	e7f6      	b.n	58f6 <usb_dc_ep_configure+0x4a>
    5908:	20000f04 	.word	0x20000f04
    590c:	0000fb1a 	.word	0x0000fb1a
    5910:	0000e938 	.word	0x0000e938

00005914 <usb_dc_ep_set_stall>:
{
    5914:	b530      	push	{r4, r5, lr}
	return get_usbd_ctx()->attached;
    5916:	4b19      	ldr	r3, [pc, #100]	; (597c <usb_dc_ep_set_stall+0x68>)
	if (!dev_attached() || !dev_ready()) {
    5918:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    591c:	b087      	sub	sp, #28
    591e:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    5920:	b342      	cbz	r2, 5974 <usb_dc_ep_set_stall+0x60>
    5922:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    5926:	b32b      	cbz	r3, 5974 <usb_dc_ep_set_stall+0x60>
	ep_ctx = endpoint_ctx(ep);
    5928:	f7ff fb06 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    592c:	4604      	mov	r4, r0
    592e:	b918      	cbnz	r0, 5938 <usb_dc_ep_set_stall+0x24>
		return -EINVAL;
    5930:	f06f 0015 	mvn.w	r0, #21
}
    5934:	b007      	add	sp, #28
    5936:	bd30      	pop	{r4, r5, pc}
	switch (ep_ctx->cfg.type) {
    5938:	7a83      	ldrb	r3, [r0, #10]
    593a:	2b01      	cmp	r3, #1
    593c:	d00f      	beq.n	595e <usb_dc_ep_set_stall+0x4a>
    593e:	d907      	bls.n	5950 <usb_dc_ep_set_stall+0x3c>
    5940:	3b02      	subs	r3, #2
    5942:	2b01      	cmp	r3, #1
    5944:	d907      	bls.n	5956 <usb_dc_ep_set_stall+0x42>
	ep_ctx->buf.curr = ep_ctx->buf.data;
    5946:	6963      	ldr	r3, [r4, #20]
    5948:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len = 0U;
    594a:	2000      	movs	r0, #0
    594c:	60e0      	str	r0, [r4, #12]
	return 0;
    594e:	e7f1      	b.n	5934 <usb_dc_ep_set_stall+0x20>
		nrfx_usbd_setup_stall();
    5950:	f005 f888 	bl	aa64 <nrfx_usbd_setup_stall>
		break;
    5954:	e7f7      	b.n	5946 <usb_dc_ep_set_stall+0x32>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
    5956:	4628      	mov	r0, r5
    5958:	f004 fff4 	bl	a944 <nrfx_usbd_ep_stall>
		break;
    595c:	e7f3      	b.n	5946 <usb_dc_ep_set_stall+0x32>
		LOG_ERR("STALL unsupported on ISO endpoint");
    595e:	4b08      	ldr	r3, [pc, #32]	; (5980 <usb_dc_ep_set_stall+0x6c>)
    5960:	9305      	str	r3, [sp, #20]
    5962:	4808      	ldr	r0, [pc, #32]	; (5984 <usb_dc_ep_set_stall+0x70>)
    5964:	2302      	movs	r3, #2
    5966:	aa04      	add	r2, sp, #16
    5968:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    596c:	9304      	str	r3, [sp, #16]
    596e:	f007 fe62 	bl	d636 <z_log_msg_static_create.constprop.0>
		return -EINVAL;
    5972:	e7dd      	b.n	5930 <usb_dc_ep_set_stall+0x1c>
		return -ENODEV;
    5974:	f06f 0012 	mvn.w	r0, #18
    5978:	e7dc      	b.n	5934 <usb_dc_ep_set_stall+0x20>
    597a:	bf00      	nop
    597c:	20000f04 	.word	0x20000f04
    5980:	0000fb42 	.word	0x0000fb42
    5984:	0000e938 	.word	0x0000e938

00005988 <usb_dc_ep_clear_stall>:
{
    5988:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    598a:	4b0e      	ldr	r3, [pc, #56]	; (59c4 <usb_dc_ep_clear_stall+0x3c>)
	if (!dev_attached() || !dev_ready()) {
    598c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    5990:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    5992:	b182      	cbz	r2, 59b6 <usb_dc_ep_clear_stall+0x2e>
    5994:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    5998:	b16b      	cbz	r3, 59b6 <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
    599a:	f7ff facd 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    599e:	b168      	cbz	r0, 59bc <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
    59a0:	f015 0408 	ands.w	r4, r5, #8
    59a4:	d10a      	bne.n	59bc <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    59a6:	4628      	mov	r0, r5
    59a8:	f004 ffee 	bl	a988 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    59ac:	4628      	mov	r0, r5
    59ae:	f005 fa57 	bl	ae60 <nrfx_usbd_ep_stall_clear>
	return 0;
    59b2:	4620      	mov	r0, r4
}
    59b4:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    59b6:	f06f 0012 	mvn.w	r0, #18
    59ba:	e7fb      	b.n	59b4 <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
    59bc:	f06f 0015 	mvn.w	r0, #21
    59c0:	e7f8      	b.n	59b4 <usb_dc_ep_clear_stall+0x2c>
    59c2:	bf00      	nop
    59c4:	20000f04 	.word	0x20000f04

000059c8 <usb_dc_ep_is_stalled>:
{
    59c8:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    59ca:	4b0c      	ldr	r3, [pc, #48]	; (59fc <usb_dc_ep_is_stalled+0x34>)
	if (!dev_attached() || !dev_ready()) {
    59cc:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    59d0:	4605      	mov	r5, r0
    59d2:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
    59d4:	b162      	cbz	r2, 59f0 <usb_dc_ep_is_stalled+0x28>
    59d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    59da:	b14b      	cbz	r3, 59f0 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
    59dc:	f7ff faac 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    59e0:	b148      	cbz	r0, 59f6 <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
    59e2:	b144      	cbz	r4, 59f6 <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
    59e4:	4628      	mov	r0, r5
    59e6:	f004 ffb5 	bl	a954 <nrfx_usbd_ep_stall_check>
    59ea:	7020      	strb	r0, [r4, #0]
	return 0;
    59ec:	2000      	movs	r0, #0
}
    59ee:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    59f0:	f06f 0012 	mvn.w	r0, #18
    59f4:	e7fb      	b.n	59ee <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
    59f6:	f06f 0015 	mvn.w	r0, #21
    59fa:	e7f8      	b.n	59ee <usb_dc_ep_is_stalled+0x26>
    59fc:	20000f04 	.word	0x20000f04

00005a00 <usb_dc_ep_enable>:
{
    5a00:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    5a02:	4e13      	ldr	r6, [pc, #76]	; (5a50 <usb_dc_ep_enable+0x50>)
	if (!dev_attached()) {
    5a04:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
{
    5a08:	4604      	mov	r4, r0
	if (!dev_attached()) {
    5a0a:	b1c3      	cbz	r3, 5a3e <usb_dc_ep_enable+0x3e>
	ep_ctx = endpoint_ctx(ep);
    5a0c:	f7ff fa94 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5a10:	4605      	mov	r5, r0
    5a12:	b1b8      	cbz	r0, 5a44 <usb_dc_ep_enable+0x44>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
    5a14:	0723      	lsls	r3, r4, #28
    5a16:	d405      	bmi.n	5a24 <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    5a18:	4620      	mov	r0, r4
    5a1a:	f004 ffb5 	bl	a988 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    5a1e:	4620      	mov	r0, r4
    5a20:	f005 fa1e 	bl	ae60 <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
    5a24:	7a2b      	ldrb	r3, [r5, #8]
    5a26:	b983      	cbnz	r3, 5a4a <usb_dc_ep_enable+0x4a>
	ep_ctx->cfg.en = true;
    5a28:	2301      	movs	r3, #1
    5a2a:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
    5a2c:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
    5a30:	b90b      	cbnz	r3, 5a36 <usb_dc_ep_enable+0x36>
	return 0;
    5a32:	2000      	movs	r0, #0
}
    5a34:	bd70      	pop	{r4, r5, r6, pc}
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
    5a36:	4620      	mov	r0, r4
    5a38:	f005 f9be 	bl	adb8 <nrfx_usbd_ep_enable>
    5a3c:	e7f9      	b.n	5a32 <usb_dc_ep_enable+0x32>
		return -ENODEV;
    5a3e:	f06f 0012 	mvn.w	r0, #18
    5a42:	e7f7      	b.n	5a34 <usb_dc_ep_enable+0x34>
		return -EINVAL;
    5a44:	f06f 0015 	mvn.w	r0, #21
    5a48:	e7f4      	b.n	5a34 <usb_dc_ep_enable+0x34>
		return -EALREADY;
    5a4a:	f06f 0077 	mvn.w	r0, #119	; 0x77
    5a4e:	e7f1      	b.n	5a34 <usb_dc_ep_enable+0x34>
    5a50:	20000f04 	.word	0x20000f04

00005a54 <usb_dc_ep_write>:
{
    5a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return get_usbd_ctx()->attached;
    5a58:	f8df 9124 	ldr.w	r9, [pc, #292]	; 5b80 <usb_dc_ep_write+0x12c>
{
    5a5c:	b084      	sub	sp, #16
    5a5e:	461e      	mov	r6, r3
	if (!dev_attached() || !dev_ready()) {
    5a60:	f899 3024 	ldrb.w	r3, [r9, #36]	; 0x24
{
    5a64:	af00      	add	r7, sp, #0
    5a66:	4680      	mov	r8, r0
    5a68:	468a      	mov	sl, r1
    5a6a:	4615      	mov	r5, r2
	if (!dev_attached() || !dev_ready()) {
    5a6c:	2b00      	cmp	r3, #0
    5a6e:	f000 8083 	beq.w	5b78 <usb_dc_ep_write+0x124>
    5a72:	f899 3025 	ldrb.w	r3, [r9, #37]	; 0x25
    5a76:	2b00      	cmp	r3, #0
    5a78:	d07e      	beq.n	5b78 <usb_dc_ep_write+0x124>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
    5a7a:	f010 0f80 	tst.w	r0, #128	; 0x80
    5a7e:	d014      	beq.n	5aaa <usb_dc_ep_write+0x56>
	ep_ctx = endpoint_ctx(ep);
    5a80:	f7ff fa5a 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5a84:	4604      	mov	r4, r0
    5a86:	b180      	cbz	r0, 5aaa <usb_dc_ep_write+0x56>
	if (!ep_ctx->cfg.en) {
    5a88:	7a03      	ldrb	r3, [r0, #8]
    5a8a:	b9ab      	cbnz	r3, 5ab8 <usb_dc_ep_write+0x64>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    5a8c:	466c      	mov	r4, sp
    5a8e:	b088      	sub	sp, #32
    5a90:	466a      	mov	r2, sp
    5a92:	4b3c      	ldr	r3, [pc, #240]	; (5b84 <usb_dc_ep_write+0x130>)
    5a94:	483c      	ldr	r0, [pc, #240]	; (5b88 <usb_dc_ep_write+0x134>)
    5a96:	e9c2 3805 	strd	r3, r8, [r2, #20]
    5a9a:	2303      	movs	r3, #3
    5a9c:	f842 3f10 	str.w	r3, [r2, #16]!
    5aa0:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5aa4:	f007 fdc7 	bl	d636 <z_log_msg_static_create.constprop.0>
    5aa8:	46a5      	mov	sp, r4
		return -EINVAL;
    5aaa:	f06f 0415 	mvn.w	r4, #21
}
    5aae:	4620      	mov	r0, r4
    5ab0:	3710      	adds	r7, #16
    5ab2:	46bd      	mov	sp, r7
    5ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    5ab8:	f04f 33ff 	mov.w	r3, #4294967295
    5abc:	f04f 32ff 	mov.w	r2, #4294967295
    5ac0:	f109 0038 	add.w	r0, r9, #56	; 0x38
    5ac4:	f007 fdba 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
    5ac8:	7fa3      	ldrb	r3, [r4, #30]
    5aca:	b133      	cbz	r3, 5ada <usb_dc_ep_write+0x86>
		k_mutex_unlock(&ctx->drv_lock);
    5acc:	f109 0038 	add.w	r0, r9, #56	; 0x38
    5ad0:	f007 fdb6 	bl	d640 <k_mutex_unlock.isra.0>
		return -EAGAIN;
    5ad4:	f06f 040a 	mvn.w	r4, #10
    5ad8:	e7e9      	b.n	5aae <usb_dc_ep_write+0x5a>
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    5ada:	7aa3      	ldrb	r3, [r4, #10]
	if (!data_len && ep_ctx->trans_zlp) {
    5adc:	b355      	cbz	r5, 5b34 <usb_dc_ep_write+0xe0>
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    5ade:	2b00      	cmp	r3, #0
    5ae0:	d038      	beq.n	5b54 <usb_dc_ep_write+0x100>
	ep_ctx->write_in_progress = true;
    5ae2:	2301      	movs	r3, #1
    5ae4:	77a3      	strb	r3, [r4, #30]
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    5ae6:	f04f 0900 	mov.w	r9, #0
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    5aea:	1d39      	adds	r1, r7, #4
    5aec:	4640      	mov	r0, r8
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    5aee:	e9c7 a501 	strd	sl, r5, [r7, #4]
    5af2:	f8c7 900c 	str.w	r9, [r7, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    5af6:	f004 fd87 	bl	a608 <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    5afa:	4b24      	ldr	r3, [pc, #144]	; (5b8c <usb_dc_ep_write+0x138>)
    5afc:	4298      	cmp	r0, r3
    5afe:	d037      	beq.n	5b70 <usb_dc_ep_write+0x11c>
		ep_ctx->write_in_progress = false;
    5b00:	f884 901e 	strb.w	r9, [r4, #30]
		if (ret_bytes) {
    5b04:	b10e      	cbz	r6, 5b0a <usb_dc_ep_write+0xb6>
			*ret_bytes = 0;
    5b06:	f8c6 9000 	str.w	r9, [r6]
		LOG_ERR("nRF USBD write error: %d", (uint32_t)err);
    5b0a:	466c      	mov	r4, sp
    5b0c:	b088      	sub	sp, #32
    5b0e:	466a      	mov	r2, sp
    5b10:	4b1f      	ldr	r3, [pc, #124]	; (5b90 <usb_dc_ep_write+0x13c>)
    5b12:	e9c2 3005 	strd	r3, r0, [r2, #20]
    5b16:	2303      	movs	r3, #3
    5b18:	f842 3f10 	str.w	r3, [r2, #16]!
    5b1c:	481a      	ldr	r0, [pc, #104]	; (5b88 <usb_dc_ep_write+0x134>)
    5b1e:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5b22:	f007 fd88 	bl	d636 <z_log_msg_static_create.constprop.0>
    5b26:	46a5      	mov	sp, r4
		result = -EIO;
    5b28:	f06f 0404 	mvn.w	r4, #4
	k_mutex_unlock(&ctx->drv_lock);
    5b2c:	4819      	ldr	r0, [pc, #100]	; (5b94 <usb_dc_ep_write+0x140>)
    5b2e:	f007 fd87 	bl	d640 <k_mutex_unlock.isra.0>
	return result;
    5b32:	e7bc      	b.n	5aae <usb_dc_ep_write+0x5a>
	if (!data_len && ep_ctx->trans_zlp) {
    5b34:	7fe2      	ldrb	r2, [r4, #31]
    5b36:	b102      	cbz	r2, 5b3a <usb_dc_ep_write+0xe6>
		ep_ctx->trans_zlp = false;
    5b38:	77e5      	strb	r5, [r4, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    5b3a:	2b00      	cmp	r3, #0
    5b3c:	d1d1      	bne.n	5ae2 <usb_dc_ep_write+0x8e>
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
    5b3e:	f004 ff99 	bl	aa74 <nrfx_usbd_last_setup_dir_get>
    5b42:	4580      	cmp	r8, r0
    5b44:	d0cd      	beq.n	5ae2 <usb_dc_ep_write+0x8e>
		nrfx_usbd_setup_clear();
    5b46:	f004 ff85 	bl	aa54 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
    5b4a:	4812      	ldr	r0, [pc, #72]	; (5b94 <usb_dc_ep_write+0x140>)
    5b4c:	f007 fd78 	bl	d640 <k_mutex_unlock.isra.0>
		return 0;
    5b50:	2400      	movs	r4, #0
    5b52:	e7ac      	b.n	5aae <usb_dc_ep_write+0x5a>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    5b54:	f8b9 300a 	ldrh.w	r3, [r9, #10]
    5b58:	429d      	cmp	r5, r3
    5b5a:	d2f0      	bcs.n	5b3e <usb_dc_ep_write+0xea>
		    !(data_len % ep_ctx->cfg.max_sz)) {
    5b5c:	6862      	ldr	r2, [r4, #4]
    5b5e:	fbb5 f3f2 	udiv	r3, r5, r2
    5b62:	fb02 5313 	mls	r3, r2, r3, r5
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    5b66:	2b00      	cmp	r3, #0
    5b68:	d1e9      	bne.n	5b3e <usb_dc_ep_write+0xea>
			ep_ctx->trans_zlp = true;
    5b6a:	2301      	movs	r3, #1
    5b6c:	77e3      	strb	r3, [r4, #31]
	if ((ep_ctx->cfg.type == USB_DC_EP_CONTROL)
    5b6e:	e7e6      	b.n	5b3e <usb_dc_ep_write+0xea>
		if (ret_bytes) {
    5b70:	b106      	cbz	r6, 5b74 <usb_dc_ep_write+0x120>
			*ret_bytes = data_len;
    5b72:	6035      	str	r5, [r6, #0]
	int result = 0;
    5b74:	2400      	movs	r4, #0
    5b76:	e7d9      	b.n	5b2c <usb_dc_ep_write+0xd8>
		return -ENODEV;
    5b78:	f06f 0412 	mvn.w	r4, #18
    5b7c:	e797      	b.n	5aae <usb_dc_ep_write+0x5a>
    5b7e:	bf00      	nop
    5b80:	20000f04 	.word	0x20000f04
    5b84:	0000fb64 	.word	0x0000fb64
    5b88:	0000e938 	.word	0x0000e938
    5b8c:	0bad0000 	.word	0x0bad0000
    5b90:	0000fb83 	.word	0x0000fb83
    5b94:	20000f3c 	.word	0x20000f3c

00005b98 <usb_dc_ep_read_wait>:
{
    5b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5b9c:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
    5b9e:	4b2d      	ldr	r3, [pc, #180]	; (5c54 <usb_dc_ep_read_wait+0xbc>)
{
    5ba0:	4690      	mov	r8, r2
	if (!dev_attached() || !dev_ready()) {
    5ba2:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    5ba6:	af00      	add	r7, sp, #0
    5ba8:	4681      	mov	r9, r0
    5baa:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
    5bac:	2a00      	cmp	r2, #0
    5bae:	d04d      	beq.n	5c4c <usb_dc_ep_read_wait+0xb4>
    5bb0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    5bb4:	2b00      	cmp	r3, #0
    5bb6:	d049      	beq.n	5c4c <usb_dc_ep_read_wait+0xb4>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    5bb8:	f010 0f80 	tst.w	r0, #128	; 0x80
    5bbc:	d119      	bne.n	5bf2 <usb_dc_ep_read_wait+0x5a>
	if (!data && max_data_len) {
    5bbe:	b911      	cbnz	r1, 5bc6 <usb_dc_ep_read_wait+0x2e>
    5bc0:	f1b8 0f00 	cmp.w	r8, #0
    5bc4:	d115      	bne.n	5bf2 <usb_dc_ep_read_wait+0x5a>
	ep_ctx = endpoint_ctx(ep);
    5bc6:	4648      	mov	r0, r9
    5bc8:	f7ff f9b6 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5bcc:	4604      	mov	r4, r0
    5bce:	b180      	cbz	r0, 5bf2 <usb_dc_ep_read_wait+0x5a>
	if (!ep_ctx->cfg.en) {
    5bd0:	7a03      	ldrb	r3, [r0, #8]
    5bd2:	b98b      	cbnz	r3, 5bf8 <usb_dc_ep_read_wait+0x60>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    5bd4:	466c      	mov	r4, sp
    5bd6:	b088      	sub	sp, #32
    5bd8:	466a      	mov	r2, sp
    5bda:	4b1f      	ldr	r3, [pc, #124]	; (5c58 <usb_dc_ep_read_wait+0xc0>)
    5bdc:	481f      	ldr	r0, [pc, #124]	; (5c5c <usb_dc_ep_read_wait+0xc4>)
    5bde:	e9c2 3905 	strd	r3, r9, [r2, #20]
    5be2:	2303      	movs	r3, #3
    5be4:	f842 3f10 	str.w	r3, [r2, #16]!
    5be8:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5bec:	f007 fd23 	bl	d636 <z_log_msg_static_create.constprop.0>
    5bf0:	46a5      	mov	sp, r4
		return -EINVAL;
    5bf2:	f06f 0015 	mvn.w	r0, #21
    5bf6:	e015      	b.n	5c24 <usb_dc_ep_read_wait+0x8c>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    5bf8:	f04f 33ff 	mov.w	r3, #4294967295
    5bfc:	4818      	ldr	r0, [pc, #96]	; (5c60 <usb_dc_ep_read_wait+0xc8>)
    5bfe:	f04f 32ff 	mov.w	r2, #4294967295
    5c02:	f007 fd1b 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
    5c06:	68e3      	ldr	r3, [r4, #12]
    5c08:	4598      	cmp	r8, r3
    5c0a:	46c1      	mov	r9, r8
    5c0c:	bf28      	it	cs
    5c0e:	4699      	movcs	r9, r3
	if (!data && !max_data_len) {
    5c10:	b95e      	cbnz	r6, 5c2a <usb_dc_ep_read_wait+0x92>
    5c12:	f1b8 0f00 	cmp.w	r8, #0
    5c16:	d108      	bne.n	5c2a <usb_dc_ep_read_wait+0x92>
		if (read_bytes) {
    5c18:	b105      	cbz	r5, 5c1c <usb_dc_ep_read_wait+0x84>
			*read_bytes = ep_ctx->buf.len;
    5c1a:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
    5c1c:	4810      	ldr	r0, [pc, #64]	; (5c60 <usb_dc_ep_read_wait+0xc8>)
    5c1e:	f007 fd0f 	bl	d640 <k_mutex_unlock.isra.0>
		return 0;
    5c22:	2000      	movs	r0, #0
}
    5c24:	46bd      	mov	sp, r7
    5c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
    5c2a:	69a1      	ldr	r1, [r4, #24]
    5c2c:	464a      	mov	r2, r9
    5c2e:	4630      	mov	r0, r6
    5c30:	f007 fca6 	bl	d580 <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
    5c34:	69a3      	ldr	r3, [r4, #24]
    5c36:	444b      	add	r3, r9
    5c38:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
    5c3a:	68e3      	ldr	r3, [r4, #12]
    5c3c:	eba3 0309 	sub.w	r3, r3, r9
    5c40:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
    5c42:	2d00      	cmp	r5, #0
    5c44:	d0ea      	beq.n	5c1c <usb_dc_ep_read_wait+0x84>
		*read_bytes = bytes_to_copy;
    5c46:	f8c5 9000 	str.w	r9, [r5]
    5c4a:	e7e7      	b.n	5c1c <usb_dc_ep_read_wait+0x84>
		return -ENODEV;
    5c4c:	f06f 0012 	mvn.w	r0, #18
    5c50:	e7e8      	b.n	5c24 <usb_dc_ep_read_wait+0x8c>
    5c52:	bf00      	nop
    5c54:	20000f04 	.word	0x20000f04
    5c58:	0000fb64 	.word	0x0000fb64
    5c5c:	0000e938 	.word	0x0000e938
    5c60:	20000f3c 	.word	0x20000f3c

00005c64 <usb_dc_ep_read_continue>:
{
    5c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return get_usbd_ctx()->attached;
    5c66:	4d27      	ldr	r5, [pc, #156]	; (5d04 <usb_dc_ep_read_continue+0xa0>)
	if (!dev_attached() || !dev_ready()) {
    5c68:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
{
    5c6c:	af00      	add	r7, sp, #0
    5c6e:	4606      	mov	r6, r0
	if (!dev_attached() || !dev_ready()) {
    5c70:	2b00      	cmp	r3, #0
    5c72:	d044      	beq.n	5cfe <usb_dc_ep_read_continue+0x9a>
    5c74:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    5c78:	2b00      	cmp	r3, #0
    5c7a:	d040      	beq.n	5cfe <usb_dc_ep_read_continue+0x9a>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    5c7c:	0603      	lsls	r3, r0, #24
    5c7e:	d414      	bmi.n	5caa <usb_dc_ep_read_continue+0x46>
	ep_ctx = endpoint_ctx(ep);
    5c80:	f7ff f95a 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5c84:	4604      	mov	r4, r0
    5c86:	b180      	cbz	r0, 5caa <usb_dc_ep_read_continue+0x46>
	if (!ep_ctx->cfg.en) {
    5c88:	7a03      	ldrb	r3, [r0, #8]
    5c8a:	b993      	cbnz	r3, 5cb2 <usb_dc_ep_read_continue+0x4e>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    5c8c:	466c      	mov	r4, sp
    5c8e:	b088      	sub	sp, #32
    5c90:	466a      	mov	r2, sp
    5c92:	4b1d      	ldr	r3, [pc, #116]	; (5d08 <usb_dc_ep_read_continue+0xa4>)
    5c94:	481d      	ldr	r0, [pc, #116]	; (5d0c <usb_dc_ep_read_continue+0xa8>)
    5c96:	e9c2 3605 	strd	r3, r6, [r2, #20]
    5c9a:	2303      	movs	r3, #3
    5c9c:	f842 3f10 	str.w	r3, [r2, #16]!
    5ca0:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5ca4:	f007 fcc7 	bl	d636 <z_log_msg_static_create.constprop.0>
    5ca8:	46a5      	mov	sp, r4
		return -EINVAL;
    5caa:	f06f 0015 	mvn.w	r0, #21
}
    5cae:	46bd      	mov	sp, r7
    5cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    5cb2:	f04f 33ff 	mov.w	r3, #4294967295
    5cb6:	f04f 32ff 	mov.w	r2, #4294967295
    5cba:	f105 0038 	add.w	r0, r5, #56	; 0x38
    5cbe:	f007 fcbd 	bl	d63c <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
    5cc2:	68e3      	ldr	r3, [r4, #12]
    5cc4:	b9b3      	cbnz	r3, 5cf4 <usb_dc_ep_read_continue+0x90>
		ep_ctx->read_complete = true;
    5cc6:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
    5cc8:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
    5cca:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
    5ccc:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
    5cce:	7f63      	ldrb	r3, [r4, #29]
    5cd0:	b183      	cbz	r3, 5cf4 <usb_dc_ep_read_continue+0x90>
			struct usbd_event *ev = usbd_evt_alloc();
    5cd2:	f7ff f985 	bl	4fe0 <usbd_evt_alloc>
			if (!ev) {
    5cd6:	b930      	cbnz	r0, 5ce6 <usb_dc_ep_read_continue+0x82>
				k_mutex_unlock(&ctx->drv_lock);
    5cd8:	f105 0038 	add.w	r0, r5, #56	; 0x38
    5cdc:	f007 fcb0 	bl	d640 <k_mutex_unlock.isra.0>
				return -ENOMEM;
    5ce0:	f06f 000b 	mvn.w	r0, #11
    5ce4:	e7e3      	b.n	5cae <usb_dc_ep_read_continue+0x4a>
			ev->evt_type = USBD_EVT_EP;
    5ce6:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
    5ce8:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    5cea:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
    5cec:	f7ff f95c 	bl	4fa8 <usbd_evt_put>
			usbd_work_schedule();
    5cf0:	f7ff f952 	bl	4f98 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
    5cf4:	4806      	ldr	r0, [pc, #24]	; (5d10 <usb_dc_ep_read_continue+0xac>)
    5cf6:	f007 fca3 	bl	d640 <k_mutex_unlock.isra.0>
	return 0;
    5cfa:	2000      	movs	r0, #0
    5cfc:	e7d7      	b.n	5cae <usb_dc_ep_read_continue+0x4a>
		return -ENODEV;
    5cfe:	f06f 0012 	mvn.w	r0, #18
    5d02:	e7d4      	b.n	5cae <usb_dc_ep_read_continue+0x4a>
    5d04:	20000f04 	.word	0x20000f04
    5d08:	0000fb64 	.word	0x0000fb64
    5d0c:	0000e938 	.word	0x0000e938
    5d10:	20000f3c 	.word	0x20000f3c

00005d14 <usb_dc_ep_set_callback>:
{
    5d14:	b510      	push	{r4, lr}
	return get_usbd_ctx()->attached;
    5d16:	4b08      	ldr	r3, [pc, #32]	; (5d38 <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
    5d18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    5d1c:	460c      	mov	r4, r1
	if (!dev_attached()) {
    5d1e:	b12b      	cbz	r3, 5d2c <usb_dc_ep_set_callback+0x18>
	ep_ctx = endpoint_ctx(ep);
    5d20:	f7ff f90a 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5d24:	b128      	cbz	r0, 5d32 <usb_dc_ep_set_callback+0x1e>
	ep_ctx->cfg.cb = cb;
    5d26:	6004      	str	r4, [r0, #0]
	return 0;
    5d28:	2000      	movs	r0, #0
}
    5d2a:	bd10      	pop	{r4, pc}
		return -ENODEV;
    5d2c:	f06f 0012 	mvn.w	r0, #18
    5d30:	e7fb      	b.n	5d2a <usb_dc_ep_set_callback+0x16>
		return -EINVAL;
    5d32:	f06f 0015 	mvn.w	r0, #21
    5d36:	e7f8      	b.n	5d2a <usb_dc_ep_set_callback+0x16>
    5d38:	20000f04 	.word	0x20000f04

00005d3c <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
    5d3c:	4b01      	ldr	r3, [pc, #4]	; (5d44 <usb_dc_set_status_callback+0x8>)
    5d3e:	6018      	str	r0, [r3, #0]
}
    5d40:	4770      	bx	lr
    5d42:	bf00      	nop
    5d44:	20000f04 	.word	0x20000f04

00005d48 <usb_dc_ep_mps>:
{
    5d48:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    5d4a:	4b07      	ldr	r3, [pc, #28]	; (5d68 <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
    5d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    5d50:	b123      	cbz	r3, 5d5c <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
    5d52:	f7ff f8f1 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    5d56:	b120      	cbz	r0, 5d62 <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
    5d58:	6840      	ldr	r0, [r0, #4]
}
    5d5a:	bd08      	pop	{r3, pc}
		return -ENODEV;
    5d5c:	f06f 0012 	mvn.w	r0, #18
    5d60:	e7fb      	b.n	5d5a <usb_dc_ep_mps+0x12>
		return -EINVAL;
    5d62:	f06f 0015 	mvn.w	r0, #21
    5d66:	e7f8      	b.n	5d5a <usb_dc_ep_mps+0x12>
    5d68:	20000f04 	.word	0x20000f04

00005d6c <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    5d6c:	4b08      	ldr	r3, [pc, #32]	; (5d90 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    5d6e:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    5d70:	1ac3      	subs	r3, r0, r3
{
    5d72:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    5d74:	4907      	ldr	r1, [pc, #28]	; (5d94 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    5d76:	109b      	asrs	r3, r3, #2
{
    5d78:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    5d7a:	4359      	muls	r1, r3
    5d7c:	4806      	ldr	r0, [pc, #24]	; (5d98 <onoff_stop+0x2c>)
    5d7e:	2240      	movs	r2, #64	; 0x40
    5d80:	f007 fca4 	bl	d6cc <stop>
	notify(mgr, res);
    5d84:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    5d86:	4601      	mov	r1, r0
	notify(mgr, res);
    5d88:	4620      	mov	r0, r4
}
    5d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    5d8e:	4718      	bx	r3
    5d90:	200017a8 	.word	0x200017a8
    5d94:	b6db6db7 	.word	0xb6db6db7
    5d98:	0000e768 	.word	0x0000e768

00005d9c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    5d9c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    5d9e:	4c0c      	ldr	r4, [pc, #48]	; (5dd0 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5da0:	4a0c      	ldr	r2, [pc, #48]	; (5dd4 <onoff_start+0x38>)
    5da2:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    5da4:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5da6:	9300      	str	r3, [sp, #0]
{
    5da8:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5daa:	460b      	mov	r3, r1
    5dac:	490a      	ldr	r1, [pc, #40]	; (5dd8 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    5dae:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5db0:	4361      	muls	r1, r4
{
    5db2:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5db4:	4809      	ldr	r0, [pc, #36]	; (5ddc <onoff_start+0x40>)
    5db6:	f007 fcb5 	bl	d724 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    5dba:	1e01      	subs	r1, r0, #0
    5dbc:	da05      	bge.n	5dca <onoff_start+0x2e>
		notify(mgr, err);
    5dbe:	4630      	mov	r0, r6
    5dc0:	462b      	mov	r3, r5
	}
}
    5dc2:	b002      	add	sp, #8
    5dc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    5dc8:	4718      	bx	r3
}
    5dca:	b002      	add	sp, #8
    5dcc:	bd70      	pop	{r4, r5, r6, pc}
    5dce:	bf00      	nop
    5dd0:	200017a8 	.word	0x200017a8
    5dd4:	0000d78f 	.word	0x0000d78f
    5dd8:	b6db6db7 	.word	0xb6db6db7
    5ddc:	0000e768 	.word	0x0000e768

00005de0 <generic_hfclk_stop>:
{
    5de0:	b510      	push	{r4, lr}
	__asm__ volatile(
    5de2:	f04f 0340 	mov.w	r3, #64	; 0x40
    5de6:	f3ef 8411 	mrs	r4, BASEPRI
    5dea:	f383 8812 	msr	BASEPRI_MAX, r3
    5dee:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    5df2:	4a07      	ldr	r2, [pc, #28]	; (5e10 <generic_hfclk_stop+0x30>)
    5df4:	6813      	ldr	r3, [r2, #0]
    5df6:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    5dfa:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    5dfc:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    5dfe:	d402      	bmi.n	5e06 <generic_hfclk_stop+0x26>
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    5e00:	2001      	movs	r0, #1
    5e02:	f007 ff9b 	bl	dd3c <nrfx_clock_stop>
	__asm__ volatile(
    5e06:	f384 8811 	msr	BASEPRI, r4
    5e0a:	f3bf 8f6f 	isb	sy
}
    5e0e:	bd10      	pop	{r4, pc}
    5e10:	200017f8 	.word	0x200017f8

00005e14 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5e14:	2200      	movs	r2, #0
{
    5e16:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5e18:	2101      	movs	r1, #1
{
    5e1a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5e1c:	4610      	mov	r0, r2
    5e1e:	f7fe f94b 	bl	40b8 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    5e22:	4811      	ldr	r0, [pc, #68]	; (5e68 <clk_init+0x54>)
    5e24:	f003 f982 	bl	912c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    5e28:	4b10      	ldr	r3, [pc, #64]	; (5e6c <clk_init+0x58>)
    5e2a:	4298      	cmp	r0, r3
    5e2c:	d118      	bne.n	5e60 <clk_init+0x4c>
	hfclkaudio_init();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_DRIVER_CALIBRATION)) {
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
    5e2e:	6920      	ldr	r0, [r4, #16]
    5e30:	f000 f99c 	bl	616c <z_nrf_clock_calibration_init>
	}

	nrfx_clock_enable();
    5e34:	f003 f98c 	bl	9150 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    5e38:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    5e3a:	490d      	ldr	r1, [pc, #52]	; (5e70 <clk_init+0x5c>)
    5e3c:	4630      	mov	r0, r6
    5e3e:	f006 fee8 	bl	cc12 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    5e42:	2800      	cmp	r0, #0
    5e44:	db0b      	blt.n	5e5e <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    5e46:	2501      	movs	r5, #1
    5e48:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    5e4a:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    5e4c:	4908      	ldr	r1, [pc, #32]	; (5e70 <clk_init+0x5c>)
    5e4e:	f104 001c 	add.w	r0, r4, #28
    5e52:	f006 fede 	bl	cc12 <onoff_manager_init>
		if (err < 0) {
    5e56:	2800      	cmp	r0, #0
    5e58:	db01      	blt.n	5e5e <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    5e5a:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    5e5c:	2000      	movs	r0, #0
}
    5e5e:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    5e60:	f06f 0004 	mvn.w	r0, #4
    5e64:	e7fb      	b.n	5e5e <clk_init+0x4a>
    5e66:	bf00      	nop
    5e68:	00005ea9 	.word	0x00005ea9
    5e6c:	0bad0000 	.word	0x0bad0000
    5e70:	0000ea70 	.word	0x0000ea70

00005e74 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    5e74:	b570      	push	{r4, r5, r6, lr}
    5e76:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    5e78:	230c      	movs	r3, #12
    5e7a:	4809      	ldr	r0, [pc, #36]	; (5ea0 <clkstarted_handle.constprop.0+0x2c>)
    5e7c:	434b      	muls	r3, r1
    5e7e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    5e80:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    5e84:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    5e86:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    5e88:	4418      	add	r0, r3
	sub_data->cb = NULL;
    5e8a:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    5e8c:	f007 fc0b 	bl	d6a6 <set_on_state>
	if (callback) {
    5e90:	b12d      	cbz	r5, 5e9e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    5e92:	4632      	mov	r2, r6
    5e94:	462b      	mov	r3, r5
    5e96:	4803      	ldr	r0, [pc, #12]	; (5ea4 <clkstarted_handle.constprop.0+0x30>)
}
    5e98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    5e9c:	4718      	bx	r3
}
    5e9e:	bd70      	pop	{r4, r5, r6, pc}
    5ea0:	200017a8 	.word	0x200017a8
    5ea4:	0000e768 	.word	0x0000e768

00005ea8 <clock_event_handler>:
	switch (event) {
    5ea8:	2801      	cmp	r0, #1
{
    5eaa:	b510      	push	{r4, lr}
    5eac:	4604      	mov	r4, r0
	switch (event) {
    5eae:	d00a      	beq.n	5ec6 <clock_event_handler+0x1e>
    5eb0:	2803      	cmp	r0, #3
    5eb2:	d00c      	beq.n	5ece <clock_event_handler+0x26>
    5eb4:	b978      	cbnz	r0, 5ed6 <clock_event_handler+0x2e>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    5eb6:	4b08      	ldr	r3, [pc, #32]	; (5ed8 <clock_event_handler+0x30>)
    5eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5eba:	075b      	lsls	r3, r3, #29
    5ebc:	d10b      	bne.n	5ed6 <clock_event_handler+0x2e>
}
    5ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    5ec2:	f7ff bfd7 	b.w	5e74 <clkstarted_handle.constprop.0>
			z_nrf_clock_calibration_lfclk_started();
    5ec6:	f000 f95f 	bl	6188 <z_nrf_clock_calibration_lfclk_started>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    5eca:	4620      	mov	r0, r4
    5ecc:	e7f7      	b.n	5ebe <clock_event_handler+0x16>
}
    5ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			z_nrf_clock_calibration_done_handler();
    5ed2:	f000 b967 	b.w	61a4 <z_nrf_clock_calibration_done_handler>
}
    5ed6:	bd10      	pop	{r4, pc}
    5ed8:	200017a8 	.word	0x200017a8

00005edc <generic_hfclk_start>:
{
    5edc:	b508      	push	{r3, lr}
	__asm__ volatile(
    5ede:	f04f 0340 	mov.w	r3, #64	; 0x40
    5ee2:	f3ef 8111 	mrs	r1, BASEPRI
    5ee6:	f383 8812 	msr	BASEPRI_MAX, r3
    5eea:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    5eee:	4a12      	ldr	r2, [pc, #72]	; (5f38 <generic_hfclk_start+0x5c>)
    5ef0:	6813      	ldr	r3, [r2, #0]
    5ef2:	f043 0002 	orr.w	r0, r3, #2
    5ef6:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    5ef8:	07da      	lsls	r2, r3, #31
    5efa:	d408      	bmi.n	5f0e <generic_hfclk_start+0x32>
	__asm__ volatile(
    5efc:	f381 8811 	msr	BASEPRI, r1
    5f00:	f3bf 8f6f 	isb	sy
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    5f04:	2001      	movs	r0, #1
}
    5f06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5f0a:	f007 bedf 	b.w	dccc <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5f0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5f12:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5f16:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    5f1a:	07d3      	lsls	r3, r2, #31
    5f1c:	d5ee      	bpl.n	5efc <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    5f1e:	4807      	ldr	r0, [pc, #28]	; (5f3c <generic_hfclk_start+0x60>)
    5f20:	f007 fbc1 	bl	d6a6 <set_on_state>
    5f24:	f381 8811 	msr	BASEPRI, r1
    5f28:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    5f2c:	2000      	movs	r0, #0
}
    5f2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    5f32:	f7ff bf9f 	b.w	5e74 <clkstarted_handle.constprop.0>
    5f36:	bf00      	nop
    5f38:	200017f8 	.word	0x200017f8
    5f3c:	200017e8 	.word	0x200017e8

00005f40 <api_blocking_start>:
{
    5f40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    5f42:	2200      	movs	r2, #0
    5f44:	2301      	movs	r3, #1
    5f46:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    5f4a:	4a09      	ldr	r2, [pc, #36]	; (5f70 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    5f4c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    5f50:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    5f52:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    5f56:	f007 fc13 	bl	d780 <api_start>
	if (err < 0) {
    5f5a:	2800      	cmp	r0, #0
    5f5c:	db05      	blt.n	5f6a <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    5f5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    5f62:	2300      	movs	r3, #0
    5f64:	4668      	mov	r0, sp
    5f66:	f005 fc01 	bl	b76c <z_impl_k_sem_take>
}
    5f6a:	b005      	add	sp, #20
    5f6c:	f85d fb04 	ldr.w	pc, [sp], #4
    5f70:	0000d7a7 	.word	0x0000d7a7

00005f74 <z_nrf_clock_control_get_onoff>:
}
    5f74:	4a02      	ldr	r2, [pc, #8]	; (5f80 <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    5f76:	b2c3      	uxtb	r3, r0
}
    5f78:	201c      	movs	r0, #28
    5f7a:	fb03 2000 	mla	r0, r3, r0, r2
    5f7e:	4770      	bx	lr
    5f80:	200017a8 	.word	0x200017a8

00005f84 <z_nrf_clock_control_lf_on>:
{
    5f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    5f86:	4928      	ldr	r1, [pc, #160]	; (6028 <z_nrf_clock_control_lf_on+0xa4>)
    5f88:	f3bf 8f5b 	dmb	ish
    5f8c:	4606      	mov	r6, r0
    5f8e:	2201      	movs	r2, #1
    5f90:	e851 3f00 	ldrex	r3, [r1]
    5f94:	e841 2000 	strex	r0, r2, [r1]
    5f98:	2800      	cmp	r0, #0
    5f9a:	d1f9      	bne.n	5f90 <z_nrf_clock_control_lf_on+0xc>
    5f9c:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    5fa0:	b933      	cbnz	r3, 5fb0 <z_nrf_clock_control_lf_on+0x2c>
    5fa2:	4922      	ldr	r1, [pc, #136]	; (602c <z_nrf_clock_control_lf_on+0xa8>)
		err = onoff_request(mgr, &cli);
    5fa4:	4822      	ldr	r0, [pc, #136]	; (6030 <z_nrf_clock_control_lf_on+0xac>)
    5fa6:	604b      	str	r3, [r1, #4]
    5fa8:	60cb      	str	r3, [r1, #12]
    5faa:	608a      	str	r2, [r1, #8]
    5fac:	f006 fe44 	bl	cc38 <onoff_request>
	switch (start_mode) {
    5fb0:	1e73      	subs	r3, r6, #1
    5fb2:	2b01      	cmp	r3, #1
    5fb4:	d81d      	bhi.n	5ff2 <z_nrf_clock_control_lf_on+0x6e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5fb6:	f008 f864 	bl	e082 <k_is_in_isr>
    5fba:	4604      	mov	r4, r0
    5fbc:	b9d0      	cbnz	r0, 5ff4 <z_nrf_clock_control_lf_on+0x70>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    5fbe:	4b1d      	ldr	r3, [pc, #116]	; (6034 <z_nrf_clock_control_lf_on+0xb0>)
    5fc0:	781b      	ldrb	r3, [r3, #0]
    5fc2:	b1bb      	cbz	r3, 5ff4 <z_nrf_clock_control_lf_on+0x70>
    p_reg->INTENCLR = mask;
    5fc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5fc8:	2202      	movs	r2, #2
    5fca:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    5fce:	4605      	mov	r5, r0
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5fd0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    5fd4:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5fd8:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
    5fdc:	03d2      	lsls	r2, r2, #15
    5fde:	d513      	bpl.n	6008 <z_nrf_clock_control_lf_on+0x84>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    5fe0:	079b      	lsls	r3, r3, #30
    5fe2:	d001      	beq.n	5fe8 <z_nrf_clock_control_lf_on+0x64>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    5fe4:	2e01      	cmp	r6, #1
    5fe6:	d10f      	bne.n	6008 <z_nrf_clock_control_lf_on+0x84>
	if (isr_mode) {
    5fe8:	b1c4      	cbz	r4, 601c <z_nrf_clock_control_lf_on+0x98>
    5fea:	f385 8811 	msr	BASEPRI, r5
    5fee:	f3bf 8f6f 	isb	sy
}
    5ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm__ volatile(
    5ff4:	f04f 0340 	mov.w	r3, #64	; 0x40
    5ff8:	f3ef 8511 	mrs	r5, BASEPRI
    5ffc:	f383 8812 	msr	BASEPRI_MAX, r3
    6000:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    6004:	2401      	movs	r4, #1
    6006:	e7e3      	b.n	5fd0 <z_nrf_clock_control_lf_on+0x4c>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    6008:	b11c      	cbz	r4, 6012 <z_nrf_clock_control_lf_on+0x8e>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    600a:	4628      	mov	r0, r5
    600c:	f7fd ffb2 	bl	3f74 <arch_cpu_atomic_idle>
}
    6010:	e7e0      	b.n	5fd4 <z_nrf_clock_control_lf_on+0x50>
	return z_impl_k_sleep(timeout);
    6012:	2100      	movs	r1, #0
    6014:	2021      	movs	r0, #33	; 0x21
    6016:	f006 f82f 	bl	c078 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    601a:	e7db      	b.n	5fd4 <z_nrf_clock_control_lf_on+0x50>
    p_reg->INTENSET = mask;
    601c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6020:	2202      	movs	r2, #2
    6022:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6026:	e7e4      	b.n	5ff2 <z_nrf_clock_control_lf_on+0x6e>
    6028:	200017a4 	.word	0x200017a4
    602c:	20001794 	.word	0x20001794
    6030:	200017c4 	.word	0x200017c4
    6034:	20002403 	.word	0x20002403

00006038 <start_cal_process>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    6038:	4b0d      	ldr	r3, [pc, #52]	; (6070 <start_cal_process+0x38>)
    603a:	f3bf 8f5b 	dmb	ish
    603e:	2201      	movs	r2, #1
    6040:	e853 1f00 	ldrex	r1, [r3]
    6044:	2900      	cmp	r1, #0
    6046:	d103      	bne.n	6050 <start_cal_process+0x18>
    6048:	e843 2000 	strex	r0, r2, [r3]
    604c:	2800      	cmp	r0, #0
    604e:	d1f7      	bne.n	6040 <start_cal_process+0x8>
    6050:	f3bf 8f5b 	dmb	ish
	cal_process_in_progress = 0;
}

static void start_cal_process(void)
{
	if (atomic_cas(&cal_process_in_progress, 0, 1) == false) {
    6054:	d10a      	bne.n	606c <start_cal_process+0x34>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    6056:	4907      	ldr	r1, [pc, #28]	; (6074 <start_cal_process+0x3c>)
    6058:	2300      	movs	r3, #0
    605a:	60cb      	str	r3, [r1, #12]
    605c:	4b06      	ldr	r3, [pc, #24]	; (6078 <start_cal_process+0x40>)
    605e:	604b      	str	r3, [r1, #4]
    6060:	2303      	movs	r3, #3
    6062:	608b      	str	r3, [r1, #8]
	err = onoff_request(mgr, cli);
    6064:	4b05      	ldr	r3, [pc, #20]	; (607c <start_cal_process+0x44>)
    6066:	6818      	ldr	r0, [r3, #0]
    6068:	f006 bde6 	b.w	cc38 <onoff_request>
		 * will be released at the end of calibration process and
		 * stopped in consequence.
		 */
		lf_request();
	}
}
    606c:	4770      	bx	lr
    606e:	bf00      	nop
    6070:	20001818 	.word	0x20001818
    6074:	20001800 	.word	0x20001800
    6078:	00006141 	.word	0x00006141
    607c:	200017fc 	.word	0x200017fc

00006080 <start_cycle>:
{
    6080:	b507      	push	{r0, r1, r2, lr}
	z_impl_k_timer_start(timer, duration, period);
    6082:	2200      	movs	r2, #0
    6084:	2300      	movs	r3, #0
    6086:	e9cd 2300 	strd	r2, r3, [sp]
    608a:	4808      	ldr	r0, [pc, #32]	; (60ac <start_cycle+0x2c>)
    608c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    6090:	2300      	movs	r3, #0
    6092:	f006 fa69 	bl	c568 <z_impl_k_timer_start>
	clk_release(&mgrs[CLOCK_CONTROL_NRF_TYPE_HFCLK]);
    6096:	4b06      	ldr	r3, [pc, #24]	; (60b0 <start_cycle+0x30>)
	err = onoff_release(mgr);
    6098:	6818      	ldr	r0, [r3, #0]
    609a:	f006 fe25 	bl	cce8 <onoff_release>
	cal_process_in_progress = 0;
    609e:	4b05      	ldr	r3, [pc, #20]	; (60b4 <start_cycle+0x34>)
    60a0:	2200      	movs	r2, #0
    60a2:	601a      	str	r2, [r3, #0]
}
    60a4:	b003      	add	sp, #12
    60a6:	f85d fb04 	ldr.w	pc, [sp], #4
    60aa:	bf00      	nop
    60ac:	20000330 	.word	0x20000330
    60b0:	200017fc 	.word	0x200017fc
    60b4:	20001818 	.word	0x20001818

000060b8 <measure_temperature>:
/* Function determines if calibration should be performed based on temperature
 * measurement. Function is called from system work queue context. It is
 * reading temperature from TEMP sensor and compares with last measurement.
 */
static void measure_temperature(struct k_work *work)
{
    60b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
    60ba:	4e1c      	ldr	r6, [pc, #112]	; (612c <measure_temperature+0x74>)
    60bc:	4c1c      	ldr	r4, [pc, #112]	; (6130 <measure_temperature+0x78>)
    60be:	68b7      	ldr	r7, [r6, #8]
    60c0:	4d1c      	ldr	r5, [pc, #112]	; (6134 <measure_temperature+0x7c>)
    60c2:	68fb      	ldr	r3, [r7, #12]
    60c4:	2139      	movs	r1, #57	; 0x39
    60c6:	4630      	mov	r0, r6
    60c8:	4798      	blx	r3
	if (rc == 0) {
    60ca:	b140      	cbz	r0, 60de <measure_temperature+0x26>

	rc = get_temperature(&temperature);

	if (rc != 0) {
		/* Temperature read failed, force calibration. */
		calib_skip_cnt = 0;
    60cc:	2300      	movs	r3, #0
    60ce:	7023      	strb	r3, [r4, #0]
		diff = abs(temperature - prev_temperature);
	}

	if ((calib_skip_cnt == 0) ||
		(diff >= CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_TEMP_DIFF)) {
		prev_temperature = temperature;
    60d0:	802b      	strh	r3, [r5, #0]
	nrfx_clock_calibration_start();
    60d2:	f003 f84f 	bl	9174 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    60d6:	2301      	movs	r3, #1
    60d8:	7023      	strb	r3, [r4, #0]
		start_cycle();
	}

	LOG_DBG("Calibration %s. Temperature diff: %d (in 0.25'C units).",
			started ? "started" : "skipped", diff);
}
    60da:	b003      	add	sp, #12
    60dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return api->channel_get(dev, chan, val);
    60de:	210c      	movs	r1, #12
    60e0:	693b      	ldr	r3, [r7, #16]
    60e2:	466a      	mov	r2, sp
    60e4:	4630      	mov	r0, r6
    60e6:	4798      	blx	r3
	if (rc == 0) {
    60e8:	2800      	cmp	r0, #0
    60ea:	d1ef      	bne.n	60cc <measure_temperature+0x14>
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    60ec:	4a12      	ldr	r2, [pc, #72]	; (6138 <measure_temperature+0x80>)
    60ee:	9b01      	ldr	r3, [sp, #4]
    60f0:	fb93 f3f2 	sdiv	r3, r3, r2
    60f4:	9a00      	ldr	r2, [sp, #0]
	if ((calib_skip_cnt == 0) ||
    60f6:	7821      	ldrb	r1, [r4, #0]
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    60f8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    60fc:	b21b      	sxth	r3, r3
		diff = abs(temperature - prev_temperature);
    60fe:	f9b5 2000 	ldrsh.w	r2, [r5]
	if ((calib_skip_cnt == 0) ||
    6102:	2900      	cmp	r1, #0
    6104:	d0e4      	beq.n	60d0 <measure_temperature+0x18>
		diff = abs(temperature - prev_temperature);
    6106:	1a9a      	subs	r2, r3, r2
void srand(unsigned int seed);
#endif /* CONFIG_MINIMAL_LIBC_RAND */

static inline int abs(int __n)
{
	return (__n < 0) ? -__n : __n;
    6108:	2a00      	cmp	r2, #0
    610a:	bfb8      	it	lt
    610c:	4252      	neglt	r2, r2
	if ((calib_skip_cnt == 0) ||
    610e:	b212      	sxth	r2, r2
    6110:	2a01      	cmp	r2, #1
    6112:	dcdd      	bgt.n	60d0 <measure_temperature+0x18>
		total_skips_cnt++;
    6114:	4a09      	ldr	r2, [pc, #36]	; (613c <measure_temperature+0x84>)
    6116:	6813      	ldr	r3, [r2, #0]
		calib_skip_cnt--;
    6118:	3901      	subs	r1, #1
		total_skips_cnt++;
    611a:	3301      	adds	r3, #1
		calib_skip_cnt--;
    611c:	7021      	strb	r1, [r4, #0]
		total_skips_cnt++;
    611e:	6013      	str	r3, [r2, #0]
}
    6120:	b003      	add	sp, #12
    6122:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		start_cycle();
    6126:	f7ff bfab 	b.w	6080 <start_cycle>
    612a:	bf00      	nop
    612c:	0000e7e0 	.word	0x0000e7e0
    6130:	20001d3c 	.word	0x20001d3c
    6134:	20001cec 	.word	0x20001cec
    6138:	0003d090 	.word	0x0003d090
    613c:	20001810 	.word	0x20001810

00006140 <cal_hf_callback>:
{
    6140:	b508      	push	{r3, lr}
    6142:	4807      	ldr	r0, [pc, #28]	; (6160 <cal_hf_callback+0x20>)
    6144:	f007 ff4f 	bl	dfe6 <z_device_is_ready>
	if (!device_is_ready(temp_sensor)) {
    6148:	b928      	cbnz	r0, 6156 <cal_hf_callback+0x16>
	nrfx_clock_calibration_start();
    614a:	f003 f813 	bl	9174 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    614e:	4b05      	ldr	r3, [pc, #20]	; (6164 <cal_hf_callback+0x24>)
    6150:	2201      	movs	r2, #1
    6152:	701a      	strb	r2, [r3, #0]
}
    6154:	bd08      	pop	{r3, pc}
    6156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		k_work_submit(&temp_measure_work);
    615a:	4803      	ldr	r0, [pc, #12]	; (6168 <cal_hf_callback+0x28>)
    615c:	f005 bc5c 	b.w	ba18 <k_work_submit>
    6160:	0000e7e0 	.word	0x0000e7e0
    6164:	20001d3c 	.word	0x20001d3c
    6168:	2000002c 	.word	0x2000002c

0000616c <z_nrf_clock_calibration_init>:
#endif /* USE_TEMP_SENSOR */

void z_nrf_clock_calibration_init(struct onoff_manager *onoff_mgrs)
{
	mgrs = onoff_mgrs;
    616c:	4b03      	ldr	r3, [pc, #12]	; (617c <z_nrf_clock_calibration_init+0x10>)
	total_cnt = 0;
    616e:	4a04      	ldr	r2, [pc, #16]	; (6180 <z_nrf_clock_calibration_init+0x14>)
	mgrs = onoff_mgrs;
    6170:	6018      	str	r0, [r3, #0]
	total_cnt = 0;
    6172:	2300      	movs	r3, #0
    6174:	6013      	str	r3, [r2, #0]
	total_skips_cnt = 0;
    6176:	4a03      	ldr	r2, [pc, #12]	; (6184 <z_nrf_clock_calibration_init+0x18>)
    6178:	6013      	str	r3, [r2, #0]
}
    617a:	4770      	bx	lr
    617c:	200017fc 	.word	0x200017fc
    6180:	20001814 	.word	0x20001814
    6184:	20001810 	.word	0x20001810

00006188 <z_nrf_clock_calibration_lfclk_started>:

static void start_unconditional_cal_process(void)
{
	calib_skip_cnt = 0;
    6188:	4b02      	ldr	r3, [pc, #8]	; (6194 <z_nrf_clock_calibration_lfclk_started+0xc>)
    618a:	2200      	movs	r2, #0
    618c:	701a      	strb	r2, [r3, #0]
	start_cal_process();
    618e:	f7ff bf53 	b.w	6038 <start_cal_process>
    6192:	bf00      	nop
    6194:	20001d3c 	.word	0x20001d3c

00006198 <z_nrf_clock_calibration_lfclk_stopped>:
	z_impl_k_timer_stop(timer);
    6198:	4801      	ldr	r0, [pc, #4]	; (61a0 <z_nrf_clock_calibration_lfclk_stopped+0x8>)
    619a:	f008 ba01 	b.w	e5a0 <z_impl_k_timer_stop>
    619e:	bf00      	nop
    61a0:	20000330 	.word	0x20000330

000061a4 <z_nrf_clock_calibration_done_handler>:
	LOG_DBG("Calibration stopped");
}

void z_nrf_clock_calibration_done_handler(void)
{
	total_cnt++;
    61a4:	4a02      	ldr	r2, [pc, #8]	; (61b0 <z_nrf_clock_calibration_done_handler+0xc>)
    61a6:	6813      	ldr	r3, [r2, #0]
    61a8:	3301      	adds	r3, #1
    61aa:	6013      	str	r3, [r2, #0]
	LOG_DBG("Calibration done.");

	start_cycle();
    61ac:	f7ff bf68 	b.w	6080 <start_cycle>
    61b0:	20001814 	.word	0x20001814

000061b4 <rtt_console_init>:

	return character;
}

static int rtt_console_init(void)
{
    61b4:	b510      	push	{r4, lr}

#ifdef CONFIG_PRINTK
	__printk_hook_install(rtt_console_out);
    61b6:	4c04      	ldr	r4, [pc, #16]	; (61c8 <rtt_console_init+0x14>)
    61b8:	4620      	mov	r0, r4
    61ba:	f7fb fba3 	bl	1904 <__printk_hook_install>
#endif
	__stdout_hook_install(rtt_console_out);
    61be:	4620      	mov	r0, r4
    61c0:	f7fe fcda 	bl	4b78 <__stdout_hook_install>

	return 0;
}
    61c4:	2000      	movs	r0, #0
    61c6:	bd10      	pop	{r4, pc}
    61c8:	000061cd 	.word	0x000061cd

000061cc <rtt_console_out>:
{
    61cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    61ce:	4e13      	ldr	r6, [pc, #76]	; (621c <rtt_console_out+0x50>)
	char c = (char)character;
    61d0:	f88d 0007 	strb.w	r0, [sp, #7]
{
    61d4:	4604      	mov	r4, r0
	char c = (char)character;
    61d6:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    61d8:	f004 ff00 	bl	afdc <zephyr_rtt_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    61dc:	2201      	movs	r2, #1
    61de:	f10d 0107 	add.w	r1, sp, #7
    61e2:	2000      	movs	r0, #0
    61e4:	f004 fec4 	bl	af70 <SEGGER_RTT_WriteNoLock>
    61e8:	4607      	mov	r7, r0
		SEGGER_RTT_UNLOCK();
    61ea:	f004 ff01 	bl	aff0 <zephyr_rtt_mutex_unlock>
		if (cnt) {
    61ee:	b127      	cbz	r7, 61fa <rtt_console_out+0x2e>
			host_present = true;
    61f0:	2301      	movs	r3, #1
    61f2:	7033      	strb	r3, [r6, #0]
}
    61f4:	4620      	mov	r0, r4
    61f6:	b003      	add	sp, #12
    61f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    61fa:	7833      	ldrb	r3, [r6, #0]
    61fc:	2b00      	cmp	r3, #0
    61fe:	d0f9      	beq.n	61f4 <rtt_console_out+0x28>
			if (max_cnt) {
    6200:	3d01      	subs	r5, #1
    6202:	d008      	beq.n	6216 <rtt_console_out+0x4a>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    6204:	f007 ff3d 	bl	e082 <k_is_in_isr>
    6208:	2800      	cmp	r0, #0
    620a:	d1e5      	bne.n	61d8 <rtt_console_out+0xc>
	return z_impl_k_sleep(timeout);
    620c:	2100      	movs	r1, #0
    620e:	2042      	movs	r0, #66	; 0x42
    6210:	f005 ff32 	bl	c078 <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    6214:	e7e0      	b.n	61d8 <rtt_console_out+0xc>
				host_present = false;
    6216:	7035      	strb	r5, [r6, #0]
    6218:	e7ec      	b.n	61f4 <rtt_console_out+0x28>
    621a:	bf00      	nop
    621c:	20001d3d 	.word	0x20001d3d

00006220 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    6220:	b530      	push	{r4, r5, lr}
	return port->config;
    6222:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    6224:	7b05      	ldrb	r5, [r0, #12]
    6226:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    622a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    622e:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    6230:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    6234:	d105      	bne.n	6242 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    6236:	4620      	mov	r0, r4
    6238:	f003 fa3e 	bl	96b8 <nrfx_gpiote_trigger_disable>

		return 0;
    623c:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    623e:	b005      	add	sp, #20
    6240:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    6242:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    6244:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    6248:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    624c:	d114      	bne.n	6278 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    624e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    6252:	bf0c      	ite	eq
    6254:	2304      	moveq	r3, #4
    6256:	2305      	movne	r3, #5
    6258:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    625c:	2300      	movs	r3, #0
    625e:	4619      	mov	r1, r3
    6260:	aa02      	add	r2, sp, #8
    6262:	4620      	mov	r0, r4
    6264:	f003 f85e 	bl	9324 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    6268:	4b1d      	ldr	r3, [pc, #116]	; (62e0 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    626a:	4298      	cmp	r0, r3
    626c:	d135      	bne.n	62da <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    626e:	2101      	movs	r1, #1
    6270:	4620      	mov	r0, r4
    6272:	f003 f9dd 	bl	9630 <nrfx_gpiote_trigger_enable>
	return 0;
    6276:	e7e1      	b.n	623c <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    6278:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    627c:	d022      	beq.n	62c4 <gpio_nrfx_pin_interrupt_configure+0xa4>
    627e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    6282:	bf14      	ite	ne
    6284:	2301      	movne	r3, #1
    6286:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    6288:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    628c:	6883      	ldr	r3, [r0, #8]
    628e:	40cb      	lsrs	r3, r1
    6290:	07d9      	lsls	r1, r3, #31
    6292:	d4e3      	bmi.n	625c <gpio_nrfx_pin_interrupt_configure+0x3c>
    6294:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    6298:	d1e0      	bne.n	625c <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    629a:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    629e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    62a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    62a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    62aa:	07db      	lsls	r3, r3, #31
    62ac:	d4d6      	bmi.n	625c <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    62ae:	f10d 0507 	add.w	r5, sp, #7
    62b2:	4629      	mov	r1, r5
    62b4:	4620      	mov	r0, r4
    62b6:	f003 f967 	bl	9588 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    62ba:	4b0a      	ldr	r3, [pc, #40]	; (62e4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    62bc:	4298      	cmp	r0, r3
    62be:	d003      	beq.n	62c8 <gpio_nrfx_pin_interrupt_configure+0xa8>
		trigger_config.p_in_channel = &ch;
    62c0:	9503      	str	r5, [sp, #12]
    62c2:	e7cb      	b.n	625c <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    62c4:	2303      	movs	r3, #3
    62c6:	e7df      	b.n	6288 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    62c8:	4628      	mov	r0, r5
    62ca:	f003 f9ab 	bl	9624 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    62ce:	4b04      	ldr	r3, [pc, #16]	; (62e0 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    62d0:	4298      	cmp	r0, r3
    62d2:	d0f5      	beq.n	62c0 <gpio_nrfx_pin_interrupt_configure+0xa0>
				return -ENOMEM;
    62d4:	f06f 000b 	mvn.w	r0, #11
    62d8:	e7b1      	b.n	623e <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    62da:	f06f 0015 	mvn.w	r0, #21
    62de:	e7ae      	b.n	623e <gpio_nrfx_pin_interrupt_configure+0x1e>
    62e0:	0bad0000 	.word	0x0bad0000
    62e4:	0bad0004 	.word	0x0bad0004

000062e8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    62e8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    62ea:	f003 f98b 	bl	9604 <nrfx_gpiote_is_init>
    62ee:	4604      	mov	r4, r0
    62f0:	b968      	cbnz	r0, 630e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    62f2:	f003 f95f 	bl	95b4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    62f6:	4b08      	ldr	r3, [pc, #32]	; (6318 <gpio_nrfx_init+0x30>)
    62f8:	4298      	cmp	r0, r3
    62fa:	d10a      	bne.n	6312 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    62fc:	4807      	ldr	r0, [pc, #28]	; (631c <gpio_nrfx_init+0x34>)
    62fe:	4621      	mov	r1, r4
    6300:	f003 f93c 	bl	957c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    6304:	4622      	mov	r2, r4
    6306:	2105      	movs	r1, #5
    6308:	2006      	movs	r0, #6
    630a:	f7fd fed5 	bl	40b8 <z_arm_irq_priority_set>
		return 0;
    630e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    6310:	bd10      	pop	{r4, pc}
		return -EIO;
    6312:	f06f 0004 	mvn.w	r0, #4
    6316:	e7fb      	b.n	6310 <gpio_nrfx_init+0x28>
    6318:	0bad0000 	.word	0x0bad0000
    631c:	00006321 	.word	0x00006321

00006320 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    6320:	0943      	lsrs	r3, r0, #5
{
    6322:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    6324:	d107      	bne.n	6336 <nrfx_gpio_handler+0x16>
	return list->head;
    6326:	4b0b      	ldr	r3, [pc, #44]	; (6354 <nrfx_gpio_handler+0x34>)
    6328:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    632a:	b121      	cbz	r1, 6336 <nrfx_gpio_handler+0x16>
	gpio_fire_callbacks(list, port, BIT(pin));
    632c:	2501      	movs	r5, #1
	return node->next;
    632e:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    6330:	4e09      	ldr	r6, [pc, #36]	; (6358 <nrfx_gpio_handler+0x38>)
    6332:	4085      	lsls	r5, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6334:	b901      	cbnz	r1, 6338 <nrfx_gpio_handler+0x18>
}
    6336:	bd70      	pop	{r4, r5, r6, pc}
		if (cb->pin_mask & pins) {
    6338:	688a      	ldr	r2, [r1, #8]
    633a:	402a      	ands	r2, r5
    633c:	d002      	beq.n	6344 <nrfx_gpio_handler+0x24>
			cb->handler(port, cb, cb->pin_mask & pins);
    633e:	684b      	ldr	r3, [r1, #4]
    6340:	4630      	mov	r0, r6
    6342:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6344:	b11c      	cbz	r4, 634e <nrfx_gpio_handler+0x2e>
    6346:	6823      	ldr	r3, [r4, #0]
    6348:	4621      	mov	r1, r4
    634a:	461c      	mov	r4, r3
    634c:	e7f2      	b.n	6334 <nrfx_gpio_handler+0x14>
    634e:	4623      	mov	r3, r4
    6350:	e7fa      	b.n	6348 <nrfx_gpio_handler+0x28>
    6352:	bf00      	nop
    6354:	2000181c 	.word	0x2000181c
    6358:	0000e780 	.word	0x0000e780

0000635c <gpio_nrfx_pin_configure>:
{
    635c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    6360:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    6362:	7b3b      	ldrb	r3, [r7, #12]
    6364:	f001 051f 	and.w	r5, r1, #31
    6368:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    636c:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    636e:	4628      	mov	r0, r5
    6370:	f10d 0103 	add.w	r1, sp, #3
{
    6374:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    6376:	f003 f907 	bl	9588 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    637a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    637e:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    6380:	d10b      	bne.n	639a <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    6382:	4628      	mov	r0, r5
    6384:	f003 f9c0 	bl	9708 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    6388:	4b3d      	ldr	r3, [pc, #244]	; (6480 <gpio_nrfx_pin_configure+0x124>)
    638a:	4598      	cmp	r8, r3
    638c:	d103      	bne.n	6396 <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    638e:	f89d 0003 	ldrb.w	r0, [sp, #3]
    6392:	f003 f941 	bl	9618 <nrfx_gpiote_channel_free>
		return 0;
    6396:	2000      	movs	r0, #0
    6398:	e00c      	b.n	63b4 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    639a:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    639c:	4619      	mov	r1, r3
    639e:	aa02      	add	r2, sp, #8
    63a0:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    63a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    63a6:	f002 ffbd 	bl	9324 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    63aa:	4b35      	ldr	r3, [pc, #212]	; (6480 <gpio_nrfx_pin_configure+0x124>)
    63ac:	4298      	cmp	r0, r3
    63ae:	d004      	beq.n	63ba <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    63b0:	f06f 0015 	mvn.w	r0, #21
}
    63b4:	b004      	add	sp, #16
    63b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    63ba:	4580      	cmp	r8, r0
    63bc:	d103      	bne.n	63c6 <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    63be:	f89d 0003 	ldrb.w	r0, [sp, #3]
    63c2:	f003 f929 	bl	9618 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    63c6:	03a3      	lsls	r3, r4, #14
    63c8:	d54b      	bpl.n	6462 <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    63ca:	f240 3306 	movw	r3, #774	; 0x306
    63ce:	4023      	ands	r3, r4
    63d0:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    63d4:	d019      	beq.n	640a <gpio_nrfx_pin_configure+0xae>
    63d6:	d80c      	bhi.n	63f2 <gpio_nrfx_pin_configure+0x96>
    63d8:	2b06      	cmp	r3, #6
    63da:	d017      	beq.n	640c <gpio_nrfx_pin_configure+0xb0>
    63dc:	d804      	bhi.n	63e8 <gpio_nrfx_pin_configure+0x8c>
    63de:	b1ab      	cbz	r3, 640c <gpio_nrfx_pin_configure+0xb0>
    63e0:	2b02      	cmp	r3, #2
    63e2:	d1e5      	bne.n	63b0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    63e4:	2304      	movs	r3, #4
    63e6:	e011      	b.n	640c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    63e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    63ec:	d1e0      	bne.n	63b0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    63ee:	2301      	movs	r3, #1
    63f0:	e00c      	b.n	640c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    63f2:	f240 2202 	movw	r2, #514	; 0x202
    63f6:	4293      	cmp	r3, r2
    63f8:	d027      	beq.n	644a <gpio_nrfx_pin_configure+0xee>
    63fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    63fe:	d026      	beq.n	644e <gpio_nrfx_pin_configure+0xf2>
    6400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6404:	d1d4      	bne.n	63b0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    6406:	2302      	movs	r3, #2
    6408:	e000      	b.n	640c <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    640a:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    640c:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    6410:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    6414:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    6418:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    641a:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    641e:	bf54      	ite	pl
    6420:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    6424:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    6426:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    6428:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    642c:	d511      	bpl.n	6452 <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    642e:	687a      	ldr	r2, [r7, #4]
    6430:	2301      	movs	r3, #1
    6432:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    6434:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    6438:	2200      	movs	r2, #0
    643a:	a901      	add	r1, sp, #4
    643c:	4628      	mov	r0, r5
    643e:	f003 f81f 	bl	9480 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    6442:	4b0f      	ldr	r3, [pc, #60]	; (6480 <gpio_nrfx_pin_configure+0x124>)
    6444:	4298      	cmp	r0, r3
    6446:	d0a6      	beq.n	6396 <gpio_nrfx_pin_configure+0x3a>
    6448:	e7b2      	b.n	63b0 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    644a:	2305      	movs	r3, #5
    644c:	e7de      	b.n	640c <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    644e:	2303      	movs	r3, #3
    6450:	e7dc      	b.n	640c <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    6452:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    6454:	bf41      	itttt	mi
    6456:	2301      	movmi	r3, #1
    6458:	687a      	ldrmi	r2, [r7, #4]
    645a:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    645c:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    6460:	e7ea      	b.n	6438 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    6462:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    6464:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    6468:	bf54      	ite	pl
    646a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    646e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    6470:	461a      	mov	r2, r3
    6472:	a901      	add	r1, sp, #4
    6474:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    6476:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    647a:	f002 ff53 	bl	9324 <nrfx_gpiote_input_configure>
    647e:	e7e0      	b.n	6442 <gpio_nrfx_pin_configure+0xe6>
    6480:	0bad0000 	.word	0x0bad0000

00006484 <qdec_nrfx_channel_get>:
	const int32_t steps = QDEC_STEPS;

	ARG_UNUSED(dev);
	LOG_DBG("");

	if (chan != SENSOR_CHAN_ROTATION) {
    6484:	2922      	cmp	r1, #34	; 0x22
{
    6486:	b510      	push	{r4, lr}
	if (chan != SENSOR_CHAN_ROTATION) {
    6488:	d114      	bne.n	64b4 <qdec_nrfx_channel_get+0x30>
    648a:	f04f 0340 	mov.w	r3, #64	; 0x40
    648e:	f3ef 8411 	mrs	r4, BASEPRI
    6492:	f383 8812 	msr	BASEPRI_MAX, r3
    6496:	f3bf 8f6f 	isb	sy
		return -ENOTSUP;
	}

	key = irq_lock();
	acc = data->acc;
    649a:	4908      	ldr	r1, [pc, #32]	; (64bc <qdec_nrfx_channel_get+0x38>)
	data->acc = 0;
    649c:	2000      	movs	r0, #0
	acc = data->acc;
    649e:	680b      	ldr	r3, [r1, #0]
	data->acc = 0;
    64a0:	6008      	str	r0, [r1, #0]
	__asm__ volatile(
    64a2:	f384 8811 	msr	BASEPRI, r4
    64a6:	f3bf 8f6f 	isb	sy
	irq_unlock(key);

	BUILD_ASSERT(QDEC_STEPS > 0, "only positive number valid");
	BUILD_ASSERT(QDEC_STEPS <= 2048, "overflow possible");

	val->val1 = (acc * FULL_ANGLE) / steps;
    64aa:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
	val->val2 = (acc * FULL_ANGLE) - (val->val1 * steps);
    64ae:	e9c2 3000 	strd	r3, r0, [r2]
		val->val2 *= 1000000;
		val->val2 /= steps;
	}

	return 0;
}
    64b2:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    64b4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    64b8:	e7fb      	b.n	64b2 <qdec_nrfx_channel_get+0x2e>
    64ba:	bf00      	nop
    64bc:	20001828 	.word	0x20001828

000064c0 <qdec_nrfx_trigger_set>:
	unsigned int key;

	ARG_UNUSED(dev);
	LOG_DBG("");

	if (trig->type != SENSOR_TRIG_DATA_READY) {
    64c0:	880b      	ldrh	r3, [r1, #0]
    64c2:	2b01      	cmp	r3, #1
    64c4:	d115      	bne.n	64f2 <qdec_nrfx_trigger_set+0x32>
		return -ENOTSUP;
	}

	if ((trig->chan != SENSOR_CHAN_ALL) &&
    64c6:	884b      	ldrh	r3, [r1, #2]
    64c8:	2b39      	cmp	r3, #57	; 0x39
    64ca:	d001      	beq.n	64d0 <qdec_nrfx_trigger_set+0x10>
    64cc:	2b22      	cmp	r3, #34	; 0x22
    64ce:	d110      	bne.n	64f2 <qdec_nrfx_trigger_set+0x32>
	__asm__ volatile(
    64d0:	f04f 0340 	mov.w	r3, #64	; 0x40
    64d4:	f3ef 8011 	mrs	r0, BASEPRI
    64d8:	f383 8812 	msr	BASEPRI_MAX, r3
    64dc:	f3bf 8f6f 	isb	sy
	    (trig->chan != SENSOR_CHAN_ROTATION)) {
		return -ENOTSUP;
	}

	key = irq_lock();
	data->data_ready_handler = handler;
    64e0:	4b05      	ldr	r3, [pc, #20]	; (64f8 <qdec_nrfx_trigger_set+0x38>)
	data->data_ready_trigger = trig;
    64e2:	e9c3 2101 	strd	r2, r1, [r3, #4]
	__asm__ volatile(
    64e6:	f380 8811 	msr	BASEPRI, r0
    64ea:	f3bf 8f6f 	isb	sy
	irq_unlock(key);

	return 0;
    64ee:	2000      	movs	r0, #0
    64f0:	4770      	bx	lr
		return -ENOTSUP;
    64f2:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    64f6:	4770      	bx	lr
    64f8:	20001828 	.word	0x20001828

000064fc <accumulate.constprop.0>:
static void accumulate(struct qdec_nrfx_data *data, int16_t acc)
    64fc:	b510      	push	{r4, lr}
	__asm__ volatile(
    64fe:	f04f 0340 	mov.w	r3, #64	; 0x40
    6502:	f3ef 8111 	mrs	r1, BASEPRI
    6506:	f383 8812 	msr	BASEPRI_MAX, r3
    650a:	f3bf 8f6f 	isb	sy
	bool overflow = ((acc > 0) && (ACC_MAX - acc < data->acc)) ||
    650e:	2800      	cmp	r0, #0
    6510:	4b0b      	ldr	r3, [pc, #44]	; (6540 <accumulate.constprop.0+0x44>)
    6512:	dd0a      	ble.n	652a <accumulate.constprop.0+0x2e>
    6514:	681c      	ldr	r4, [r3, #0]
    6516:	f5c0 02b6 	rsb	r2, r0, #5963776	; 0x5b0000
    651a:	f502 62b6 	add.w	r2, r2, #1456	; 0x5b0
    651e:	42a2      	cmp	r2, r4
    6520:	db09      	blt.n	6536 <accumulate.constprop.0+0x3a>
		data->acc += acc;
    6522:	681a      	ldr	r2, [r3, #0]
    6524:	4402      	add	r2, r0
    6526:	601a      	str	r2, [r3, #0]
    6528:	e005      	b.n	6536 <accumulate.constprop.0+0x3a>
	bool overflow = ((acc > 0) && (ACC_MAX - acc < data->acc)) ||
    652a:	d0fa      	beq.n	6522 <accumulate.constprop.0+0x26>
			((acc < 0) && (ACC_MIN - acc > data->acc));
    652c:	4a05      	ldr	r2, [pc, #20]	; (6544 <accumulate.constprop.0+0x48>)
    652e:	681c      	ldr	r4, [r3, #0]
    6530:	1a12      	subs	r2, r2, r0
    6532:	42a2      	cmp	r2, r4
    6534:	ddf5      	ble.n	6522 <accumulate.constprop.0+0x26>
	__asm__ volatile(
    6536:	f381 8811 	msr	BASEPRI, r1
    653a:	f3bf 8f6f 	isb	sy
}
    653e:	bd10      	pop	{r4, pc}
    6540:	20001828 	.word	0x20001828
    6544:	ffa4fa50 	.word	0xffa4fa50

00006548 <qdec_nrfx_event_handler>:

static void qdec_nrfx_event_handler(nrfx_qdec_event_t event)
{
    6548:	b590      	push	{r4, r7, lr}
    654a:	b083      	sub	sp, #12
    654c:	af00      	add	r7, sp, #0
    654e:	f107 0308 	add.w	r3, r7, #8
    6552:	e903 0003 	stmdb	r3, {r0, r1}
    6556:	883b      	ldrh	r3, [r7, #0]
	sensor_trigger_handler_t handler;
	const struct sensor_trigger *trig;
	unsigned int key;

	switch (event.type) {
    6558:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    655c:	d118      	bne.n	6590 <qdec_nrfx_event_handler+0x48>
	case NRF_QDEC_EVENT_REPORTRDY:
		accumulate(&qdec_nrfx_data, event.data.report.acc);
    655e:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
    6562:	f7ff ffcb 	bl	64fc <accumulate.constprop.0>
	__asm__ volatile(
    6566:	f04f 0340 	mov.w	r3, #64	; 0x40
    656a:	f3ef 8011 	mrs	r0, BASEPRI
    656e:	f383 8812 	msr	BASEPRI_MAX, r3
    6572:	f3bf 8f6f 	isb	sy

		key = irq_lock();
		handler = qdec_nrfx_data.data_ready_handler;
    6576:	4a0f      	ldr	r2, [pc, #60]	; (65b4 <qdec_nrfx_event_handler+0x6c>)
		trig = qdec_nrfx_data.data_ready_trigger;
    6578:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
	__asm__ volatile(
    657c:	f380 8811 	msr	BASEPRI, r0
    6580:	f3bf 8f6f 	isb	sy
		irq_unlock(key);

		if (handler) {
    6584:	b10b      	cbz	r3, 658a <qdec_nrfx_event_handler+0x42>
			handler(DEVICE_DT_INST_GET(0), trig);
    6586:	480c      	ldr	r0, [pc, #48]	; (65b8 <qdec_nrfx_event_handler+0x70>)
    6588:	4798      	blx	r3

	default:
		LOG_ERR("unhandled event (0x%x)", event.type);
		break;
	}
}
    658a:	370c      	adds	r7, #12
    658c:	46bd      	mov	sp, r7
    658e:	bd90      	pop	{r4, r7, pc}
		LOG_ERR("unhandled event (0x%x)", event.type);
    6590:	466c      	mov	r4, sp
    6592:	b088      	sub	sp, #32
    6594:	466a      	mov	r2, sp
    6596:	4909      	ldr	r1, [pc, #36]	; (65bc <qdec_nrfx_event_handler+0x74>)
	switch (event.type) {
    6598:	e9c2 1305 	strd	r1, r3, [r2, #20]
		LOG_ERR("unhandled event (0x%x)", event.type);
    659c:	2303      	movs	r3, #3
    659e:	f842 3f10 	str.w	r3, [r2, #16]!
    65a2:	4807      	ldr	r0, [pc, #28]	; (65c0 <qdec_nrfx_event_handler+0x78>)
    65a4:	2300      	movs	r3, #0
    65a6:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    65aa:	f7fc f91f 	bl	27ec <z_impl_z_log_msg_static_create>
    65ae:	46a5      	mov	sp, r4
}
    65b0:	e7eb      	b.n	658a <qdec_nrfx_event_handler+0x42>
    65b2:	bf00      	nop
    65b4:	20001828 	.word	0x20001828
    65b8:	0000e7c8 	.word	0x0000e7c8
    65bc:	0000fbe0 	.word	0x0000fbe0
    65c0:	0000e8f8 	.word	0x0000e8f8

000065c4 <qdec_nrfx_init.part.0>:
#endif
}

NRF_DT_CHECK_NODE_HAS_PINCTRL_SLEEP(DT_DRV_INST(0));

static int qdec_nrfx_init(const struct device *dev)
    65c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	if (ret < 0) {
		return ret;
	}

	nerr = nrfx_qdec_init(&config, qdec_nrfx_event_handler);
    65c6:	491a      	ldr	r1, [pc, #104]	; (6630 <qdec_nrfx_init.part.0+0x6c>)
    65c8:	481a      	ldr	r0, [pc, #104]	; (6634 <qdec_nrfx_init.part.0+0x70>)
    65ca:	f003 fa75 	bl	9ab8 <nrfx_qdec_init>
	if (nerr == NRFX_ERROR_INVALID_STATE) {
    65ce:	4b1a      	ldr	r3, [pc, #104]	; (6638 <qdec_nrfx_init.part.0+0x74>)
    65d0:	4298      	cmp	r0, r3
    65d2:	d10f      	bne.n	65f4 <qdec_nrfx_init.part.0+0x30>
		LOG_ERR("qdec already in use");
    65d4:	4b19      	ldr	r3, [pc, #100]	; (663c <qdec_nrfx_init.part.0+0x78>)
    65d6:	9305      	str	r3, [sp, #20]
    65d8:	2302      	movs	r3, #2
    65da:	9304      	str	r3, [sp, #16]
    65dc:	4818      	ldr	r0, [pc, #96]	; (6640 <qdec_nrfx_init.part.0+0x7c>)
    65de:	2300      	movs	r3, #0
    65e0:	aa04      	add	r2, sp, #16
    65e2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    65e6:	f7fc f901 	bl	27ec <z_impl_z_log_msg_static_create>
		return -EBUSY;
    65ea:	f06f 000f 	mvn.w	r0, #15

	qdec_nrfx_gpio_ctrl(true);
	nrfx_qdec_enable();

	return 0;
}
    65ee:	b007      	add	sp, #28
    65f0:	f85d fb04 	ldr.w	pc, [sp], #4
	} else if (nerr != NRFX_SUCCESS) {
    65f4:	4b13      	ldr	r3, [pc, #76]	; (6644 <qdec_nrfx_init.part.0+0x80>)
    65f6:	4298      	cmp	r0, r3
    65f8:	d00d      	beq.n	6616 <qdec_nrfx_init.part.0+0x52>
		LOG_ERR("failed to initialize qdec");
    65fa:	4b13      	ldr	r3, [pc, #76]	; (6648 <qdec_nrfx_init.part.0+0x84>)
    65fc:	9305      	str	r3, [sp, #20]
    65fe:	2302      	movs	r3, #2
    6600:	9304      	str	r3, [sp, #16]
    6602:	480f      	ldr	r0, [pc, #60]	; (6640 <qdec_nrfx_init.part.0+0x7c>)
    6604:	2300      	movs	r3, #0
    6606:	aa04      	add	r2, sp, #16
    6608:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    660c:	f7fc f8ee 	bl	27ec <z_impl_z_log_msg_static_create>
		return -EFAULT;
    6610:	f06f 000d 	mvn.w	r0, #13
    6614:	e7eb      	b.n	65ee <qdec_nrfx_init.part.0+0x2a>
    p_reg->OUTCLR = clr_mask;
    6616:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    661a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    661e:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    reg->PIN_CNF[pin_number] = cnf;
    6622:	2203      	movs	r2, #3
    6624:	f8c3 2778 	str.w	r2, [r3, #1912]	; 0x778
	nrfx_qdec_enable();
    6628:	f003 fab4 	bl	9b94 <nrfx_qdec_enable>
	return 0;
    662c:	2000      	movs	r0, #0
    662e:	e7de      	b.n	65ee <qdec_nrfx_init.part.0+0x2a>
    6630:	00006549 	.word	0x00006549
    6634:	0000eae4 	.word	0x0000eae4
    6638:	0bad0005 	.word	0x0bad0005
    663c:	0000fbf7 	.word	0x0000fbf7
    6640:	0000e8f8 	.word	0x0000e8f8
    6644:	0bad0000 	.word	0x0bad0000
    6648:	0000fc0b 	.word	0x0000fc0b

0000664c <qdec_nrfx_init>:
{
    664c:	b507      	push	{r0, r1, r2, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    664e:	2200      	movs	r2, #0
    6650:	2101      	movs	r1, #1
    6652:	2012      	movs	r0, #18
    6654:	f7fd fd30 	bl	40b8 <z_arm_irq_priority_set>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    6658:	480b      	ldr	r0, [pc, #44]	; (6688 <qdec_nrfx_init+0x3c>)
    665a:	aa01      	add	r2, sp, #4
    665c:	2100      	movs	r1, #0
    665e:	f007 f918 	bl	d892 <pinctrl_lookup_state>
	if (ret < 0) {
    6662:	2800      	cmp	r0, #0
    6664:	db0c      	blt.n	6680 <qdec_nrfx_init+0x34>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    6666:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    6668:	4a08      	ldr	r2, [pc, #32]	; (668c <qdec_nrfx_init+0x40>)
    666a:	7919      	ldrb	r1, [r3, #4]
    666c:	6818      	ldr	r0, [r3, #0]
    666e:	f007 f923 	bl	d8b8 <pinctrl_configure_pins>
	if (ret < 0) {
    6672:	2800      	cmp	r0, #0
    6674:	db04      	blt.n	6680 <qdec_nrfx_init+0x34>
}
    6676:	b003      	add	sp, #12
    6678:	f85d eb04 	ldr.w	lr, [sp], #4
    667c:	f7ff bfa2 	b.w	65c4 <qdec_nrfx_init.part.0>
    6680:	b003      	add	sp, #12
    6682:	f85d fb04 	ldr.w	pc, [sp], #4
    6686:	bf00      	nop
    6688:	0000eb14 	.word	0x0000eb14
    668c:	40012000 	.word	0x40012000

00006690 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    6690:	4b01      	ldr	r3, [pc, #4]	; (6698 <hfclk_on_callback+0x8>)
    6692:	2201      	movs	r2, #1
    6694:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    6696:	4770      	bx	lr
    6698:	4000c000 	.word	0x4000c000

0000669c <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    669c:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    669e:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    66a0:	d10b      	bne.n	66ba <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    66a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    66a4:	4906      	ldr	r1, [pc, #24]	; (66c0 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    66a6:	4807      	ldr	r0, [pc, #28]	; (66c4 <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    66a8:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    66aa:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    66ae:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    66b2:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    66b4:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    66b6:	2000      	movs	r0, #0
    66b8:	4770      	bx	lr
		return -ENOTSUP;
    66ba:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    66be:	4770      	bx	lr
    66c0:	0003d090 	.word	0x0003d090
    66c4:	000f4240 	.word	0x000f4240

000066c8 <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    66c8:	4b04      	ldr	r3, [pc, #16]	; (66dc <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(const void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    66ca:	6900      	ldr	r0, [r0, #16]
    66cc:	2200      	movs	r2, #0
    66ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    66d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	z_impl_k_sem_give(sem);
    66d6:	f005 b829 	b.w	b72c <z_impl_k_sem_give>
    66da:	bf00      	nop
    66dc:	4000c000 	.word	0x4000c000

000066e0 <temp_nrf5_sample_fetch>:
{
    66e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    66e2:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    66e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    66e6:	b363      	cbz	r3, 6742 <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    66e8:	2939      	cmp	r1, #57	; 0x39
    66ea:	d001      	beq.n	66f0 <temp_nrf5_sample_fetch+0x10>
    66ec:	290c      	cmp	r1, #12
    66ee:	d12b      	bne.n	6748 <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    66f0:	f105 0610 	add.w	r6, r5, #16
	return z_impl_k_mutex_lock(mutex, timeout);
    66f4:	f04f 32ff 	mov.w	r2, #4294967295
    66f8:	f04f 33ff 	mov.w	r3, #4294967295
    66fc:	4630      	mov	r0, r6
    66fe:	f004 ff2b 	bl	b558 <z_impl_k_mutex_lock>
    6702:	4b13      	ldr	r3, [pc, #76]	; (6750 <temp_nrf5_sample_fetch+0x70>)
    6704:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    6706:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    6708:	2303      	movs	r3, #3
    670a:	2400      	movs	r4, #0
    670c:	4669      	mov	r1, sp
    670e:	9403      	str	r4, [sp, #12]
    6710:	9302      	str	r3, [sp, #8]
    6712:	f006 fa91 	bl	cc38 <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    6716:	f04f 32ff 	mov.w	r2, #4294967295
    671a:	f04f 33ff 	mov.w	r3, #4294967295
    671e:	4628      	mov	r0, r5
    6720:	f005 f824 	bl	b76c <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    6724:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    6726:	f006 fadf 	bl	cce8 <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    672a:	4b0a      	ldr	r3, [pc, #40]	; (6754 <temp_nrf5_sample_fetch+0x74>)
    672c:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    6730:	626a      	str	r2, [r5, #36]	; 0x24
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    6732:	2201      	movs	r2, #1
    6734:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    6736:	4630      	mov	r0, r6
    6738:	f004 ff88 	bl	b64c <z_impl_k_mutex_unlock>
	return 0;
    673c:	4620      	mov	r0, r4
}
    673e:	b004      	add	sp, #16
    6740:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    6742:	f06f 000a 	mvn.w	r0, #10
    6746:	e7fa      	b.n	673e <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    6748:	f06f 0085 	mvn.w	r0, #133	; 0x85
    674c:	e7f7      	b.n	673e <temp_nrf5_sample_fetch+0x5e>
    674e:	bf00      	nop
    6750:	00006691 	.word	0x00006691
    6754:	4000c000 	.word	0x4000c000

00006758 <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    6758:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    675a:	6904      	ldr	r4, [r0, #16]

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    675c:	2000      	movs	r0, #0
    675e:	f7ff fc09 	bl	5f74 <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    6762:	62a0      	str	r0, [r4, #40]	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
    6764:	f04f 32ff 	mov.w	r2, #4294967295
    6768:	2100      	movs	r1, #0
    676a:	4620      	mov	r0, r4
    676c:	f007 fd2d 	bl	e1ca <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    6770:	f104 0010 	add.w	r0, r4, #16
    6774:	f007 fca1 	bl	e0ba <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    6778:	2200      	movs	r2, #0
    677a:	2101      	movs	r1, #1
    677c:	200c      	movs	r0, #12
    677e:	f7fd fc9b 	bl	40b8 <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    6782:	200c      	movs	r0, #12
    6784:	f7fd fc68 	bl	4058 <arch_irq_enable>
    p_reg->INTENSET = mask;
    6788:	4b02      	ldr	r3, [pc, #8]	; (6794 <temp_nrf5_init+0x3c>)
    678a:	2201      	movs	r2, #1
    678c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    6790:	2000      	movs	r0, #0
    6792:	bd10      	pop	{r4, pc}
    6794:	4000c000 	.word	0x4000c000

00006798 <spi_nrfx_init>:
}
#endif /* CONFIG_PM_DEVICE */


static int spi_nrfx_init(const struct device *dev)
{
    6798:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    679c:	b083      	sub	sp, #12
	const struct spi_nrfx_config *dev_config = dev->config;
    679e:	6844      	ldr	r4, [r0, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    67a0:	6905      	ldr	r5, [r0, #16]
	int err;

	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    67a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
{
    67a4:	af00      	add	r7, sp, #0
	ret = pinctrl_lookup_state(config, id, &state);
    67a6:	1d3a      	adds	r2, r7, #4
    67a8:	2100      	movs	r1, #0
    67aa:	4630      	mov	r0, r6
    67ac:	f007 f871 	bl	d892 <pinctrl_lookup_state>
	if (ret < 0) {
    67b0:	2800      	cmp	r0, #0
    67b2:	db32      	blt.n	681a <spi_nrfx_init+0x82>
	return pinctrl_apply_state_direct(config, state);
    67b4:	687b      	ldr	r3, [r7, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    67b6:	6832      	ldr	r2, [r6, #0]
    67b8:	7919      	ldrb	r1, [r3, #4]
    67ba:	6818      	ldr	r0, [r3, #0]
    67bc:	f007 f87c 	bl	d8b8 <pinctrl_configure_pins>
	if (err < 0) {
    67c0:	2800      	cmp	r0, #0
    67c2:	db2a      	blt.n	681a <spi_nrfx_init+0x82>
		return err;
	}

	dev_config->irq_connect();
    67c4:	6a23      	ldr	r3, [r4, #32]
    67c6:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    67c8:	68ac      	ldr	r4, [r5, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    67ca:	2601      	movs	r6, #1
    67cc:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
    67d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    67d4:	429c      	cmp	r4, r3
    67d6:	d304      	bcc.n	67e2 <spi_nrfx_init+0x4a>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
    67d8:	4628      	mov	r0, r5
    67da:	f007 f937 	bl	da4c <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
    67de:	2000      	movs	r0, #0

#ifdef CONFIG_SOC_NRF52832_ALLOW_SPIM_DESPITE_PAN_58
	return anomaly_58_workaround_init(dev);
#else
	return 0;
    67e0:	e01b      	b.n	681a <spi_nrfx_init+0x82>
		if (!device_is_ready(cs_gpio->port)) {
    67e2:	6820      	ldr	r0, [r4, #0]
    67e4:	f007 fbff 	bl	dfe6 <z_device_is_ready>
    67e8:	b9d8      	cbnz	r0, 6822 <spi_nrfx_init+0x8a>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
    67ea:	6823      	ldr	r3, [r4, #0]
    67ec:	6819      	ldr	r1, [r3, #0]
    67ee:	7923      	ldrb	r3, [r4, #4]
    67f0:	466c      	mov	r4, sp
    67f2:	b08a      	sub	sp, #40	; 0x28
    67f4:	466a      	mov	r2, sp
    67f6:	481c      	ldr	r0, [pc, #112]	; (6868 <spi_nrfx_init+0xd0>)
    67f8:	61d3      	str	r3, [r2, #28]
    67fa:	f44f 7300 	mov.w	r3, #512	; 0x200
    67fe:	8413      	strh	r3, [r2, #32]
    6800:	4b1a      	ldr	r3, [pc, #104]	; (686c <spi_nrfx_init+0xd4>)
    6802:	e9c2 0105 	strd	r0, r1, [r2, #20]
    6806:	481a      	ldr	r0, [pc, #104]	; (6870 <spi_nrfx_init+0xd8>)
    6808:	f842 3f10 	str.w	r3, [r2, #16]!
    680c:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    6810:	f007 f8e3 	bl	d9da <z_log_msg_static_create.constprop.0>
			return -ENODEV;
    6814:	f06f 0012 	mvn.w	r0, #18
    6818:	46a5      	mov	sp, r4
#endif
}
    681a:	370c      	adds	r7, #12
    681c:	46bd      	mov	sp, r7
    681e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return gpio_pin_configure(spec->port,
    6822:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
    6824:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
    6826:	88e3      	ldrh	r3, [r4, #6]
	struct gpio_driver_data *data =
    6828:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
    682c:	f8d0 9008 	ldr.w	r9, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6830:	f8de c000 	ldr.w	ip, [lr]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    6834:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
    6836:	bf54      	ite	pl
    6838:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    683c:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    6840:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6844:	fa06 f801 	lsl.w	r8, r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    6848:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    684a:	bf4c      	ite	mi
    684c:	ea4c 0308 	orrmi.w	r3, ip, r8
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    6850:	ea2c 0308 	bicpl.w	r3, ip, r8
    6854:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
    6858:	f8d9 3000 	ldr.w	r3, [r9]
    685c:	4798      	blx	r3
		if (ret < 0) {
    685e:	2800      	cmp	r0, #0
    6860:	dbdb      	blt.n	681a <spi_nrfx_init+0x82>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    6862:	3408      	adds	r4, #8
    6864:	e7b2      	b.n	67cc <spi_nrfx_init+0x34>
    6866:	bf00      	nop
    6868:	0000fc55 	.word	0x0000fc55
    686c:	01000004 	.word	0x01000004
    6870:	0000e908 	.word	0x0000e908

00006874 <transfer_next_chunk>:
{
    6874:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    6876:	6904      	ldr	r4, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    6878:	6847      	ldr	r7, [r0, #4]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
    687a:	6ca5      	ldr	r5, [r4, #72]	; 0x48
		return ctx->rx_len;
    687c:	6d23      	ldr	r3, [r4, #80]	; 0x50
{
    687e:	b085      	sub	sp, #20
    6880:	4606      	mov	r6, r0
	if (!ctx->tx_len) {
    6882:	b93d      	cbnz	r5, 6894 <transfer_next_chunk+0x20>
	if (chunk_len > 0) {
    6884:	bb6b      	cbnz	r3, 68e2 <transfer_next_chunk+0x6e>
	int error = 0;
    6886:	4619      	mov	r1, r3
	finish_transaction(dev, error);
    6888:	6930      	ldr	r0, [r6, #16]
}
    688a:	b005      	add	sp, #20
    688c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	finish_transaction(dev, error);
    6890:	f007 b8fe 	b.w	da90 <finish_transaction.isra.0>
		const uint8_t *tx_buf = ctx->tx_buf;
    6894:	6c61      	ldr	r1, [r4, #68]	; 0x44
	} else if (!ctx->rx_len) {
    6896:	bb03      	cbnz	r3, 68da <transfer_next_chunk+0x66>
	return !!(ctx->tx_buf && ctx->tx_len);
    6898:	bb31      	cbnz	r1, 68e8 <transfer_next_chunk+0x74>
		if (chunk_len > dev_config->max_chunk_len) {
    689a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    689c:	6c63      	ldr	r3, [r4, #68]	; 0x44
		xfer.p_tx_buffer = tx_buf;
    689e:	9100      	str	r1, [sp, #0]
    68a0:	42aa      	cmp	r2, r5
    68a2:	bf28      	it	cs
    68a4:	462a      	movcs	r2, r5
		dev_data->chunk_len = chunk_len;
    68a6:	65a2      	str	r2, [r4, #88]	; 0x58
    68a8:	b11b      	cbz	r3, 68b2 <transfer_next_chunk+0x3e>
    68aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    68ac:	2b00      	cmp	r3, #0
    68ae:	bf18      	it	ne
    68b0:	4613      	movne	r3, r2
    68b2:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
    68b4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    68b6:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
    68b8:	b11b      	cbz	r3, 68c2 <transfer_next_chunk+0x4e>
    68ba:	6d23      	ldr	r3, [r4, #80]	; 0x50
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    68bc:	2b00      	cmp	r3, #0
    68be:	bf18      	it	ne
    68c0:	4613      	movne	r3, r2
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    68c2:	2200      	movs	r2, #0
    68c4:	4669      	mov	r1, sp
    68c6:	4638      	mov	r0, r7
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    68c8:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    68ca:	f003 fa73 	bl	9db4 <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
    68ce:	4b0e      	ldr	r3, [pc, #56]	; (6908 <transfer_next_chunk+0x94>)
    68d0:	4298      	cmp	r0, r3
    68d2:	d017      	beq.n	6904 <transfer_next_chunk+0x90>
			error = -EIO;
    68d4:	f06f 0104 	mvn.w	r1, #4
    68d8:	e7d6      	b.n	6888 <transfer_next_chunk+0x14>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
    68da:	429d      	cmp	r5, r3
    68dc:	bf28      	it	cs
    68de:	461d      	movcs	r5, r3
    68e0:	e7da      	b.n	6898 <transfer_next_chunk+0x24>
		const uint8_t *tx_buf = ctx->tx_buf;
    68e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
    68e4:	461d      	mov	r5, r3
    68e6:	e7d8      	b.n	689a <transfer_next_chunk+0x26>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    68e8:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
    68ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    68f0:	d0d3      	beq.n	689a <transfer_next_chunk+0x26>
			if (chunk_len > CONFIG_SPI_NRFX_RAM_BUFFER_SIZE) {
    68f2:	2d08      	cmp	r5, #8
    68f4:	bf28      	it	cs
    68f6:	2508      	movcs	r5, #8
			memcpy(dev_data->buffer, tx_buf, chunk_len);
    68f8:	6e20      	ldr	r0, [r4, #96]	; 0x60
    68fa:	462a      	mov	r2, r5
    68fc:	f006 fe40 	bl	d580 <memcpy>
			tx_buf = dev_data->buffer;
    6900:	6e21      	ldr	r1, [r4, #96]	; 0x60
    6902:	e7ca      	b.n	689a <transfer_next_chunk+0x26>
}
    6904:	b005      	add	sp, #20
    6906:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6908:	0bad0000 	.word	0x0bad0000

0000690c <event_handler>:
{
    690c:	b510      	push	{r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    690e:	7803      	ldrb	r3, [r0, #0]
{
    6910:	b086      	sub	sp, #24
    6912:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    6914:	2b00      	cmp	r3, #0
    6916:	d15e      	bne.n	69d6 <event_handler+0xca>
		if (dev_data->chunk_len == 0) {
    6918:	6d8a      	ldr	r2, [r1, #88]	; 0x58
    691a:	b942      	cbnz	r2, 692e <event_handler+0x22>
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    691c:	6d4b      	ldr	r3, [r1, #84]	; 0x54
    691e:	6918      	ldr	r0, [r3, #16]
    6920:	f06f 0173 	mvn.w	r1, #115	; 0x73
}
    6924:	b006      	add	sp, #24
    6926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    692a:	f007 b8b1 	b.w	da90 <finish_transaction.isra.0>
	if (!ctx->tx_len) {
    692e:	6c8b      	ldr	r3, [r1, #72]	; 0x48
    6930:	b15b      	cbz	r3, 694a <event_handler+0x3e>
	if (len > ctx->tx_len) {
    6932:	429a      	cmp	r2, r3
    6934:	d91e      	bls.n	6974 <event_handler+0x68>
		LOG_ERR("Update exceeds current buffer");
    6936:	4b29      	ldr	r3, [pc, #164]	; (69dc <event_handler+0xd0>)
    6938:	9305      	str	r3, [sp, #20]
    693a:	4829      	ldr	r0, [pc, #164]	; (69e0 <event_handler+0xd4>)
    693c:	2302      	movs	r3, #2
    693e:	aa04      	add	r2, sp, #16
    6940:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6944:	9304      	str	r3, [sp, #16]
    6946:	f007 f848 	bl	d9da <z_log_msg_static_create.constprop.0>
	if (!ctx->rx_len) {
    694a:	6d23      	ldr	r3, [r4, #80]	; 0x50
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
    694c:	6da2      	ldr	r2, [r4, #88]	; 0x58
    694e:	b15b      	cbz	r3, 6968 <event_handler+0x5c>
	if (len > ctx->rx_len) {
    6950:	429a      	cmp	r2, r3
    6952:	d927      	bls.n	69a4 <event_handler+0x98>
		LOG_ERR("Update exceeds current buffer");
    6954:	4b21      	ldr	r3, [pc, #132]	; (69dc <event_handler+0xd0>)
    6956:	9305      	str	r3, [sp, #20]
    6958:	4821      	ldr	r0, [pc, #132]	; (69e0 <event_handler+0xd4>)
    695a:	2302      	movs	r3, #2
    695c:	aa04      	add	r2, sp, #16
    695e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6962:	9304      	str	r3, [sp, #16]
    6964:	f007 f839 	bl	d9da <z_log_msg_static_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
    6968:	6d60      	ldr	r0, [r4, #84]	; 0x54
}
    696a:	b006      	add	sp, #24
    696c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
    6970:	f7ff bf80 	b.w	6874 <transfer_next_chunk>
	ctx->tx_len -= len;
    6974:	1a9b      	subs	r3, r3, r2
    6976:	648b      	str	r3, [r1, #72]	; 0x48
	if (!ctx->tx_len) {
    6978:	b973      	cbnz	r3, 6998 <event_handler+0x8c>
		++ctx->current_tx;
    697a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    697c:	3308      	adds	r3, #8
    697e:	634b      	str	r3, [r1, #52]	; 0x34
		--ctx->tx_count;
    6980:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    6982:	3b01      	subs	r3, #1
    6984:	638b      	str	r3, [r1, #56]	; 0x38
			spi_context_get_next_buf(&ctx->current_tx,
    6986:	f101 0248 	add.w	r2, r1, #72	; 0x48
    698a:	f104 0034 	add.w	r0, r4, #52	; 0x34
    698e:	3138      	adds	r1, #56	; 0x38
    6990:	f007 f810 	bl	d9b4 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
    6994:	6460      	str	r0, [r4, #68]	; 0x44
    6996:	e7d8      	b.n	694a <event_handler+0x3e>
	} else if (ctx->tx_buf) {
    6998:	6c4b      	ldr	r3, [r1, #68]	; 0x44
    699a:	2b00      	cmp	r3, #0
    699c:	d0d5      	beq.n	694a <event_handler+0x3e>
		ctx->tx_buf += dfs * len;
    699e:	4413      	add	r3, r2
    69a0:	644b      	str	r3, [r1, #68]	; 0x44
    69a2:	e7d2      	b.n	694a <event_handler+0x3e>
	ctx->rx_len -= len;
    69a4:	1a9b      	subs	r3, r3, r2
    69a6:	6523      	str	r3, [r4, #80]	; 0x50
	if (!ctx->rx_len) {
    69a8:	b97b      	cbnz	r3, 69ca <event_handler+0xbe>
		++ctx->current_rx;
    69aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    69ac:	3308      	adds	r3, #8
    69ae:	63e3      	str	r3, [r4, #60]	; 0x3c
		--ctx->rx_count;
    69b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    69b2:	3b01      	subs	r3, #1
    69b4:	6423      	str	r3, [r4, #64]	; 0x40
			spi_context_get_next_buf(&ctx->current_rx,
    69b6:	f104 0250 	add.w	r2, r4, #80	; 0x50
    69ba:	f104 0140 	add.w	r1, r4, #64	; 0x40
    69be:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    69c2:	f006 fff7 	bl	d9b4 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
    69c6:	64e0      	str	r0, [r4, #76]	; 0x4c
    69c8:	e7ce      	b.n	6968 <event_handler+0x5c>
	} else if (ctx->rx_buf) {
    69ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    69cc:	2b00      	cmp	r3, #0
    69ce:	d0cb      	beq.n	6968 <event_handler+0x5c>
		ctx->rx_buf += dfs * len;
    69d0:	4413      	add	r3, r2
    69d2:	64e3      	str	r3, [r4, #76]	; 0x4c
    69d4:	e7c8      	b.n	6968 <event_handler+0x5c>
}
    69d6:	b006      	add	sp, #24
    69d8:	bd10      	pop	{r4, pc}
    69da:	bf00      	nop
    69dc:	0000fc79 	.word	0x0000fc79
    69e0:	0000e908 	.word	0x0000e908

000069e4 <spi_nrfx_transceive>:
{
    69e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    69e8:	b08d      	sub	sp, #52	; 0x34
    69ea:	af00      	add	r7, sp, #0
    69ec:	469a      	mov	sl, r3
	const struct spi_nrfx_config *dev_config = dev->config;
    69ee:	6843      	ldr	r3, [r0, #4]
    69f0:	60bb      	str	r3, [r7, #8]
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    69f2:	888b      	ldrh	r3, [r1, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    69f4:	6904      	ldr	r4, [r0, #16]
{
    69f6:	613a      	str	r2, [r7, #16]
    69f8:	049b      	lsls	r3, r3, #18
    69fa:	4606      	mov	r6, r0
    69fc:	4688      	mov	r8, r1
    69fe:	d439      	bmi.n	6a74 <spi_nrfx_transceive+0x90>
	return z_impl_k_sem_take(sem, timeout);
    6a00:	f04f 32ff 	mov.w	r2, #4294967295
    6a04:	f04f 33ff 	mov.w	r3, #4294967295
    6a08:	f104 0010 	add.w	r0, r4, #16
    6a0c:	f004 feae 	bl	b76c <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
    6a10:	f8c4 8004 	str.w	r8, [r4, #4]
	const struct spi_nrfx_config *dev_config = dev->config;
    6a14:	6873      	ldr	r3, [r6, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    6a16:	f8d6 9010 	ldr.w	r9, [r6, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    6a1a:	617b      	str	r3, [r7, #20]
	uint32_t max_freq = dev_config->max_freq;
    6a1c:	689b      	ldr	r3, [r3, #8]
    6a1e:	607b      	str	r3, [r7, #4]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
    6a20:	f899 305d 	ldrb.w	r3, [r9, #93]	; 0x5d
    6a24:	60fb      	str	r3, [r7, #12]
    6a26:	b123      	cbz	r3, 6a32 <spi_nrfx_transceive+0x4e>
    6a28:	f8d9 3000 	ldr.w	r3, [r9]
    6a2c:	4598      	cmp	r8, r3
    6a2e:	f000 80d1 	beq.w	6bd4 <spi_nrfx_transceive+0x1f0>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
    6a32:	f8b8 c004 	ldrh.w	ip, [r8, #4]
    6a36:	f41c 6f00 	tst.w	ip, #2048	; 0x800
    6a3a:	d022      	beq.n	6a82 <spi_nrfx_transceive+0x9e>
		LOG_ERR("Half-duplex not supported");
    6a3c:	4bb1      	ldr	r3, [pc, #708]	; (6d04 <spi_nrfx_transceive+0x320>)
    6a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    6a40:	2302      	movs	r3, #2
    6a42:	48b1      	ldr	r0, [pc, #708]	; (6d08 <spi_nrfx_transceive+0x324>)
    6a44:	62bb      	str	r3, [r7, #40]	; 0x28
    6a46:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6a4a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENOTSUP;
    6a4e:	f06f 0585 	mvn.w	r5, #133	; 0x85
		LOG_ERR("Half-duplex not supported");
    6a52:	f006 ffc2 	bl	d9da <z_log_msg_static_create.constprop.0>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
    6a56:	6823      	ldr	r3, [r4, #0]
    6a58:	889b      	ldrh	r3, [r3, #4]
    6a5a:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
    6a5e:	d104      	bne.n	6a6a <spi_nrfx_transceive+0x86>
		ctx->owner = NULL;
    6a60:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    6a62:	f104 0010 	add.w	r0, r4, #16
    6a66:	f004 fe61 	bl	b72c <z_impl_k_sem_give>
}
    6a6a:	4628      	mov	r0, r5
    6a6c:	3734      	adds	r7, #52	; 0x34
    6a6e:	46bd      	mov	sp, r7
    6a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    6a74:	69a3      	ldr	r3, [r4, #24]
    6a76:	2b00      	cmp	r3, #0
    6a78:	d1c2      	bne.n	6a00 <spi_nrfx_transceive+0x1c>
		(k_sem_count_get(&ctx->lock) == 0) &&
    6a7a:	6863      	ldr	r3, [r4, #4]
    6a7c:	4299      	cmp	r1, r3
    6a7e:	d1bf      	bne.n	6a00 <spi_nrfx_transceive+0x1c>
    6a80:	e7c8      	b.n	6a14 <spi_nrfx_transceive+0x30>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
    6a82:	f01c 0f01 	tst.w	ip, #1
    6a86:	d015      	beq.n	6ab4 <spi_nrfx_transceive+0xd0>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
    6a88:	466d      	mov	r5, sp
    6a8a:	b088      	sub	sp, #32
    6a8c:	6833      	ldr	r3, [r6, #0]
    6a8e:	466a      	mov	r2, sp
    6a90:	499e      	ldr	r1, [pc, #632]	; (6d0c <spi_nrfx_transceive+0x328>)
    6a92:	489d      	ldr	r0, [pc, #628]	; (6d08 <spi_nrfx_transceive+0x324>)
    6a94:	e9c2 1305 	strd	r1, r3, [r2, #20]
    6a98:	f44f 7300 	mov.w	r3, #512	; 0x200
    6a9c:	8393      	strh	r3, [r2, #28]
    6a9e:	4b9c      	ldr	r3, [pc, #624]	; (6d10 <spi_nrfx_transceive+0x32c>)
    6aa0:	f842 3f10 	str.w	r3, [r2, #16]!
    6aa4:	f44f 51e2 	mov.w	r1, #7232	; 0x1c40
    6aa8:	f006 ff97 	bl	d9da <z_log_msg_static_create.constprop.0>
    6aac:	46ad      	mov	sp, r5
		return -EINVAL;
    6aae:	f06f 0515 	mvn.w	r5, #21
    6ab2:	e7d0      	b.n	6a56 <spi_nrfx_transceive+0x72>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
    6ab4:	f01c 0f08 	tst.w	ip, #8
    6ab8:	d00b      	beq.n	6ad2 <spi_nrfx_transceive+0xee>
		LOG_ERR("Loopback mode is not supported");
    6aba:	4b96      	ldr	r3, [pc, #600]	; (6d14 <spi_nrfx_transceive+0x330>)
		LOG_ERR("Word sizes other than 8 bits are not supported");
    6abc:	62fb      	str	r3, [r7, #44]	; 0x2c
    6abe:	2302      	movs	r3, #2
    6ac0:	4891      	ldr	r0, [pc, #580]	; (6d08 <spi_nrfx_transceive+0x324>)
    6ac2:	62bb      	str	r3, [r7, #40]	; 0x28
    6ac4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6ac8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6acc:	f006 ff85 	bl	d9da <z_log_msg_static_create.constprop.0>
	if (error == 0) {
    6ad0:	e7ed      	b.n	6aae <spi_nrfx_transceive+0xca>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
    6ad2:	f3cc 1345 	ubfx	r3, ip, #5, #6
    6ad6:	2b08      	cmp	r3, #8
    6ad8:	d001      	beq.n	6ade <spi_nrfx_transceive+0xfa>
		LOG_ERR("Word sizes other than 8 bits are not supported");
    6ada:	4b8f      	ldr	r3, [pc, #572]	; (6d18 <spi_nrfx_transceive+0x334>)
    6adc:	e7ee      	b.n	6abc <spi_nrfx_transceive+0xd8>
	if (spi_cfg->frequency < 125000) {
    6ade:	f8d8 5000 	ldr.w	r5, [r8]
    6ae2:	4b8e      	ldr	r3, [pc, #568]	; (6d1c <spi_nrfx_transceive+0x338>)
    6ae4:	429d      	cmp	r5, r3
    6ae6:	d801      	bhi.n	6aec <spi_nrfx_transceive+0x108>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
    6ae8:	4b8d      	ldr	r3, [pc, #564]	; (6d20 <spi_nrfx_transceive+0x33c>)
    6aea:	e7e7      	b.n	6abc <spi_nrfx_transceive+0xd8>
	config = dev_config->def_config;
    6aec:	697b      	ldr	r3, [r7, #20]
    6aee:	f103 0b0c 	add.w	fp, r3, #12
    6af2:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
    6af6:	f107 0e18 	add.w	lr, r7, #24
    6afa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    6afe:	f8db 3000 	ldr.w	r3, [fp]
    6b02:	f8ce 3000 	str.w	r3, [lr]
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    6b06:	687b      	ldr	r3, [r7, #4]
    6b08:	42ab      	cmp	r3, r5
    6b0a:	bf28      	it	cs
    6b0c:	462b      	movcs	r3, r5
    6b0e:	461d      	mov	r5, r3
	if (frequency < 250000) {
    6b10:	4b84      	ldr	r3, [pc, #528]	; (6d24 <spi_nrfx_transceive+0x340>)
    6b12:	429d      	cmp	r5, r3
    6b14:	d946      	bls.n	6ba4 <spi_nrfx_transceive+0x1c0>
	} else if (frequency < 500000) {
    6b16:	4b84      	ldr	r3, [pc, #528]	; (6d28 <spi_nrfx_transceive+0x344>)
    6b18:	429d      	cmp	r5, r3
    6b1a:	d946      	bls.n	6baa <spi_nrfx_transceive+0x1c6>
	} else if (frequency < 1000000) {
    6b1c:	4b83      	ldr	r3, [pc, #524]	; (6d2c <spi_nrfx_transceive+0x348>)
    6b1e:	429d      	cmp	r5, r3
    6b20:	d946      	bls.n	6bb0 <spi_nrfx_transceive+0x1cc>
	} else if (frequency < 2000000) {
    6b22:	4b83      	ldr	r3, [pc, #524]	; (6d30 <spi_nrfx_transceive+0x34c>)
    6b24:	429d      	cmp	r5, r3
    6b26:	d946      	bls.n	6bb6 <spi_nrfx_transceive+0x1d2>
	} else if (frequency < 4000000) {
    6b28:	4b82      	ldr	r3, [pc, #520]	; (6d34 <spi_nrfx_transceive+0x350>)
    6b2a:	429d      	cmp	r5, r3
    6b2c:	d946      	bls.n	6bbc <spi_nrfx_transceive+0x1d8>
		return NRF_SPIM_FREQ_4M;
    6b2e:	4b82      	ldr	r3, [pc, #520]	; (6d38 <spi_nrfx_transceive+0x354>)
    6b30:	429d      	cmp	r5, r3
    6b32:	bf2c      	ite	cs
    6b34:	f04f 4500 	movcs.w	r5, #2147483648	; 0x80000000
    6b38:	f04f 4580 	movcc.w	r5, #1073741824	; 0x40000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    6b3c:	f01c 0f02 	tst.w	ip, #2
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    6b40:	623d      	str	r5, [r7, #32]
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    6b42:	f00c 0304 	and.w	r3, ip, #4
    6b46:	d03c      	beq.n	6bc2 <spi_nrfx_transceive+0x1de>
			return NRF_SPIM_MODE_2;
    6b48:	2b00      	cmp	r3, #0
    6b4a:	bf14      	ite	ne
    6b4c:	2303      	movne	r3, #3
    6b4e:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
    6b50:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if (dev_data->initialized) {
    6b54:	68fb      	ldr	r3, [r7, #12]
	if (operation & SPI_TRANSFER_LSB) {
    6b56:	f3cc 1c00 	ubfx	ip, ip, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
    6b5a:	f887 c025 	strb.w	ip, [r7, #37]	; 0x25
	if (dev_data->initialized) {
    6b5e:	b12b      	cbz	r3, 6b6c <spi_nrfx_transceive+0x188>
		nrfx_spim_uninit(&dev_config->spim);
    6b60:	6978      	ldr	r0, [r7, #20]
    6b62:	f003 f8df 	bl	9d24 <nrfx_spim_uninit>
		dev_data->initialized = false;
    6b66:	2300      	movs	r3, #0
    6b68:	f889 305d 	strb.w	r3, [r9, #93]	; 0x5d
	result = nrfx_spim_init(&dev_config->spim, &config,
    6b6c:	464b      	mov	r3, r9
    6b6e:	4a73      	ldr	r2, [pc, #460]	; (6d3c <spi_nrfx_transceive+0x358>)
    6b70:	6978      	ldr	r0, [r7, #20]
    6b72:	f107 0118 	add.w	r1, r7, #24
    6b76:	f003 f827 	bl	9bc8 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
    6b7a:	4b71      	ldr	r3, [pc, #452]	; (6d40 <spi_nrfx_transceive+0x35c>)
    6b7c:	4298      	cmp	r0, r3
    6b7e:	d024      	beq.n	6bca <spi_nrfx_transceive+0x1e6>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
    6b80:	466d      	mov	r5, sp
    6b82:	b088      	sub	sp, #32
    6b84:	466a      	mov	r2, sp
    6b86:	4b6f      	ldr	r3, [pc, #444]	; (6d44 <spi_nrfx_transceive+0x360>)
    6b88:	e9c2 3005 	strd	r3, r0, [r2, #20]
    6b8c:	2303      	movs	r3, #3
    6b8e:	f842 3f10 	str.w	r3, [r2, #16]!
    6b92:	485d      	ldr	r0, [pc, #372]	; (6d08 <spi_nrfx_transceive+0x324>)
    6b94:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    6b98:	f006 ff1f 	bl	d9da <z_log_msg_static_create.constprop.0>
    6b9c:	46ad      	mov	sp, r5
		return -EIO;
    6b9e:	f06f 0504 	mvn.w	r5, #4
    6ba2:	e758      	b.n	6a56 <spi_nrfx_transceive+0x72>
		return NRF_SPIM_FREQ_125K;
    6ba4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
    6ba8:	e7c8      	b.n	6b3c <spi_nrfx_transceive+0x158>
		return NRF_SPIM_FREQ_250K;
    6baa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
    6bae:	e7c5      	b.n	6b3c <spi_nrfx_transceive+0x158>
		return NRF_SPIM_FREQ_500K;
    6bb0:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    6bb4:	e7c2      	b.n	6b3c <spi_nrfx_transceive+0x158>
		return NRF_SPIM_FREQ_1M;
    6bb6:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    6bba:	e7bf      	b.n	6b3c <spi_nrfx_transceive+0x158>
		return NRF_SPIM_FREQ_2M;
    6bbc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
    6bc0:	e7bc      	b.n	6b3c <spi_nrfx_transceive+0x158>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
    6bc2:	3b00      	subs	r3, #0
    6bc4:	bf18      	it	ne
    6bc6:	2301      	movne	r3, #1
    6bc8:	e7c2      	b.n	6b50 <spi_nrfx_transceive+0x16c>
	dev_data->initialized = true;
    6bca:	2301      	movs	r3, #1
    6bcc:	f889 305d 	strb.w	r3, [r9, #93]	; 0x5d
	ctx->config = spi_cfg;
    6bd0:	f8c9 8000 	str.w	r8, [r9]
		dev_data->busy = true;
    6bd4:	2301      	movs	r3, #1
    6bd6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    6bda:	693b      	ldr	r3, [r7, #16]
    6bdc:	2b00      	cmp	r3, #0
    6bde:	d16d      	bne.n	6cbc <spi_nrfx_transceive+0x2d8>
    6be0:	6363      	str	r3, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    6be2:	2300      	movs	r3, #0
    6be4:	63a3      	str	r3, [r4, #56]	; 0x38
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
    6be6:	f104 0248 	add.w	r2, r4, #72	; 0x48
    6bea:	f104 0138 	add.w	r1, r4, #56	; 0x38
    6bee:	f104 0034 	add.w	r0, r4, #52	; 0x34
    6bf2:	f006 fedf 	bl	d9b4 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
    6bf6:	6460      	str	r0, [r4, #68]	; 0x44
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    6bf8:	f1ba 0f00 	cmp.w	sl, #0
    6bfc:	d166      	bne.n	6ccc <spi_nrfx_transceive+0x2e8>
    6bfe:	f8c4 a03c 	str.w	sl, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    6c02:	2300      	movs	r3, #0
    6c04:	6423      	str	r3, [r4, #64]	; 0x40
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
    6c06:	f104 0250 	add.w	r2, r4, #80	; 0x50
    6c0a:	f104 0140 	add.w	r1, r4, #64	; 0x40
    6c0e:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    6c12:	f006 fecf 	bl	d9b4 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
    6c16:	2500      	movs	r5, #0
	_spi_context_cs_control(ctx, on, false);
    6c18:	462a      	mov	r2, r5
	ctx->rx_buf = (uint8_t *)
    6c1a:	64e0      	str	r0, [r4, #76]	; 0x4c
	_spi_context_cs_control(ctx, on, false);
    6c1c:	2101      	movs	r1, #1
    6c1e:	4620      	mov	r0, r4
	ctx->sync_status = 0;
    6c20:	6325      	str	r5, [r4, #48]	; 0x30
	_spi_context_cs_control(ctx, on, false);
    6c22:	f006 fef1 	bl	da08 <_spi_context_cs_control>
		transfer_next_chunk(dev);
    6c26:	4630      	mov	r0, r6
    6c28:	f7ff fe24 	bl	6874 <transfer_next_chunk>
static inline size_t spi_context_total_tx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;

	for (n = 0; n < ctx->tx_count; ++n) {
    6c2c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
	size_t total_len = 0;
    6c2e:	462a      	mov	r2, r5
	for (n = 0; n < ctx->tx_count; ++n) {
    6c30:	462b      	mov	r3, r5
    6c32:	4283      	cmp	r3, r0
    6c34:	d152      	bne.n	6cdc <spi_nrfx_transceive+0x2f8>
}

static inline size_t spi_context_total_rx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;
    6c36:	2300      	movs	r3, #0

	for (n = 0; n < ctx->rx_count; ++n) {
    6c38:	6c25      	ldr	r5, [r4, #64]	; 0x40
    6c3a:	4619      	mov	r1, r3
    6c3c:	42a9      	cmp	r1, r5
    6c3e:	d154      	bne.n	6cea <spi_nrfx_transceive+0x306>
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    6c40:	4293      	cmp	r3, r2
				     ctx->config->frequency;
    6c42:	46a0      	mov	r8, r4
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    6c44:	bf38      	it	cc
    6c46:	4613      	movcc	r3, r2
    6c48:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
    6c4c:	fb02 f503 	mul.w	r5, r2, r3
				     ctx->config->frequency;
    6c50:	f858 3b20 	ldr.w	r3, [r8], #32
			return ((t * to_hz + off) / from_hz);
    6c54:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    6c58:	681b      	ldr	r3, [r3, #0]
    6c5a:	fbb5 f5f3 	udiv	r5, r5, r3
    6c5e:	f240 30e7 	movw	r0, #999	; 0x3e7
			timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
    6c62:	35c8      	adds	r5, #200	; 0xc8
    6c64:	2100      	movs	r1, #0
    6c66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6c6a:	2300      	movs	r3, #0
    6c6c:	fbe5 010c 	umlal	r0, r1, r5, ip
    6c70:	f7f9 fa36 	bl	e0 <__aeabi_uldivmod>
    6c74:	4602      	mov	r2, r0
    6c76:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    6c78:	4640      	mov	r0, r8
    6c7a:	f004 fd77 	bl	b76c <z_impl_k_sem_take>
		if (k_sem_take(&ctx->sync, timeout)) {
    6c7e:	2800      	cmp	r0, #0
    6c80:	d03a      	beq.n	6cf8 <spi_nrfx_transceive+0x314>
			LOG_ERR("Timeout waiting for transfer complete");
    6c82:	4b31      	ldr	r3, [pc, #196]	; (6d48 <spi_nrfx_transceive+0x364>)
    6c84:	62fb      	str	r3, [r7, #44]	; 0x2c
    6c86:	2302      	movs	r3, #2
    6c88:	481f      	ldr	r0, [pc, #124]	; (6d08 <spi_nrfx_transceive+0x324>)
    6c8a:	62bb      	str	r3, [r7, #40]	; 0x28
    6c8c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c90:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6c94:	f006 fea1 	bl	d9da <z_log_msg_static_create.constprop.0>
			dev_data->chunk_len = 0;
    6c98:	2500      	movs	r5, #0
			nrfx_spim_uninit(&dev_config->spim);
    6c9a:	68b8      	ldr	r0, [r7, #8]
			dev_data->chunk_len = 0;
    6c9c:	65a5      	str	r5, [r4, #88]	; 0x58
			nrfx_spim_uninit(&dev_config->spim);
    6c9e:	f003 f841 	bl	9d24 <nrfx_spim_uninit>
			dev_data->initialized = false;
    6ca2:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			finish_transaction(dev, -ETIMEDOUT);
    6ca6:	6930      	ldr	r0, [r6, #16]
    6ca8:	f06f 0173 	mvn.w	r1, #115	; 0x73
    6cac:	f006 fef0 	bl	da90 <finish_transaction.isra.0>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_RESET);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_reset(sem);
    6cb0:	4640      	mov	r0, r8
    6cb2:	f004 fd83 	bl	b7bc <z_impl_k_sem_reset>
		error = spi_context_wait_for_completion(&dev_data->ctx);
    6cb6:	f06f 0573 	mvn.w	r5, #115	; 0x73
}
    6cba:	e6cc      	b.n	6a56 <spi_nrfx_transceive+0x72>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    6cbc:	693b      	ldr	r3, [r7, #16]
    6cbe:	681b      	ldr	r3, [r3, #0]
    6cc0:	6363      	str	r3, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    6cc2:	2b00      	cmp	r3, #0
    6cc4:	d08d      	beq.n	6be2 <spi_nrfx_transceive+0x1fe>
    6cc6:	693b      	ldr	r3, [r7, #16]
    6cc8:	685b      	ldr	r3, [r3, #4]
    6cca:	e78b      	b.n	6be4 <spi_nrfx_transceive+0x200>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    6ccc:	f8da 3000 	ldr.w	r3, [sl]
    6cd0:	63e3      	str	r3, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    6cd2:	2b00      	cmp	r3, #0
    6cd4:	d095      	beq.n	6c02 <spi_nrfx_transceive+0x21e>
    6cd6:	f8da 3004 	ldr.w	r3, [sl, #4]
    6cda:	e793      	b.n	6c04 <spi_nrfx_transceive+0x220>
		total_len += ctx->current_tx[n].len;
    6cdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6cde:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
	for (n = 0; n < ctx->tx_count; ++n) {
    6ce2:	3301      	adds	r3, #1
		total_len += ctx->current_tx[n].len;
    6ce4:	6849      	ldr	r1, [r1, #4]
    6ce6:	440a      	add	r2, r1
	for (n = 0; n < ctx->tx_count; ++n) {
    6ce8:	e7a3      	b.n	6c32 <spi_nrfx_transceive+0x24e>
		total_len += ctx->current_rx[n].len;
    6cea:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    6cec:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
	for (n = 0; n < ctx->rx_count; ++n) {
    6cf0:	3101      	adds	r1, #1
		total_len += ctx->current_rx[n].len;
    6cf2:	6840      	ldr	r0, [r0, #4]
    6cf4:	4403      	add	r3, r0
	for (n = 0; n < ctx->rx_count; ++n) {
    6cf6:	e7a1      	b.n	6c3c <spi_nrfx_transceive+0x258>
		status = ctx->sync_status;
    6cf8:	6b25      	ldr	r5, [r4, #48]	; 0x30
		if (error == -ETIMEDOUT) {
    6cfa:	f115 0f74 	cmn.w	r5, #116	; 0x74
    6cfe:	f47f aeaa 	bne.w	6a56 <spi_nrfx_transceive+0x72>
    6d02:	e7c9      	b.n	6c98 <spi_nrfx_transceive+0x2b4>
    6d04:	0000fc97 	.word	0x0000fc97
    6d08:	0000e908 	.word	0x0000e908
    6d0c:	0000fcb1 	.word	0x0000fcb1
    6d10:	01000003 	.word	0x01000003
    6d14:	0000fcd3 	.word	0x0000fcd3
    6d18:	0000fcf2 	.word	0x0000fcf2
    6d1c:	0001e847 	.word	0x0001e847
    6d20:	0000fd21 	.word	0x0000fd21
    6d24:	0003d08f 	.word	0x0003d08f
    6d28:	0007a11f 	.word	0x0007a11f
    6d2c:	000f423f 	.word	0x000f423f
    6d30:	001e847f 	.word	0x001e847f
    6d34:	003d08ff 	.word	0x003d08ff
    6d38:	007a1200 	.word	0x007a1200
    6d3c:	0000690d 	.word	0x0000690d
    6d40:	0bad0000 	.word	0x0bad0000
    6d44:	0000fd52 	.word	0x0000fd52
    6d48:	0000fd79 	.word	0x0000fd79

00006d4c <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    6d4c:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    6d4e:	2301      	movs	r3, #1
    6d50:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6d52:	4a0e      	ldr	r2, [pc, #56]	; (6d8c <compare_int_lock+0x40>)
    6d54:	f3bf 8f5b 	dmb	ish
    6d58:	43dc      	mvns	r4, r3
    6d5a:	e852 1f00 	ldrex	r1, [r2]
    6d5e:	ea01 0504 	and.w	r5, r1, r4
    6d62:	e842 5600 	strex	r6, r5, [r2]
    6d66:	2e00      	cmp	r6, #0
    6d68:	d1f7      	bne.n	6d5a <compare_int_lock+0xe>
    6d6a:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    6d6e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    6d72:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    6d74:	4806      	ldr	r0, [pc, #24]	; (6d90 <compare_int_lock+0x44>)
    6d76:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    6d7a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6d7e:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    6d82:	420b      	tst	r3, r1
}
    6d84:	bf14      	ite	ne
    6d86:	2001      	movne	r0, #1
    6d88:	2000      	moveq	r0, #0
    6d8a:	bd70      	pop	{r4, r5, r6, pc}
    6d8c:	20001864 	.word	0x20001864
    6d90:	40011000 	.word	0x40011000

00006d94 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    6d94:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    6d96:	490e      	ldr	r1, [pc, #56]	; (6dd0 <sys_clock_timeout_handler+0x3c>)
    6d98:	e9d1 3400 	ldrd	r3, r4, [r1]
    6d9c:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    6d9e:	18c3      	adds	r3, r0, r3
    6da0:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    6da4:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    6da8:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    6dac:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    6db0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    6db4:	d209      	bcs.n	6dca <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    6db6:	4b07      	ldr	r3, [pc, #28]	; (6dd4 <sys_clock_timeout_handler+0x40>)
    6db8:	681b      	ldr	r3, [r3, #0]
    6dba:	0a1a      	lsrs	r2, r3, #8
    6dbc:	061b      	lsls	r3, r3, #24
    6dbe:	199c      	adds	r4, r3, r6
    6dc0:	4b05      	ldr	r3, [pc, #20]	; (6dd8 <sys_clock_timeout_handler+0x44>)
    6dc2:	f142 0500 	adc.w	r5, r2, #0
    6dc6:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    6dca:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    6dcc:	f005 bad6 	b.w	c37c <sys_clock_announce>
    6dd0:	20000a08 	.word	0x20000a08
    6dd4:	20001868 	.word	0x20001868
    6dd8:	20000a10 	.word	0x20000a10

00006ddc <compare_int_unlock>:
	if (key) {
    6ddc:	b311      	cbz	r1, 6e24 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6dde:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    6de2:	2301      	movs	r3, #1
    6de4:	4a10      	ldr	r2, [pc, #64]	; (6e28 <compare_int_unlock+0x4c>)
    6de6:	4083      	lsls	r3, r0
    6de8:	e852 cf00 	ldrex	ip, [r2]
    6dec:	ea4c 0c03 	orr.w	ip, ip, r3
    6df0:	e842 c100 	strex	r1, ip, [r2]
    6df4:	2900      	cmp	r1, #0
    6df6:	d1f7      	bne.n	6de8 <compare_int_unlock+0xc>
    6df8:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    6dfc:	4a0b      	ldr	r2, [pc, #44]	; (6e2c <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    6dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    6e02:	4083      	lsls	r3, r0
    6e04:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    6e08:	4b09      	ldr	r3, [pc, #36]	; (6e30 <compare_int_unlock+0x54>)
    6e0a:	f3bf 8f5b 	dmb	ish
    6e0e:	681b      	ldr	r3, [r3, #0]
    6e10:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    6e14:	40c3      	lsrs	r3, r0
    6e16:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6e18:	bf42      	ittt	mi
    6e1a:	4b06      	ldrmi	r3, [pc, #24]	; (6e34 <compare_int_unlock+0x58>)
    6e1c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    6e20:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    6e24:	4770      	bx	lr
    6e26:	bf00      	nop
    6e28:	20001864 	.word	0x20001864
    6e2c:	40011000 	.word	0x40011000
    6e30:	20001860 	.word	0x20001860
    6e34:	e000e100 	.word	0xe000e100

00006e38 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    6e38:	4b0d      	ldr	r3, [pc, #52]	; (6e70 <z_nrf_rtc_timer_read+0x38>)
    6e3a:	6818      	ldr	r0, [r3, #0]
    6e3c:	0a01      	lsrs	r1, r0, #8
    6e3e:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    6e40:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    6e44:	4b0b      	ldr	r3, [pc, #44]	; (6e74 <z_nrf_rtc_timer_read+0x3c>)
    6e46:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    6e4a:	1818      	adds	r0, r3, r0
    6e4c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    6e50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    6e54:	d20a      	bcs.n	6e6c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    6e56:	4b08      	ldr	r3, [pc, #32]	; (6e78 <z_nrf_rtc_timer_read+0x40>)
    6e58:	e9d3 2300 	ldrd	r2, r3, [r3]
    6e5c:	4290      	cmp	r0, r2
    6e5e:	eb71 0303 	sbcs.w	r3, r1, r3
    6e62:	d203      	bcs.n	6e6c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    6e64:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    6e68:	f141 0100 	adc.w	r1, r1, #0
}
    6e6c:	4770      	bx	lr
    6e6e:	bf00      	nop
    6e70:	20001868 	.word	0x20001868
    6e74:	40011000 	.word	0x40011000
    6e78:	20000a10 	.word	0x20000a10

00006e7c <compare_set>:
{
    6e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6e80:	4616      	mov	r6, r2
    6e82:	461f      	mov	r7, r3
    6e84:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    6e86:	f7ff ff61 	bl	6d4c <compare_int_lock>
    6e8a:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    6e8c:	f7ff ffd4 	bl	6e38 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    6e90:	42b0      	cmp	r0, r6
    6e92:	eb71 0307 	sbcs.w	r3, r1, r7
    6e96:	d251      	bcs.n	6f3c <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    6e98:	4b3a      	ldr	r3, [pc, #232]	; (6f84 <compare_set+0x108>)
    6e9a:	1a30      	subs	r0, r6, r0
    6e9c:	eb67 0101 	sbc.w	r1, r7, r1
    6ea0:	4298      	cmp	r0, r3
    6ea2:	f171 0100 	sbcs.w	r1, r1, #0
    6ea6:	d26a      	bcs.n	6f7e <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    6ea8:	4b37      	ldr	r3, [pc, #220]	; (6f88 <compare_set+0x10c>)
    6eaa:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    6eae:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    6eb2:	429f      	cmp	r7, r3
    6eb4:	bf08      	it	eq
    6eb6:	4296      	cmpeq	r6, r2
    6eb8:	d04e      	beq.n	6f58 <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    6eba:	4934      	ldr	r1, [pc, #208]	; (6f8c <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    6ebc:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    6ec0:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    6ec4:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    6ec8:	00ad      	lsls	r5, r5, #2
    6eca:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    6ece:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ed0:	b2ad      	uxth	r5, r5
    6ed2:	f006 fdee 	bl	dab2 <event_clear>
	return absolute_time & COUNTER_MAX;
    6ed6:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    6eda:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    6ede:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    6ee2:	4a2b      	ldr	r2, [pc, #172]	; (6f90 <compare_set+0x114>)
    6ee4:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ee6:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    6eea:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    6eec:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    6ef0:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    6ef2:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    6ef6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    6efa:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    6efe:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    6f02:	f06f 0002 	mvn.w	r0, #2
    6f06:	eba0 0008 	sub.w	r0, r0, r8
    6f0a:	4460      	add	r0, ip
    6f0c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    6f10:	4290      	cmp	r0, r2
    6f12:	d921      	bls.n	6f58 <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f14:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    6f16:	b160      	cbz	r0, 6f32 <compare_set+0xb6>
     return p_reg->COUNTER;
    6f18:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    6f1c:	eba8 000b 	sub.w	r0, r8, fp
    6f20:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    6f24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6f28:	d916      	bls.n	6f58 <compare_set+0xdc>
					event_clear(chan);
    6f2a:	4620      	mov	r0, r4
    6f2c:	f006 fdc1 	bl	dab2 <event_clear>
    6f30:	4a17      	ldr	r2, [pc, #92]	; (6f90 <compare_set+0x114>)
			cc_val = now + cc_inc;
    6f32:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    6f36:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    6f3a:	e7d9      	b.n	6ef0 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    6f3c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6f3e:	4a15      	ldr	r2, [pc, #84]	; (6f94 <compare_set+0x118>)
    6f40:	f3bf 8f5b 	dmb	ish
    6f44:	40a3      	lsls	r3, r4
    6f46:	e852 0f00 	ldrex	r0, [r2]
    6f4a:	4318      	orrs	r0, r3
    6f4c:	e842 0100 	strex	r1, r0, [r2]
    6f50:	2900      	cmp	r1, #0
    6f52:	d1f8      	bne.n	6f46 <compare_set+0xca>
    6f54:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    6f58:	490b      	ldr	r1, [pc, #44]	; (6f88 <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    6f5a:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    6f5c:	0123      	lsls	r3, r4, #4
    6f5e:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    6f62:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    6f66:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    6f68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6f6a:	6053      	str	r3, [r2, #4]
	return ret;
    6f6c:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    6f6e:	4620      	mov	r0, r4
    6f70:	9900      	ldr	r1, [sp, #0]
    6f72:	f7ff ff33 	bl	6ddc <compare_int_unlock>
}
    6f76:	4628      	mov	r0, r5
    6f78:	b003      	add	sp, #12
    6f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    6f7e:	f06f 0515 	mvn.w	r5, #21
    6f82:	e7f4      	b.n	6f6e <compare_set+0xf2>
    6f84:	00800001 	.word	0x00800001
    6f88:	200009f8 	.word	0x200009f8
    6f8c:	40011000 	.word	0x40011000
    6f90:	007ffffd 	.word	0x007ffffd
    6f94:	20001860 	.word	0x20001860

00006f98 <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    6f98:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    6f9a:	4c1b      	ldr	r4, [pc, #108]	; (7008 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8>)
    6f9c:	4b1b      	ldr	r3, [pc, #108]	; (700c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xc>)
    6f9e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    6fa2:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    6fa6:	4b1a      	ldr	r3, [pc, #104]	; (7010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>)
    p_reg->PRESCALER = val;
    6fa8:	2500      	movs	r5, #0
    6faa:	f04f 30ff 	mov.w	r0, #4294967295
    6fae:	f04f 31ff 	mov.w	r1, #4294967295
    6fb2:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    6fb6:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    6fba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    6fbe:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6fc2:	4b14      	ldr	r3, [pc, #80]	; (7014 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14>)
    6fc4:	2602      	movs	r6, #2
    6fc6:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    6fca:	2101      	movs	r1, #1
    6fcc:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    6fd0:	2011      	movs	r0, #17
    6fd2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    6fd6:	462a      	mov	r2, r5
    6fd8:	f7fd f86e 	bl	40b8 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    6fdc:	2011      	movs	r0, #17
    6fde:	f7fd f83b 	bl	4058 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    6fe2:	4a0d      	ldr	r2, [pc, #52]	; (7018 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x18>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    6fe4:	2301      	movs	r3, #1
    6fe6:	60a3      	str	r3, [r4, #8]
    6fe8:	6023      	str	r3, [r4, #0]
    6fea:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    6fec:	4b0b      	ldr	r3, [pc, #44]	; (701c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1c>)
    6fee:	4a0c      	ldr	r2, [pc, #48]	; (7020 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x20>)
    6ff0:	9300      	str	r3, [sp, #0]
    6ff2:	9501      	str	r5, [sp, #4]
    6ff4:	2300      	movs	r3, #0
    6ff6:	4628      	mov	r0, r5
    6ff8:	f7ff ff40 	bl	6e7c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    6ffc:	4630      	mov	r0, r6
    6ffe:	f7fe ffc1 	bl	5f84 <z_nrf_clock_control_lf_on>

	return 0;
}
    7002:	4628      	mov	r0, r5
    7004:	b002      	add	sp, #8
    7006:	bd70      	pop	{r4, r5, r6, pc}
    7008:	40011000 	.word	0x40011000
    700c:	000f0003 	.word	0x000f0003
    7010:	200009f8 	.word	0x200009f8
    7014:	e000e100 	.word	0xe000e100
    7018:	20001864 	.word	0x20001864
    701c:	00006d95 	.word	0x00006d95
    7020:	007fffff 	.word	0x007fffff

00007024 <rtc_nrf_isr>:
{
    7024:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    7028:	4c2b      	ldr	r4, [pc, #172]	; (70d8 <rtc_nrf_isr+0xb4>)
    702a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    702e:	0799      	lsls	r1, r3, #30
    7030:	d50b      	bpl.n	704a <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7032:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    7036:	b143      	cbz	r3, 704a <rtc_nrf_isr+0x26>
		overflow_cnt++;
    7038:	4a28      	ldr	r2, [pc, #160]	; (70dc <rtc_nrf_isr+0xb8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    703a:	2300      	movs	r3, #0
    703c:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    7040:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    7044:	6813      	ldr	r3, [r2, #0]
    7046:	3301      	adds	r3, #1
    7048:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    704a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    704e:	03da      	lsls	r2, r3, #15
    7050:	d523      	bpl.n	709a <rtc_nrf_isr+0x76>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    7052:	f3bf 8f5b 	dmb	ish
    7056:	4b22      	ldr	r3, [pc, #136]	; (70e0 <rtc_nrf_isr+0xbc>)
    7058:	e853 2f00 	ldrex	r2, [r3]
    705c:	f022 0101 	bic.w	r1, r2, #1
    7060:	e843 1000 	strex	r0, r1, [r3]
    7064:	2800      	cmp	r0, #0
    7066:	d1f7      	bne.n	7058 <rtc_nrf_isr+0x34>
    7068:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    706c:	07d3      	lsls	r3, r2, #31
    706e:	d402      	bmi.n	7076 <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7070:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    7074:	b18b      	cbz	r3, 709a <rtc_nrf_isr+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    7076:	2500      	movs	r5, #0
    7078:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    707c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    7080:	f7ff feda 	bl	6e38 <z_nrf_rtc_timer_read>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7084:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    7088:	b672      	cpsid	i
		expire_time = cc_data[chan].target_time;
    708a:	4b16      	ldr	r3, [pc, #88]	; (70e4 <rtc_nrf_isr+0xc0>)
    708c:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    7090:	42b0      	cmp	r0, r6
    7092:	41b9      	sbcs	r1, r7
    7094:	d204      	bcs.n	70a0 <rtc_nrf_isr+0x7c>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    7096:	f382 8810 	msr	PRIMASK, r2
}
    709a:	b003      	add	sp, #12
    709c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    70a0:	f04f 38ff 	mov.w	r8, #4294967295
    70a4:	f04f 39ff 	mov.w	r9, #4294967295
    70a8:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    70ac:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    70b0:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    70b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    70b6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    70ba:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    70be:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    70c2:	f382 8810 	msr	PRIMASK, r2
		if (handler) {
    70c6:	2900      	cmp	r1, #0
    70c8:	d0e7      	beq.n	709a <rtc_nrf_isr+0x76>
			handler(chan, expire_time, user_context);
    70ca:	9000      	str	r0, [sp, #0]
    70cc:	4632      	mov	r2, r6
    70ce:	463b      	mov	r3, r7
    70d0:	4628      	mov	r0, r5
    70d2:	4788      	blx	r1
    70d4:	e7e1      	b.n	709a <rtc_nrf_isr+0x76>
    70d6:	bf00      	nop
    70d8:	40011000 	.word	0x40011000
    70dc:	20001868 	.word	0x20001868
    70e0:	20001860 	.word	0x20001860
    70e4:	200009f8 	.word	0x200009f8

000070e8 <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    70e8:	1c43      	adds	r3, r0, #1
{
    70ea:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    70ec:	d022      	beq.n	7134 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    70ee:	2801      	cmp	r0, #1
    70f0:	dd22      	ble.n	7138 <sys_clock_set_timeout+0x50>
    70f2:	4a12      	ldr	r2, [pc, #72]	; (713c <sys_clock_set_timeout+0x54>)
    70f4:	4b12      	ldr	r3, [pc, #72]	; (7140 <sys_clock_set_timeout+0x58>)
    70f6:	4290      	cmp	r0, r2
    70f8:	bfd4      	ite	le
    70fa:	4604      	movle	r4, r0
    70fc:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    70fe:	f7ff fe9b 	bl	6e38 <z_nrf_rtc_timer_read>
    7102:	4b10      	ldr	r3, [pc, #64]	; (7144 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    7104:	490e      	ldr	r1, [pc, #56]	; (7140 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    7106:	e9d3 2300 	ldrd	r2, r3, [r3]
    710a:	1a80      	subs	r0, r0, r2
		cyc = 0;
    710c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7110:	bf28      	it	cs
    7112:	2400      	movcs	r4, #0
	cyc += unannounced;
    7114:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    7116:	428c      	cmp	r4, r1
    7118:	bf28      	it	cs
    711a:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    711c:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    711e:	490a      	ldr	r1, [pc, #40]	; (7148 <sys_clock_set_timeout+0x60>)
    7120:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    7122:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    7126:	9001      	str	r0, [sp, #4]
    7128:	f143 0300 	adc.w	r3, r3, #0
    712c:	f7ff fea6 	bl	6e7c <compare_set>
}
    7130:	b002      	add	sp, #8
    7132:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    7134:	4c02      	ldr	r4, [pc, #8]	; (7140 <sys_clock_set_timeout+0x58>)
    7136:	e7e2      	b.n	70fe <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    7138:	2401      	movs	r4, #1
    713a:	e7e0      	b.n	70fe <sys_clock_set_timeout+0x16>
    713c:	007ffffe 	.word	0x007ffffe
    7140:	007fffff 	.word	0x007fffff
    7144:	20000a08 	.word	0x20000a08
    7148:	00006d95 	.word	0x00006d95

0000714c <sys_clock_elapsed>:
{
    714c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    714e:	f7ff fe73 	bl	6e38 <z_nrf_rtc_timer_read>
    7152:	4b02      	ldr	r3, [pc, #8]	; (715c <sys_clock_elapsed+0x10>)
    7154:	681b      	ldr	r3, [r3, #0]
}
    7156:	1ac0      	subs	r0, r0, r3
    7158:	bd08      	pop	{r3, pc}
    715a:	bf00      	nop
    715c:	20000a08 	.word	0x20000a08

00007160 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    7160:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	z_impl_log_panic();
    7162:	f7fb fa63 	bl	262c <z_impl_log_panic>
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    7166:	4b07      	ldr	r3, [pc, #28]	; (7184 <k_sys_fatal_error_handler+0x24>)
    7168:	9305      	str	r3, [sp, #20]
    716a:	2302      	movs	r3, #2
    716c:	9304      	str	r3, [sp, #16]
    716e:	4806      	ldr	r0, [pc, #24]	; (7188 <k_sys_fatal_error_handler+0x28>)
    7170:	2300      	movs	r3, #0
    7172:	aa04      	add	r2, sp, #16
    7174:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    7178:	f7fb fb38 	bl	27ec <z_impl_z_log_msg_static_create>
		sys_arch_reboot(0);
    717c:	2000      	movs	r0, #0
    717e:	f7fd fd01 	bl	4b84 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    7182:	bf00      	nop
    7184:	0000fdba 	.word	0x0000fdba
    7188:	0000e8a8 	.word	0x0000e8a8

0000718c <update_radio_bitrate>:
	nrf_radio_txpower_set(NRF_RADIO, tx_power.radio_tx_power);
}

static bool update_radio_bitrate(void)
{
	nrf_radio_mode_set(NRF_RADIO, esb_cfg.bitrate);
    718c:	4b0b      	ldr	r3, [pc, #44]	; (71bc <update_radio_bitrate+0x30>)
    return (nrf_radio_txpower_t)(p_reg->TXPOWER >> RADIO_TXPOWER_TXPOWER_Pos);
}

NRF_STATIC_INLINE void nrf_radio_mode_set(NRF_RADIO_Type * p_reg, nrf_radio_mode_t radio_mode)
{
    p_reg->MODE = ((uint32_t) radio_mode << RADIO_MODE_MODE_Pos);
    718e:	4a0c      	ldr	r2, [pc, #48]	; (71c0 <update_radio_bitrate+0x34>)
    7190:	7a1b      	ldrb	r3, [r3, #8]
    7192:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510

	switch (esb_cfg.bitrate) {
    7196:	2b04      	cmp	r3, #4
    7198:	d80d      	bhi.n	71b6 <update_radio_bitrate+0x2a>
    719a:	e8df f003 	tbb	[pc, r3]
    719e:	0308      	.short	0x0308
    71a0:	080c      	.short	0x080c
    71a2:	03          	.byte	0x03
    71a3:	00          	.byte	0x00

#if defined(RADIO_MODE_MODE_Ble_2Mbit)
	case ESB_BITRATE_2MBPS_BLE:
#endif /* defined(RADIO_MODE_MODE_Ble_2Mbit) */

		wait_for_ack_timeout_us = RX_ACK_TIMEOUT_US_2MBPS;
    71a4:	4b07      	ldr	r3, [pc, #28]	; (71c4 <update_radio_bitrate+0x38>)
    71a6:	22a0      	movs	r2, #160	; 0xa0
    71a8:	601a      	str	r2, [r3, #0]
	default:
		/* Should not be reached */
		return false;
	}

	return true;
    71aa:	2001      	movs	r0, #1
    71ac:	4770      	bx	lr
		wait_for_ack_timeout_us = RX_ACK_TIMEOUT_US_1MBPS_BLE;
    71ae:	4b05      	ldr	r3, [pc, #20]	; (71c4 <update_radio_bitrate+0x38>)
    71b0:	f44f 7296 	mov.w	r2, #300	; 0x12c
    71b4:	e7f8      	b.n	71a8 <update_radio_bitrate+0x1c>
	switch (esb_cfg.bitrate) {
    71b6:	2000      	movs	r0, #0
}
    71b8:	4770      	bx	lr
    71ba:	bf00      	nop
    71bc:	20001964 	.word	0x20001964
    71c0:	40001000 	.word	0x40001000
    71c4:	20001874 	.word	0x20001874

000071c8 <reset_fifos>:
	return params_valid;
}

static void reset_fifos(void)
{
	tx_fifo.back = 0;
    71c8:	4a04      	ldr	r2, [pc, #16]	; (71dc <reset_fifos+0x14>)
    71ca:	2300      	movs	r3, #0
	tx_fifo.front = 0;
    71cc:	e9c2 3308 	strd	r3, r3, [r2, #32]
	tx_fifo.count = 0;
    71d0:	6293      	str	r3, [r2, #40]	; 0x28

	rx_fifo.back = 0;
    71d2:	4a03      	ldr	r2, [pc, #12]	; (71e0 <reset_fifos+0x18>)
	rx_fifo.front = 0;
    71d4:	e9c2 3308 	strd	r3, r3, [r2, #32]
	rx_fifo.count = 0;
    71d8:	6293      	str	r3, [r2, #40]	; 0x28
}
    71da:	4770      	bx	lr
    71dc:	20001930 	.word	0x20001930
    71e0:	20001904 	.word	0x20001904

000071e4 <esb_timer_handler>:
	return true;
}

static void esb_timer_handler(nrf_timer_event_t event_type, void *context)
{
	if (nrf_timer_int_enable_check(esb_timer.p_reg, NRF_TIMER_INT_COMPARE1_MASK)) {
    71e4:	4b05      	ldr	r3, [pc, #20]	; (71fc <esb_timer_handler+0x18>)
    71e6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_timer_int_enable_check(NRF_TIMER_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    71e8:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    71ec:	0392      	lsls	r2, r2, #14
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    71ee:	bf42      	ittt	mi
    71f0:	2200      	movmi	r2, #0
    71f2:	f8c3 2144 	strmi.w	r2, [r3, #324]	; 0x144
    71f6:	f8d3 3144 	ldrmi.w	r3, [r3, #324]	; 0x144
		nrf_timer_event_clear(esb_timer.p_reg, NRF_TIMER_EVENT_COMPARE1);
		if (on_timer_compare1 != NULL) {
			on_timer_compare1();
		}
	}
}
    71fa:	4770      	bx	lr
    71fc:	200000e4 	.word	0x200000e4

00007200 <esb_fem_for_tx_set>:
{
    7200:	b538      	push	{r3, r4, r5, lr}
	timer_shorts = NRF_TIMER_SHORT_COMPARE2_STOP_MASK;
    7202:	2800      	cmp	r0, #0
	if (mpsl_fem_pa_configuration_set(&tx_event, &disable_event) == 0) {
    7204:	490a      	ldr	r1, [pc, #40]	; (7230 <esb_fem_for_tx_set+0x30>)
    7206:	480b      	ldr	r0, [pc, #44]	; (7234 <esb_fem_for_tx_set+0x34>)
    7208:	4d0b      	ldr	r5, [pc, #44]	; (7238 <esb_fem_for_tx_set+0x38>)
	timer_shorts = NRF_TIMER_SHORT_COMPARE2_STOP_MASK;
    720a:	f240 4404 	movw	r4, #1028	; 0x404
    720e:	bf08      	it	eq
    7210:	f44f 6480 	moveq.w	r4, #1024	; 0x400
	if (mpsl_fem_pa_configuration_set(&tx_event, &disable_event) == 0) {
    7214:	f7f9 f864 	bl	2e0 <mpsl_fem_pa_configuration_set>
    7218:	b928      	cbnz	r0, 7226 <esb_fem_for_tx_set+0x26>
		esb_ppi_for_fem_set();
    721a:	f000 feeb 	bl	7ff4 <esb_ppi_for_fem_set>
	nrf_timer_shorts_set(esb_timer.p_reg, timer_shorts);
    721e:	682b      	ldr	r3, [r5, #0]
    p_reg->SHORTS = mask;
    7220:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
    7224:	bd38      	pop	{r3, r4, r5, pc}
		nrf_timer_cc_set(esb_timer.p_reg, NRF_TIMER_CC_CHANNEL2, TX_RAMP_UP_TIME_US);
    7226:	682b      	ldr	r3, [r5, #0]

NRF_STATIC_INLINE void nrf_timer_cc_set(NRF_TIMER_Type *       p_reg,
                                        nrf_timer_cc_channel_t cc_channel,
                                        uint32_t               cc_value)
{
    p_reg->CC[cc_channel] = cc_value;
    7228:	2281      	movs	r2, #129	; 0x81
    722a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
}
    722e:	e7f6      	b.n	721e <esb_fem_for_tx_set+0x1e>
    7230:	200000a0 	.word	0x200000a0
    7234:	0000eba0 	.word	0x0000eba0
    7238:	200000e4 	.word	0x200000e4

0000723c <esb_fem_reset>:
{
    723c:	b508      	push	{r3, lr}
	nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    723e:	4b08      	ldr	r3, [pc, #32]	; (7260 <esb_fem_reset+0x24>)
    7240:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7242:	2201      	movs	r2, #1
    7244:	611a      	str	r2, [r3, #16]
	mpsl_fem_lna_configuration_clear();
    7246:	f7f9 f839 	bl	2bc <mpsl_fem_lna_configuration_clear>
	mpsl_fem_pa_configuration_clear();
    724a:	f7f9 f843 	bl	2d4 <mpsl_fem_pa_configuration_clear>
	esb_ppi_for_fem_clear();
    724e:	f000 feed 	bl	802c <esb_ppi_for_fem_clear>
	mpsl_fem_deactivate_now(MPSL_FEM_ALL);
    7252:	2003      	movs	r0, #3
    7254:	f7f9 f826 	bl	2a4 <mpsl_fem_deactivate_now>
}
    7258:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mpsl_fem_disable();
    725c:	f7f9 b828 	b.w	2b0 <mpsl_fem_disable>
    7260:	200000e4 	.word	0x200000e4

00007264 <update_radio_tx_power>:
{
    7264:	b507      	push	{r0, r1, r2, lr}
				      (RADIO_BASE_FREQUENCY + esb_addr.rf_channel), false);
    7266:	4b0b      	ldr	r3, [pc, #44]	; (7294 <update_radio_tx_power+0x30>)
	(void)mpsl_fem_tx_power_split(esb_cfg.tx_output_power, &tx_power,
    7268:	480b      	ldr	r0, [pc, #44]	; (7298 <update_radio_tx_power+0x34>)
				      (RADIO_BASE_FREQUENCY + esb_addr.rf_channel), false);
    726a:	7cda      	ldrb	r2, [r3, #19]
	(void)mpsl_fem_tx_power_split(esb_cfg.tx_output_power, &tx_power,
    726c:	f990 000a 	ldrsb.w	r0, [r0, #10]
    7270:	2300      	movs	r3, #0
    7272:	f502 6216 	add.w	r2, r2, #2400	; 0x960
    7276:	a901      	add	r1, sp, #4
    7278:	f7f9 f83e 	bl	2f8 <mpsl_fem_tx_power_split>
	err = mpsl_fem_pa_gain_set(&tx_power.fem);
    727c:	f10d 0005 	add.w	r0, sp, #5
    7280:	f7f9 f834 	bl	2ec <mpsl_fem_pa_gain_set>
    p_reg->TXPOWER = (((uint32_t)tx_power) << RADIO_TXPOWER_TXPOWER_Pos);
    7284:	f89d 2004 	ldrb.w	r2, [sp, #4]
    7288:	4b04      	ldr	r3, [pc, #16]	; (729c <update_radio_tx_power+0x38>)
    728a:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    728e:	b003      	add	sp, #12
    7290:	f85d fb04 	ldr.w	pc, [sp], #4
    7294:	200000d0 	.word	0x200000d0
    7298:	20001964 	.word	0x20001964
    729c:	40001000 	.word	0x40001000

000072a0 <update_radio_addresses.part.0>:
static void update_radio_addresses(uint8_t update_mask)
    72a0:	b510      	push	{r4, lr}
		nrf_radio_prefix0_set(NRF_RADIO, bytewise_bit_swap(&esb_addr.pipe_prefixes[0]));
    72a2:	4c06      	ldr	r4, [pc, #24]	; (72bc <update_radio_addresses.part.0+0x1c>)
    return p_reg->BASE1;
}

NRF_STATIC_INLINE void nrf_radio_prefix0_set(NRF_RADIO_Type * p_reg, uint32_t prefixes)
{
    p_reg->PREFIX0 = prefixes;
    72a4:	4906      	ldr	r1, [pc, #24]	; (72c0 <update_radio_addresses.part.0+0x20>)
    72a6:	4620      	mov	r0, r4
    72a8:	f006 fc13 	bl	dad2 <bytewise_bit_swap>
    72ac:	f8c1 0524 	str.w	r0, [r1, #1316]	; 0x524
		nrf_radio_prefix1_set(NRF_RADIO, bytewise_bit_swap(&esb_addr.pipe_prefixes[4]));
    72b0:	1d20      	adds	r0, r4, #4
    72b2:	f006 fc0e 	bl	dad2 <bytewise_bit_swap>
    return p_reg->PREFIX0;
}

NRF_STATIC_INLINE void nrf_radio_prefix1_set(NRF_RADIO_Type * p_reg, uint32_t prefixes)
{
    p_reg->PREFIX1 = prefixes;
    72b6:	f8c1 0528 	str.w	r0, [r1, #1320]	; 0x528
}
    72ba:	bd10      	pop	{r4, pc}
    72bc:	200000d8 	.word	0x200000d8
    72c0:	40001000 	.word	0x40001000

000072c4 <tx_fifo_remove_last.part.0>:
	__asm__ volatile(
    72c4:	f04f 0340 	mov.w	r3, #64	; 0x40
    72c8:	f3ef 8111 	mrs	r1, BASEPRI
    72cc:	f383 8812 	msr	BASEPRI_MAX, r3
    72d0:	f3bf 8f6f 	isb	sy
	tx_fifo.count--;
    72d4:	4a07      	ldr	r2, [pc, #28]	; (72f4 <tx_fifo_remove_last.part.0+0x30>)
    72d6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    72d8:	3b01      	subs	r3, #1
    72da:	6293      	str	r3, [r2, #40]	; 0x28
	if (++tx_fifo.front >= CONFIG_ESB_TX_FIFO_SIZE) {
    72dc:	6a53      	ldr	r3, [r2, #36]	; 0x24
    72de:	3301      	adds	r3, #1
		tx_fifo.front = 0;
    72e0:	2b08      	cmp	r3, #8
    72e2:	bf28      	it	cs
    72e4:	2300      	movcs	r3, #0
    72e6:	6253      	str	r3, [r2, #36]	; 0x24
	__asm__ volatile(
    72e8:	f381 8811 	msr	BASEPRI, r1
    72ec:	f3bf 8f6f 	isb	sy
}
    72f0:	4770      	bx	lr
    72f2:	bf00      	nop
    72f4:	20001930 	.word	0x20001930

000072f8 <rx_fifo_push_rfbuf.part.0>:
static bool rx_fifo_push_rfbuf(uint8_t pipe, uint8_t pid)
    72f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (esb_cfg.protocol == ESB_PROTOCOL_ESB_DPL) {
    72fc:	4b22      	ldr	r3, [pc, #136]	; (7388 <rx_fifo_push_rfbuf.part.0+0x90>)
    72fe:	4f23      	ldr	r7, [pc, #140]	; (738c <rx_fifo_push_rfbuf.part.0+0x94>)
    7300:	781a      	ldrb	r2, [r3, #0]
    7302:	2a01      	cmp	r2, #1
static bool rx_fifo_push_rfbuf(uint8_t pipe, uint8_t pid)
    7304:	4680      	mov	r8, r0
    7306:	460e      	mov	r6, r1
	if (esb_cfg.protocol == ESB_PROTOCOL_ESB_DPL) {
    7308:	d130      	bne.n	736c <rx_fifo_push_rfbuf.part.0+0x74>
		if (rx_pdu->type.dpl_pdu.length > CONFIG_ESB_MAX_PAYLOAD_LENGTH) {
    730a:	783b      	ldrb	r3, [r7, #0]
    730c:	f3c3 0205 	ubfx	r2, r3, #0, #6
    7310:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7314:	2b20      	cmp	r3, #32
    7316:	d834      	bhi.n	7382 <rx_fifo_push_rfbuf.part.0+0x8a>
		rx_fifo.payload[rx_fifo.back]->length = rx_pdu->type.dpl_pdu.length;
    7318:	4b1d      	ldr	r3, [pc, #116]	; (7390 <rx_fifo_push_rfbuf.part.0+0x98>)
    731a:	6a19      	ldr	r1, [r3, #32]
    731c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    7320:	701a      	strb	r2, [r3, #0]
	memcpy(rx_fifo.payload[rx_fifo.back]->data, rx_pdu->data,
    7322:	4c1b      	ldr	r4, [pc, #108]	; (7390 <rx_fifo_push_rfbuf.part.0+0x98>)
    7324:	491b      	ldr	r1, [pc, #108]	; (7394 <rx_fifo_push_rfbuf.part.0+0x9c>)
    7326:	6a23      	ldr	r3, [r4, #32]
    7328:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
    732c:	f810 2b05 	ldrb.w	r2, [r0], #5
    7330:	f006 f926 	bl	d580 <memcpy>
	rx_fifo.payload[rx_fifo.back]->pipe = pipe;
    7334:	6a23      	ldr	r3, [r4, #32]
    return p_reg->TIFS;
}

NRF_STATIC_INLINE uint8_t nrf_radio_rssi_sample_get(NRF_RADIO_Type const * p_reg)
{
    return (uint8_t)((p_reg->RSSISAMPLE & RADIO_RSSISAMPLE_RSSISAMPLE_Msk) >>
    7336:	4a18      	ldr	r2, [pc, #96]	; (7398 <rx_fifo_push_rfbuf.part.0+0xa0>)
    7338:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    733c:	f885 8001 	strb.w	r8, [r5, #1]
    7340:	f8d2 2548 	ldr.w	r2, [r2, #1352]	; 0x548
	rx_fifo.payload[rx_fifo.back]->pid = pid;
    7344:	712e      	strb	r6, [r5, #4]
	if (++rx_fifo.back >= CONFIG_ESB_RX_FIFO_SIZE) {
    7346:	3301      	adds	r3, #1
    7348:	f002 027f 	and.w	r2, r2, #127	; 0x7f
		rx_fifo.back = 0;
    734c:	2b08      	cmp	r3, #8
	rx_fifo.payload[rx_fifo.back]->rssi = nrf_radio_rssi_sample_get(NRF_RADIO);
    734e:	70aa      	strb	r2, [r5, #2]
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    7350:	787a      	ldrb	r2, [r7, #1]
		rx_fifo.back = 0;
    7352:	bf28      	it	cs
    7354:	2300      	movcs	r3, #0
    7356:	6223      	str	r3, [r4, #32]
	rx_fifo.count++;
    7358:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    735a:	43d2      	mvns	r2, r2
    735c:	f002 0201 	and.w	r2, r2, #1
	rx_fifo.count++;
    7360:	3301      	adds	r3, #1
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    7362:	70ea      	strb	r2, [r5, #3]
	rx_fifo.count++;
    7364:	62a3      	str	r3, [r4, #40]	; 0x28
	return true;
    7366:	2001      	movs	r0, #1
}
    7368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_fifo.payload[rx_fifo.back]->length = rx_pdu->type.dpl_pdu.length;
    736c:	4a08      	ldr	r2, [pc, #32]	; (7390 <rx_fifo_push_rfbuf.part.0+0x98>)
    736e:	6a11      	ldr	r1, [r2, #32]
    7370:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
	} else if (esb_cfg.mode == ESB_MODE_PTX) {
    7374:	7859      	ldrb	r1, [r3, #1]
    7376:	b909      	cbnz	r1, 737c <rx_fifo_push_rfbuf.part.0+0x84>
		rx_fifo.payload[rx_fifo.back]->length = 0;
    7378:	7011      	strb	r1, [r2, #0]
    737a:	e7d2      	b.n	7322 <rx_fifo_push_rfbuf.part.0+0x2a>
		rx_fifo.payload[rx_fifo.back]->length = esb_cfg.payload_length;
    737c:	7c5b      	ldrb	r3, [r3, #17]
    737e:	7013      	strb	r3, [r2, #0]
    7380:	e7cf      	b.n	7322 <rx_fifo_push_rfbuf.part.0+0x2a>
		return false;
    7382:	2000      	movs	r0, #0
    7384:	e7f0      	b.n	7368 <rx_fifo_push_rfbuf.part.0+0x70>
    7386:	bf00      	nop
    7388:	20001964 	.word	0x20001964
    738c:	20001f9e 	.word	0x20001f9e
    7390:	20001904 	.word	0x20001904
    7394:	20001fa0 	.word	0x20001fa0
    7398:	40001000 	.word	0x40001000

0000739c <nrf_radio_packet_configure.constprop.0>:
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    739c:	7883      	ldrb	r3, [r0, #2]
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    739e:	7842      	ldrb	r2, [r0, #1]
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    73a0:	041b      	lsls	r3, r3, #16
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    73a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->PCNF0 = (((uint32_t)p_config->lflen << RADIO_PCNF0_LFLEN_Pos) |
    73a6:	7802      	ldrb	r2, [r0, #0]
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    73a8:	4313      	orrs	r3, r2
                        (RADIO_PCNF0_S1INCL_Include   << RADIO_PCNF0_S1INCL_Pos) :
    73aa:	78c2      	ldrb	r2, [r0, #3]
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    73ac:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
                    ((uint32_t)p_config->cilen << RADIO_PCNF0_CILEN_Pos) |
    73b0:	7902      	ldrb	r2, [r0, #4]
                        (RADIO_PCNF0_S1INCL_Automatic << RADIO_PCNF0_S1INCL_Pos) ) |
    73b2:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                    ((uint32_t)p_config->plen << RADIO_PCNF0_PLEN_Pos) |
    73b6:	7942      	ldrb	r2, [r0, #5]
                    ((uint32_t)p_config->cilen << RADIO_PCNF0_CILEN_Pos) |
    73b8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                        (RADIO_PCNF0_CRCINC_Include << RADIO_PCNF0_CRCINC_Pos) :
    73bc:	7982      	ldrb	r2, [r0, #6]
                    ((uint32_t)p_config->plen << RADIO_PCNF0_PLEN_Pos) |
    73be:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
                    ((uint32_t)p_config->termlen << RADIO_PCNF0_TERMLEN_Pos) |
    73c2:	79c2      	ldrb	r2, [r0, #7]
    73c4:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
    p_reg->PCNF0 = (((uint32_t)p_config->lflen << RADIO_PCNF0_LFLEN_Pos) |
    73c8:	4a09      	ldr	r2, [pc, #36]	; (73f0 <nrf_radio_packet_configure.constprop.0+0x54>)
    73ca:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    73ce:	7a83      	ldrb	r3, [r0, #10]
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    73d0:	7a41      	ldrb	r1, [r0, #9]
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    73d2:	041b      	lsls	r3, r3, #16
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    73d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    p_reg->PCNF1 = (((uint32_t)p_config->maxlen  << RADIO_PCNF1_MAXLEN_Pos) |
    73d8:	7a01      	ldrb	r1, [r0, #8]
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    73da:	430b      	orrs	r3, r1
                         (RADIO_PCNF1_ENDIAN_Big    << RADIO_PCNF1_ENDIAN_Pos) :
    73dc:	7ac1      	ldrb	r1, [r0, #11]
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    73de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
                         (RADIO_PCNF1_WHITEEN_Enabled  << RADIO_PCNF1_WHITEEN_Pos) :
    73e2:	7b01      	ldrb	r1, [r0, #12]
                         (RADIO_PCNF1_ENDIAN_Little << RADIO_PCNF1_ENDIAN_Pos) ) |
    73e4:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
    p_reg->PCNF1 = (((uint32_t)p_config->maxlen  << RADIO_PCNF1_MAXLEN_Pos) |
    73e8:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
}
    73ec:	4770      	bx	lr
    73ee:	bf00      	nop
    73f0:	40001000 	.word	0x40001000

000073f4 <update_rf_payload_format_esb>:
{
    73f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    73f6:	4604      	mov	r4, r0
	const nrf_radio_packet_conf_t packet_config = {
    73f8:	220d      	movs	r2, #13
    73fa:	2100      	movs	r1, #0
    73fc:	4668      	mov	r0, sp
    73fe:	f006 f8ca 	bl	d596 <memset>
    7402:	4b0a      	ldr	r3, [pc, #40]	; (742c <update_rf_payload_format_esb+0x38>)
    7404:	9300      	str	r3, [sp, #0]
		.balen = (esb_addr.addr_length - 1),
    7406:	4b0a      	ldr	r3, [pc, #40]	; (7430 <update_rf_payload_format_esb+0x3c>)
    7408:	7c5b      	ldrb	r3, [r3, #17]
	const nrf_radio_packet_conf_t packet_config = {
    740a:	b2e0      	uxtb	r0, r4
		.balen = (esb_addr.addr_length - 1),
    740c:	3b01      	subs	r3, #1
	const nrf_radio_packet_conf_t packet_config = {
    740e:	f88d 0008 	strb.w	r0, [sp, #8]
    7412:	f88d 0009 	strb.w	r0, [sp, #9]
    7416:	f88d 300a 	strb.w	r3, [sp, #10]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    741a:	4668      	mov	r0, sp
	const nrf_radio_packet_conf_t packet_config = {
    741c:	2301      	movs	r3, #1
    741e:	f88d 300b 	strb.w	r3, [sp, #11]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    7422:	f7ff ffbb 	bl	739c <nrf_radio_packet_configure.constprop.0>
}
    7426:	b004      	add	sp, #16
    7428:	bd10      	pop	{r4, pc}
    742a:	bf00      	nop
    742c:	00010100 	.word	0x00010100
    7430:	200000d0 	.word	0x200000d0

00007434 <update_rf_payload_format_esb_dpl>:
{
    7434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	nrf_radio_packet_conf_t packet_config = { 0 };
    7436:	2300      	movs	r3, #0
    7438:	f8cd 3009 	str.w	r3, [sp, #9]
    743c:	f8cd 3001 	str.w	r3, [sp, #1]
    7440:	f8cd 3005 	str.w	r3, [sp, #5]
	packet_config.s1len = 3;
    7444:	2303      	movs	r3, #3
    7446:	f88d 3002 	strb.w	r3, [sp, #2]
	packet_config.lflen = (CONFIG_ESB_MAX_PAYLOAD_LENGTH <= 32) ? 6 : 8;
    744a:	2306      	movs	r3, #6
    744c:	f88d 3000 	strb.w	r3, [sp]
	packet_config.big_endian = true;
    7450:	2301      	movs	r3, #1
    7452:	f88d 300b 	strb.w	r3, [sp, #11]
	packet_config.balen = (esb_addr.addr_length - 1);
    7456:	4b07      	ldr	r3, [pc, #28]	; (7474 <update_rf_payload_format_esb_dpl+0x40>)
    7458:	7c5b      	ldrb	r3, [r3, #17]
    745a:	3b01      	subs	r3, #1
    745c:	f88d 300a 	strb.w	r3, [sp, #10]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    7460:	4668      	mov	r0, sp
	packet_config.maxlen = CONFIG_ESB_MAX_PAYLOAD_LENGTH;
    7462:	2320      	movs	r3, #32
    7464:	f88d 3008 	strb.w	r3, [sp, #8]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    7468:	f7ff ff98 	bl	739c <nrf_radio_packet_configure.constprop.0>
}
    746c:	b005      	add	sp, #20
    746e:	f85d fb04 	ldr.w	pc, [sp], #4
    7472:	bf00      	nop
    7474:	200000d0 	.word	0x200000d0

00007478 <RADIO_IRQHandler>:
	ISR_DIRECT_PM();
}

#else /* !IS_ENABLED(CONFIG_ESB_DYNAMIC_INTERRUPTS) */

ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    7478:	4668      	mov	r0, sp
    747a:	f020 0107 	bic.w	r1, r0, #7
    747e:	468d      	mov	sp, r1
    7480:	b501      	push	{r0, lr}
    return p_reg->INTENSET & mask;
    7482:	4b0c      	ldr	r3, [pc, #48]	; (74b4 <RADIO_IRQHandler+0x3c>)
    7484:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_radio_int_enable_check(NRF_RADIO, NRF_RADIO_INT_DISABLED_MASK) &&
    7488:	06d2      	lsls	r2, r2, #27
    748a:	d50b      	bpl.n	74a4 <RADIO_IRQHandler+0x2c>
    return (bool) *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    748c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    7490:	b142      	cbz	r2, 74a4 <RADIO_IRQHandler+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7492:	2200      	movs	r2, #0
    7494:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    7498:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
		if (on_radio_disabled) {
    749c:	4b06      	ldr	r3, [pc, #24]	; (74b8 <RADIO_IRQHandler+0x40>)
    749e:	681b      	ldr	r3, [r3, #0]
    74a0:	b103      	cbz	r3, 74a4 <RADIO_IRQHandler+0x2c>
			on_radio_disabled();
    74a2:	4798      	blx	r3
{
	radio_irq_handler();

	ISR_DIRECT_PM();
    74a4:	f7fc fe22 	bl	40ec <_arch_isr_direct_pm>
{
#ifdef CONFIG_TRACING_ISR
	sys_trace_isr_exit();
#endif
	if (maybe_swap != 0) {
		z_arm_int_exit();
    74a8:	f7fc ff04 	bl	42b4 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    74ac:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    74b0:	4685      	mov	sp, r0
    74b2:	4770      	bx	lr
    74b4:	40001000 	.word	0x40001000
    74b8:	20001870 	.word	0x20001870

000074bc <start_tx_transaction>:
{
    74bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	last_tx_attempts = 1;
    74be:	4b58      	ldr	r3, [pc, #352]	; (7620 <start_tx_transaction+0x164>)
	switch (esb_cfg.protocol) {
    74c0:	4f58      	ldr	r7, [pc, #352]	; (7624 <start_tx_transaction+0x168>)
	current_payload = tx_fifo.payload[tx_fifo.front];
    74c2:	4d59      	ldr	r5, [pc, #356]	; (7628 <start_tx_transaction+0x16c>)
	switch (esb_cfg.protocol) {
    74c4:	783c      	ldrb	r4, [r7, #0]
    74c6:	4e59      	ldr	r6, [pc, #356]	; (762c <start_tx_transaction+0x170>)
	last_tx_attempts = 1;
    74c8:	2201      	movs	r2, #1
    74ca:	601a      	str	r2, [r3, #0]
	current_payload = tx_fifo.payload[tx_fifo.front];
    74cc:	4b58      	ldr	r3, [pc, #352]	; (7630 <start_tx_transaction+0x174>)
    74ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    74d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    74d4:	602b      	str	r3, [r5, #0]
	switch (esb_cfg.protocol) {
    74d6:	2c00      	cmp	r4, #0
    74d8:	d037      	beq.n	754a <start_tx_transaction+0x8e>
    74da:	2c01      	cmp	r4, #1
    74dc:	d05d      	beq.n	759a <start_tx_transaction+0xde>
		ack = !current_payload->noack || !esb_cfg.selective_auto_ack;
    74de:	2401      	movs	r4, #1
	nrf_radio_txaddress_set(NRF_RADIO, current_payload->pipe);
    74e0:	682b      	ldr	r3, [r5, #0]
    p_reg->TXADDRESS = ((uint32_t)txaddress) << RADIO_TXADDRESS_TXADDRESS_Pos;
    74e2:	4d54      	ldr	r5, [pc, #336]	; (7634 <start_tx_transaction+0x178>)
    74e4:	785a      	ldrb	r2, [r3, #1]
    74e6:	f8c5 252c 	str.w	r2, [r5, #1324]	; 0x52c
	nrf_radio_rxaddresses_set(NRF_RADIO, BIT(current_payload->pipe));
    74ea:	785b      	ldrb	r3, [r3, #1]
    74ec:	2701      	movs	r7, #1
    74ee:	fa07 f303 	lsl.w	r3, r7, r3
    74f2:	b2db      	uxtb	r3, r3
    p_reg->RXADDRESSES = (uint32_t)(rxaddresses);
    74f4:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
        delta = ((uint32_t)(radio_frequency - 2400)) |
    74f8:	4b4f      	ldr	r3, [pc, #316]	; (7638 <start_tx_transaction+0x17c>)
    74fa:	7cdb      	ldrb	r3, [r3, #19]
    p_reg->FREQUENCY = delta;
    74fc:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
	update_radio_tx_power();
    7500:	f7ff feb0 	bl	7264 <update_radio_tx_power>
    7504:	4b4d      	ldr	r3, [pc, #308]	; (763c <start_tx_transaction+0x180>)
    p_reg->PACKETPTR = (uint32_t)p_packet;
    7506:	f8c5 6504 	str.w	r6, [r5, #1284]	; 0x504
    750a:	2202      	movs	r2, #2
    750c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	irq_enable(RADIO_IRQn);
    7510:	4638      	mov	r0, r7
    7512:	f7fc fda1 	bl	4058 <arch_irq_enable>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7516:	2000      	movs	r0, #0
    7518:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    751c:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    7520:	f8c5 0108 	str.w	r0, [r5, #264]	; 0x108
    7524:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
    7528:	f8c5 0110 	str.w	r0, [r5, #272]	; 0x110
    752c:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
    7530:	f8c5 010c 	str.w	r0, [r5, #268]	; 0x10c
		esb_ppi_for_txrx_set(false, ack);
    7534:	4621      	mov	r1, r4
    7536:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
    753a:	f000 fd8d 	bl	8058 <esb_ppi_for_txrx_set>
		esb_fem_for_tx_set(ack);
    753e:	4620      	mov	r0, r4
    7540:	f7ff fe5e 	bl	7200 <esb_fem_for_tx_set>
}

NRF_STATIC_INLINE void nrf_egu_task_trigger(NRF_EGU_Type * p_reg, nrf_egu_task_t egu_task)
{
    NRFX_ASSERT(p_reg);
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)egu_task)) = 0x1UL;
    7544:	4b3e      	ldr	r3, [pc, #248]	; (7640 <start_tx_transaction+0x184>)
    7546:	619f      	str	r7, [r3, #24]
}
    7548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		memset(&pdu->type.fixed_pdu, 0, sizeof(pdu->type.fixed_pdu));
    754a:	4621      	mov	r1, r4
    754c:	2202      	movs	r2, #2
    754e:	4630      	mov	r0, r6
    7550:	f006 f821 	bl	d596 <memset>
		update_rf_payload_format(current_payload->length);
    7554:	682a      	ldr	r2, [r5, #0]
    7556:	4b3b      	ldr	r3, [pc, #236]	; (7644 <start_tx_transaction+0x188>)
    7558:	7810      	ldrb	r0, [r2, #0]
    755a:	681b      	ldr	r3, [r3, #0]
    755c:	4798      	blx	r3
		pdu->type.fixed_pdu.pid = current_payload->pid;
    755e:	6829      	ldr	r1, [r5, #0]
    7560:	7833      	ldrb	r3, [r6, #0]
    7562:	790a      	ldrb	r2, [r1, #4]
    7564:	4630      	mov	r0, r6
    7566:	f362 0301 	bfi	r3, r2, #0, #2
    756a:	f800 3b02 	strb.w	r3, [r0], #2
		memcpy(pdu->data, current_payload->data, current_payload->length);
    756e:	f811 2b05 	ldrb.w	r2, [r1], #5
    7572:	f006 f805 	bl	d580 <memcpy>
    p_reg->SHORTS = shorts_mask;
    7576:	4b2f      	ldr	r3, [pc, #188]	; (7634 <start_tx_transaction+0x178>)
    7578:	f240 121b 	movw	r2, #283	; 0x11b
    757c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    p_reg->INTENSET = mask;
    7580:	2210      	movs	r2, #16
    7582:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		retransmits_remaining = esb_cfg.retransmit_count;
    7586:	4b30      	ldr	r3, [pc, #192]	; (7648 <start_tx_transaction+0x18c>)
    7588:	89fa      	ldrh	r2, [r7, #14]
    758a:	601a      	str	r2, [r3, #0]
		on_radio_disabled = on_radio_disabled_tx;
    758c:	4b2f      	ldr	r3, [pc, #188]	; (764c <start_tx_transaction+0x190>)
    758e:	4a30      	ldr	r2, [pc, #192]	; (7650 <start_tx_transaction+0x194>)
    7590:	601a      	str	r2, [r3, #0]
		esb_state = ESB_STATE_PTX_TX_ACK;
    7592:	4b30      	ldr	r3, [pc, #192]	; (7654 <start_tx_transaction+0x198>)
    7594:	2202      	movs	r2, #2
    7596:	701a      	strb	r2, [r3, #0]
		break;
    7598:	e7a1      	b.n	74de <start_tx_transaction+0x22>
		memset(&pdu->type.dpl_pdu, 0, sizeof(pdu->type.dpl_pdu));
    759a:	2202      	movs	r2, #2
    759c:	2100      	movs	r1, #0
    759e:	4630      	mov	r0, r6
    75a0:	f005 fff9 	bl	d596 <memset>
		ack = !current_payload->noack || !esb_cfg.selective_auto_ack;
    75a4:	6829      	ldr	r1, [r5, #0]
    75a6:	78ca      	ldrb	r2, [r1, #3]
    75a8:	b112      	cbz	r2, 75b0 <start_tx_transaction+0xf4>
    75aa:	7cbc      	ldrb	r4, [r7, #18]
    75ac:	f084 0401 	eor.w	r4, r4, #1
		pdu->type.dpl_pdu.pid = current_payload->pid;
    75b0:	790b      	ldrb	r3, [r1, #4]
		pdu->type.dpl_pdu.length = current_payload->length;
    75b2:	f891 c000 	ldrb.w	ip, [r1]
    75b6:	7830      	ldrb	r0, [r6, #0]
		pdu->type.dpl_pdu.no_ack = current_payload->noack ? 0x00 : 0x01;
    75b8:	005b      	lsls	r3, r3, #1
    75ba:	f003 0306 	and.w	r3, r3, #6
    75be:	2a00      	cmp	r2, #0
    75c0:	bf08      	it	eq
    75c2:	f043 0301 	orreq.w	r3, r3, #1
    75c6:	7872      	ldrb	r2, [r6, #1]
    75c8:	f022 0207 	bic.w	r2, r2, #7
    75cc:	4313      	orrs	r3, r2
		pdu->type.dpl_pdu.length = current_payload->length;
    75ce:	f36c 0005 	bfi	r0, ip, #0, #6
    75d2:	7030      	strb	r0, [r6, #0]
		pdu->type.dpl_pdu.no_ack = current_payload->noack ? 0x00 : 0x01;
    75d4:	7073      	strb	r3, [r6, #1]
		memcpy(pdu->data, current_payload->data, current_payload->length);
    75d6:	f811 2b05 	ldrb.w	r2, [r1], #5
    75da:	481f      	ldr	r0, [pc, #124]	; (7658 <start_tx_transaction+0x19c>)
    75dc:	f005 ffd0 	bl	d580 <memcpy>
		if (ack) {
    75e0:	4b14      	ldr	r3, [pc, #80]	; (7634 <start_tx_transaction+0x178>)
    75e2:	491a      	ldr	r1, [pc, #104]	; (764c <start_tx_transaction+0x190>)
    75e4:	4a1b      	ldr	r2, [pc, #108]	; (7654 <start_tx_transaction+0x198>)
    75e6:	b174      	cbz	r4, 7606 <start_tx_transaction+0x14a>
    p_reg->SHORTS = shorts_mask;
    75e8:	f240 101b 	movw	r0, #283	; 0x11b
    75ec:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
			retransmits_remaining = esb_cfg.retransmit_count;
    75f0:	4815      	ldr	r0, [pc, #84]	; (7648 <start_tx_transaction+0x18c>)
    75f2:	89fc      	ldrh	r4, [r7, #14]
    75f4:	6004      	str	r4, [r0, #0]
			on_radio_disabled = on_radio_disabled_tx;
    75f6:	4816      	ldr	r0, [pc, #88]	; (7650 <start_tx_transaction+0x194>)
    75f8:	6008      	str	r0, [r1, #0]
			esb_state = ESB_STATE_PTX_TX_ACK;
    75fa:	2102      	movs	r1, #2
    75fc:	7011      	strb	r1, [r2, #0]
    p_reg->INTENSET = mask;
    75fe:	2210      	movs	r2, #16
    7600:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    7604:	e76b      	b.n	74de <start_tx_transaction+0x22>
    p_reg->SHORTS = shorts_mask;
    7606:	f240 1013 	movw	r0, #275	; 0x113
    760a:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
			on_radio_disabled = on_radio_disabled_tx_noack;
    760e:	4813      	ldr	r0, [pc, #76]	; (765c <start_tx_transaction+0x1a0>)
    7610:	6008      	str	r0, [r1, #0]
			esb_state = ESB_STATE_PTX_TX;
    7612:	2101      	movs	r1, #1
    7614:	7011      	strb	r1, [r2, #0]
    p_reg->INTENSET = mask;
    7616:	2210      	movs	r2, #16
    7618:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    761c:	e760      	b.n	74e0 <start_tx_transaction+0x24>
    761e:	bf00      	nop
    7620:	20001878 	.word	0x20001878
    7624:	20001964 	.word	0x20001964
    7628:	2000195c 	.word	0x2000195c
    762c:	20001fc0 	.word	0x20001fc0
    7630:	20001930 	.word	0x20001930
    7634:	40001000 	.word	0x40001000
    7638:	200000d0 	.word	0x200000d0
    763c:	e000e100 	.word	0xe000e100
    7640:	40014000 	.word	0x40014000
    7644:	2000186c 	.word	0x2000186c
    7648:	2000187c 	.word	0x2000187c
    764c:	20001870 	.word	0x20001870
    7650:	00007785 	.word	0x00007785
    7654:	20001fe2 	.word	0x20001fe2
    7658:	20001fc2 	.word	0x20001fc2
    765c:	000076e5 	.word	0x000076e5

00007660 <SWI0_EGU0_IRQHandler>:

	return 1;
}


ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    7660:	4668      	mov	r0, sp
    7662:	f020 0107 	bic.w	r1, r0, #7
    7666:	468d      	mov	sp, r1
    7668:	b531      	push	{r0, r4, r5, lr}
	event.tx_attempts = last_tx_attempts;
    766a:	4b1b      	ldr	r3, [pc, #108]	; (76d8 <SWI0_EGU0_IRQHandler+0x78>)
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    766c:	b082      	sub	sp, #8
	event.tx_attempts = last_tx_attempts;
    766e:	681b      	ldr	r3, [r3, #0]
    7670:	9301      	str	r3, [sp, #4]
	__asm__ volatile(
    7672:	f04f 0340 	mov.w	r3, #64	; 0x40
    7676:	f3ef 8111 	mrs	r1, BASEPRI
    767a:	f383 8812 	msr	BASEPRI_MAX, r3
    767e:	f3bf 8f6f 	isb	sy
	*interrupts = interrupt_flags;
    7682:	4b16      	ldr	r3, [pc, #88]	; (76dc <SWI0_EGU0_IRQHandler+0x7c>)
	interrupt_flags = 0;
    7684:	2200      	movs	r2, #0
	*interrupts = interrupt_flags;
    7686:	681d      	ldr	r5, [r3, #0]
	interrupt_flags = 0;
    7688:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    768a:	f381 8811 	msr	BASEPRI, r1
    768e:	f3bf 8f6f 	isb	sy
	if (event_handler != NULL) {
    7692:	4c13      	ldr	r4, [pc, #76]	; (76e0 <SWI0_EGU0_IRQHandler+0x80>)
    7694:	6823      	ldr	r3, [r4, #0]
    7696:	b1ab      	cbz	r3, 76c4 <SWI0_EGU0_IRQHandler+0x64>
		if (interrupts & INT_TX_SUCCESS_MSK) {
    7698:	07e9      	lsls	r1, r5, #31
    769a:	d503      	bpl.n	76a4 <SWI0_EGU0_IRQHandler+0x44>
			event.evt_id = ESB_EVENT_TX_SUCCESS;
    769c:	f88d 2000 	strb.w	r2, [sp]
			event_handler(&event);
    76a0:	4668      	mov	r0, sp
    76a2:	4798      	blx	r3
		if (interrupts & INT_TX_FAILED_MSK) {
    76a4:	07aa      	lsls	r2, r5, #30
    76a6:	d505      	bpl.n	76b4 <SWI0_EGU0_IRQHandler+0x54>
			event.evt_id = ESB_EVENT_TX_FAILED;
    76a8:	2301      	movs	r3, #1
    76aa:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    76ae:	4668      	mov	r0, sp
    76b0:	6823      	ldr	r3, [r4, #0]
    76b2:	4798      	blx	r3
		if (interrupts & INT_RX_DATA_RECEIVED_MSK) {
    76b4:	076b      	lsls	r3, r5, #29
    76b6:	d505      	bpl.n	76c4 <SWI0_EGU0_IRQHandler+0x64>
			event.evt_id = ESB_EVENT_RX_RECEIVED;
    76b8:	2302      	movs	r3, #2
    76ba:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    76be:	4668      	mov	r0, sp
    76c0:	6823      	ldr	r3, [r4, #0]
    76c2:	4798      	blx	r3
{
	esb_evt_irq_handler();

	ISR_DIRECT_PM();
    76c4:	f7fc fd12 	bl	40ec <_arch_isr_direct_pm>
    76c8:	f7fc fdf4 	bl	42b4 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    76cc:	b002      	add	sp, #8
    76ce:	e8bd 4031 	ldmia.w	sp!, {r0, r4, r5, lr}
    76d2:	4685      	mov	sp, r0
    76d4:	4770      	bx	lr
    76d6:	bf00      	nop
    76d8:	20001878 	.word	0x20001878
    76dc:	20001880 	.word	0x20001880
    76e0:	20001960 	.word	0x20001960

000076e4 <on_radio_disabled_tx_noack>:
{
    76e4:	b510      	push	{r4, lr}
	mpsl_fem_pa_configuration_clear();
    76e6:	f7f8 fdf5 	bl	2d4 <mpsl_fem_pa_configuration_clear>
	nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    76ea:	4b15      	ldr	r3, [pc, #84]	; (7740 <on_radio_disabled_tx_noack+0x5c>)
	if (tx_fifo.count == 0) {
    76ec:	4c15      	ldr	r4, [pc, #84]	; (7744 <on_radio_disabled_tx_noack+0x60>)
	nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    76ee:	681b      	ldr	r3, [r3, #0]
    76f0:	2201      	movs	r2, #1
    76f2:	611a      	str	r2, [r3, #16]
	esb_ppi_for_fem_clear();
    76f4:	f000 fc9a 	bl	802c <esb_ppi_for_fem_clear>
	mpsl_fem_disable();
    76f8:	f7f8 fdda 	bl	2b0 <mpsl_fem_disable>
	esb_ppi_for_txrx_clear(false, false);
    76fc:	2100      	movs	r1, #0
    76fe:	4608      	mov	r0, r1
    7700:	f000 fd16 	bl	8130 <esb_ppi_for_txrx_clear>
	interrupt_flags |= INT_TX_SUCCESS_MSK;
    7704:	4a10      	ldr	r2, [pc, #64]	; (7748 <on_radio_disabled_tx_noack+0x64>)
    7706:	4811      	ldr	r0, [pc, #68]	; (774c <on_radio_disabled_tx_noack+0x68>)
    7708:	6813      	ldr	r3, [r2, #0]
    770a:	f043 0301 	orr.w	r3, r3, #1
    770e:	6013      	str	r3, [r2, #0]
	if (tx_fifo.count == 0) {
    7710:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7712:	b93b      	cbnz	r3, 7724 <on_radio_disabled_tx_noack+0x40>
		esb_state = ESB_STATE_IDLE;
    7714:	4b0e      	ldr	r3, [pc, #56]	; (7750 <on_radio_disabled_tx_noack+0x6c>)
    7716:	2200      	movs	r2, #0
    7718:	701a      	strb	r2, [r3, #0]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    771a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    771e:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
}
    7722:	bd10      	pop	{r4, pc}
    7724:	f7ff fdce 	bl	72c4 <tx_fifo_remove_last.part.0>
	if (tx_fifo.count == 0) {
    7728:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    772a:	2b00      	cmp	r3, #0
    772c:	d0f2      	beq.n	7714 <on_radio_disabled_tx_noack+0x30>
    772e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    7732:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
}
    7736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		start_tx_transaction();
    773a:	f7ff bebf 	b.w	74bc <start_tx_transaction>
    773e:	bf00      	nop
    7740:	200000e4 	.word	0x200000e4
    7744:	20001930 	.word	0x20001930
    7748:	20001880 	.word	0x20001880
    774c:	e000e100 	.word	0xe000e100
    7750:	20001fe2 	.word	0x20001fe2

00007754 <esb_fem_for_rx_ack>:
{
    7754:	b508      	push	{r3, lr}
	mpsl_fem_pa_configuration_clear();
    7756:	f7f8 fdbd 	bl	2d4 <mpsl_fem_pa_configuration_clear>
	mpsl_fem_lna_configuration_set(&rx_event, &disable_event);
    775a:	4907      	ldr	r1, [pc, #28]	; (7778 <esb_fem_for_rx_ack+0x24>)
    775c:	4807      	ldr	r0, [pc, #28]	; (777c <esb_fem_for_rx_ack+0x28>)
    775e:	f7f8 fdb3 	bl	2c8 <mpsl_fem_lna_configuration_set>
	nrf_timer_shorts_disable(esb_timer.p_reg,
    7762:	4b07      	ldr	r3, [pc, #28]	; (7780 <esb_fem_for_rx_ack+0x2c>)
    7764:	681a      	ldr	r2, [r3, #0]
    p_reg->SHORTS &= ~(mask);
    7766:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    776a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    776e:	f023 0304 	bic.w	r3, r3, #4
    7772:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    7776:	bd08      	pop	{r3, pc}
    7778:	200000a0 	.word	0x200000a0
    777c:	0000ebb8 	.word	0x0000ebb8
    7780:	200000e4 	.word	0x200000e4

00007784 <on_radio_disabled_tx>:
{
    7784:	b570      	push	{r4, r5, r6, lr}
	esb_ppi_for_txrx_clear(false, true);
    7786:	2101      	movs	r1, #1
    7788:	2000      	movs	r0, #0
    p_reg->SHORTS = shorts_mask;
    778a:	4c23      	ldr	r4, [pc, #140]	; (7818 <on_radio_disabled_tx+0x94>)
	uint16_t ramp_up = esb_cfg.use_fast_ramp_up ? TX_FAST_RAMP_UP_TIME_US : TX_RAMP_UP_TIME_US;
    778c:	4d23      	ldr	r5, [pc, #140]	; (781c <on_radio_disabled_tx+0x98>)
	nrfx_timer_compare(&esb_timer, NRF_TIMER_CC_CHANNEL1,
    778e:	4e24      	ldr	r6, [pc, #144]	; (7820 <on_radio_disabled_tx+0x9c>)
	esb_ppi_for_txrx_clear(false, true);
    7790:	f000 fcce 	bl	8130 <esb_ppi_for_txrx_clear>
	esb_ppi_for_fem_clear();
    7794:	f000 fc4a 	bl	802c <esb_ppi_for_fem_clear>
	esb_fem_for_rx_ack();
    7798:	f7ff ffdc 	bl	7754 <esb_fem_for_rx_ack>
    779c:	f240 1313 	movw	r3, #275	; 0x113
    77a0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
	nrfx_timer_compare(&esb_timer, NRF_TIMER_CC_CHANNEL0,
    77a4:	4b1f      	ldr	r3, [pc, #124]	; (7824 <on_radio_disabled_tx+0xa0>)
    77a6:	481e      	ldr	r0, [pc, #120]	; (7820 <on_radio_disabled_tx+0x9c>)
    77a8:	681a      	ldr	r2, [r3, #0]
    77aa:	2300      	movs	r3, #0
    77ac:	320d      	adds	r2, #13
    77ae:	4619      	mov	r1, r3
    77b0:	f006 fb1a 	bl	dde8 <nrfx_timer_compare>
	uint16_t ramp_up = esb_cfg.use_fast_ramp_up ? TX_FAST_RAMP_UP_TIME_US : TX_RAMP_UP_TIME_US;
    77b4:	7ceb      	ldrb	r3, [r5, #19]
			   (esb_cfg.retransmit_delay - ramp_up), false);
    77b6:	89a9      	ldrh	r1, [r5, #12]
	uint16_t ramp_up = esb_cfg.use_fast_ramp_up ? TX_FAST_RAMP_UP_TIME_US : TX_RAMP_UP_TIME_US;
    77b8:	2b00      	cmp	r3, #0
    77ba:	bf0c      	ite	eq
    77bc:	2281      	moveq	r2, #129	; 0x81
    77be:	2228      	movne	r2, #40	; 0x28
	nrfx_timer_compare(&esb_timer, NRF_TIMER_CC_CHANNEL1,
    77c0:	4630      	mov	r0, r6
    77c2:	1a8a      	subs	r2, r1, r2
    77c4:	2300      	movs	r3, #0
    77c6:	2101      	movs	r1, #1
    77c8:	f006 fb0e 	bl	dde8 <nrfx_timer_compare>
	nrf_timer_shorts_set(esb_timer.p_reg,
    77cc:	6833      	ldr	r3, [r6, #0]
    p_reg->SHORTS = mask;
    77ce:	f240 2202 	movw	r2, #514	; 0x202
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77d2:	2600      	movs	r6, #0
    p_reg->SHORTS = mask;
    77d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77d8:	f8c3 6140 	str.w	r6, [r3, #320]	; 0x140
    77dc:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
    77e0:	f8c3 6144 	str.w	r6, [r3, #324]	; 0x144
    77e4:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	esb_ppi_for_wait_for_ack_set();
    77e8:	f000 fd60 	bl	82ac <esb_ppi_for_wait_for_ack_set>
	esb_ppi_for_retransmission_clear();
    77ec:	f000 fd38 	bl	8260 <esb_ppi_for_retransmission_clear>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77f0:	f8c4 610c 	str.w	r6, [r4, #268]	; 0x10c
	if (esb_cfg.protocol == ESB_PROTOCOL_ESB) {
    77f4:	7828      	ldrb	r0, [r5, #0]
    77f6:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    77fa:	b910      	cbnz	r0, 7802 <on_radio_disabled_tx+0x7e>
		update_rf_payload_format(0);
    77fc:	4b0a      	ldr	r3, [pc, #40]	; (7828 <on_radio_disabled_tx+0xa4>)
    77fe:	681b      	ldr	r3, [r3, #0]
    7800:	4798      	blx	r3
    p_reg->PACKETPTR = (uint32_t)p_packet;
    7802:	4b0a      	ldr	r3, [pc, #40]	; (782c <on_radio_disabled_tx+0xa8>)
    7804:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
	on_radio_disabled = on_radio_disabled_tx_wait_for_ack;
    7808:	4b09      	ldr	r3, [pc, #36]	; (7830 <on_radio_disabled_tx+0xac>)
    780a:	4a0a      	ldr	r2, [pc, #40]	; (7834 <on_radio_disabled_tx+0xb0>)
    780c:	601a      	str	r2, [r3, #0]
	esb_state = ESB_STATE_PTX_RX_ACK;
    780e:	4b0a      	ldr	r3, [pc, #40]	; (7838 <on_radio_disabled_tx+0xb4>)
    7810:	2203      	movs	r2, #3
    7812:	701a      	strb	r2, [r3, #0]
}
    7814:	bd70      	pop	{r4, r5, r6, pc}
    7816:	bf00      	nop
    7818:	40001000 	.word	0x40001000
    781c:	20001964 	.word	0x20001964
    7820:	200000e4 	.word	0x200000e4
    7824:	20001874 	.word	0x20001874
    7828:	2000186c 	.word	0x2000186c
    782c:	20001f9e 	.word	0x20001f9e
    7830:	20001870 	.word	0x20001870
    7834:	000078a1 	.word	0x000078a1
    7838:	20001fe2 	.word	0x20001fe2

0000783c <esb_fem_for_tx_retry>:
{
    783c:	b538      	push	{r3, r4, r5, lr}
		nrf_timer_cc_get(esb_timer.p_reg, NRF_TIMER_CC_CHANNEL1) + TX_RAMP_UP_TIME_US;
    783e:	4c0a      	ldr	r4, [pc, #40]	; (7868 <esb_fem_for_tx_retry+0x2c>)
	tx_time_shifted.event.timer.counter_period.end =
    7840:	4d0a      	ldr	r5, [pc, #40]	; (786c <esb_fem_for_tx_retry+0x30>)
		nrf_timer_cc_get(esb_timer.p_reg, NRF_TIMER_CC_CHANNEL1) + TX_RAMP_UP_TIME_US;
    7842:	6823      	ldr	r3, [r4, #0]

NRF_STATIC_INLINE uint32_t nrf_timer_cc_get(NRF_TIMER_Type const * p_reg,
                                            nrf_timer_cc_channel_t cc_channel)
{
    return (uint32_t)p_reg->CC[cc_channel];
    7844:	f8d3 3544 	ldr.w	r3, [r3, #1348]	; 0x544
    7848:	3381      	adds	r3, #129	; 0x81
	tx_time_shifted.event.timer.counter_period.end =
    784a:	60eb      	str	r3, [r5, #12]
	esb_ppi_for_fem_set();
    784c:	f000 fbd2 	bl	7ff4 <esb_ppi_for_fem_set>
	if (mpsl_fem_pa_configuration_set(&tx_time_shifted, &disable_event) == 0) {
    7850:	4907      	ldr	r1, [pc, #28]	; (7870 <esb_fem_for_tx_retry+0x34>)
    7852:	4628      	mov	r0, r5
    7854:	f7f8 fd44 	bl	2e0 <mpsl_fem_pa_configuration_set>
    7858:	b920      	cbnz	r0, 7864 <esb_fem_for_tx_retry+0x28>
		nrf_timer_shorts_set(esb_timer.p_reg,
    785a:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    785c:	f240 4204 	movw	r2, #1028	; 0x404
    7860:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
    7864:	bd38      	pop	{r3, r4, r5, pc}
    7866:	bf00      	nop
    7868:	200000e4 	.word	0x200000e4
    786c:	200000b8 	.word	0x200000b8
    7870:	200000a0 	.word	0x200000a0

00007874 <esb_fem_for_tx_retry_clear>:
{
    7874:	b508      	push	{r3, lr}
	esb_ppi_for_fem_clear();
    7876:	f000 fbd9 	bl	802c <esb_ppi_for_fem_clear>
	mpsl_fem_pa_configuration_clear();
    787a:	f7f8 fd2b 	bl	2d4 <mpsl_fem_pa_configuration_clear>
	mpsl_fem_deactivate_now(MPSL_FEM_ALL);
    787e:	2003      	movs	r0, #3
    7880:	f7f8 fd10 	bl	2a4 <mpsl_fem_deactivate_now>
	nrf_timer_shorts_disable(esb_timer.p_reg,
    7884:	4b05      	ldr	r3, [pc, #20]	; (789c <esb_fem_for_tx_retry_clear+0x28>)
    7886:	681a      	ldr	r2, [r3, #0]
    p_reg->SHORTS &= ~(mask);
    7888:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    788c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    7890:	f023 0304 	bic.w	r3, r3, #4
    7894:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    7898:	bd08      	pop	{r3, pc}
    789a:	bf00      	nop
    789c:	200000e4 	.word	0x200000e4

000078a0 <on_radio_disabled_tx_wait_for_ack>:
{
    78a0:	b570      	push	{r4, r5, r6, lr}
	esb_ppi_for_wait_for_ack_clear();
    78a2:	f000 fd35 	bl	8310 <esb_ppi_for_wait_for_ack_clear>
	mpsl_fem_lna_configuration_clear();
    78a6:	f7f8 fd09 	bl	2bc <mpsl_fem_lna_configuration_clear>
	mpsl_fem_disable();
    78aa:	f7f8 fd01 	bl	2b0 <mpsl_fem_disable>
    return (bool) *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    78ae:	4b4e      	ldr	r3, [pc, #312]	; (79e8 <on_radio_disabled_tx_wait_for_ack+0x148>)
    78b0:	4a4e      	ldr	r2, [pc, #312]	; (79ec <on_radio_disabled_tx_wait_for_ack+0x14c>)
    78b2:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
	if (nrf_radio_event_check(NRF_RADIO, NRF_RADIO_EVENT_END) &&
    78b6:	2900      	cmp	r1, #0
    78b8:	d043      	beq.n	7942 <on_radio_disabled_tx_wait_for_ack+0xa2>
    return ((p_reg->CRCSTATUS & RADIO_CRCSTATUS_CRCSTATUS_Msk) >> RADIO_CRCSTATUS_CRCSTATUS_Pos)
    78ba:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    78be:	07d9      	lsls	r1, r3, #31
    78c0:	d53f      	bpl.n	7942 <on_radio_disabled_tx_wait_for_ack+0xa2>
		interrupt_flags |= INT_TX_SUCCESS_MSK;
    78c2:	4c4b      	ldr	r4, [pc, #300]	; (79f0 <on_radio_disabled_tx_wait_for_ack+0x150>)
		last_tx_attempts = esb_cfg.retransmit_count - retransmits_remaining + 1;
    78c4:	4d4b      	ldr	r5, [pc, #300]	; (79f4 <on_radio_disabled_tx_wait_for_ack+0x154>)
		interrupt_flags |= INT_TX_SUCCESS_MSK;
    78c6:	6823      	ldr	r3, [r4, #0]
	if (tx_fifo.count == 0) {
    78c8:	4e4b      	ldr	r6, [pc, #300]	; (79f8 <on_radio_disabled_tx_wait_for_ack+0x158>)
		interrupt_flags |= INT_TX_SUCCESS_MSK;
    78ca:	f043 0301 	orr.w	r3, r3, #1
    78ce:	6023      	str	r3, [r4, #0]
		last_tx_attempts = esb_cfg.retransmit_count - retransmits_remaining + 1;
    78d0:	6812      	ldr	r2, [r2, #0]
    78d2:	89eb      	ldrh	r3, [r5, #14]
    78d4:	1a9b      	subs	r3, r3, r2
    78d6:	4a49      	ldr	r2, [pc, #292]	; (79fc <on_radio_disabled_tx_wait_for_ack+0x15c>)
    78d8:	3301      	adds	r3, #1
    78da:	6013      	str	r3, [r2, #0]
	if (tx_fifo.count == 0) {
    78dc:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    78de:	b10b      	cbz	r3, 78e4 <on_radio_disabled_tx_wait_for_ack+0x44>
    78e0:	f7ff fcf0 	bl	72c4 <tx_fifo_remove_last.part.0>
		if ((esb_cfg.protocol != ESB_PROTOCOL_ESB) && (rx_pdu->type.dpl_pdu.length > 0)) {
    78e4:	782b      	ldrb	r3, [r5, #0]
    78e6:	b1b3      	cbz	r3, 7916 <on_radio_disabled_tx_wait_for_ack+0x76>
    78e8:	4b45      	ldr	r3, [pc, #276]	; (7a00 <on_radio_disabled_tx_wait_for_ack+0x160>)
    78ea:	781a      	ldrb	r2, [r3, #0]
    78ec:	0692      	lsls	r2, r2, #26
    78ee:	d012      	beq.n	7916 <on_radio_disabled_tx_wait_for_ack+0x76>
				nrf_radio_txaddress_get(NRF_RADIO), rx_pdu->type.dpl_pdu.pid)) {
    78f0:	7859      	ldrb	r1, [r3, #1]
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    78f2:	4b44      	ldr	r3, [pc, #272]	; (7a04 <on_radio_disabled_tx_wait_for_ack+0x164>)
    return (uint8_t)((p_reg->TXADDRESS & RADIO_TXADDRESS_TXADDRESS_Msk) >>
    78f4:	4a3c      	ldr	r2, [pc, #240]	; (79e8 <on_radio_disabled_tx_wait_for_ack+0x148>)
    78f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    78f8:	f8d2 052c 	ldr.w	r0, [r2, #1324]	; 0x52c
    78fc:	2b07      	cmp	r3, #7
				nrf_radio_txaddress_get(NRF_RADIO), rx_pdu->type.dpl_pdu.pid)) {
    78fe:	f3c1 0141 	ubfx	r1, r1, #1, #2
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    7902:	d808      	bhi.n	7916 <on_radio_disabled_tx_wait_for_ack+0x76>
    7904:	f000 0007 	and.w	r0, r0, #7
    7908:	f7ff fcf6 	bl	72f8 <rx_fifo_push_rfbuf.part.0>
			if (rx_fifo_push_rfbuf(
    790c:	b118      	cbz	r0, 7916 <on_radio_disabled_tx_wait_for_ack+0x76>
				interrupt_flags |= INT_RX_DATA_RECEIVED_MSK;
    790e:	6823      	ldr	r3, [r4, #0]
    7910:	f043 0304 	orr.w	r3, r3, #4
    7914:	6023      	str	r3, [r4, #0]
		if ((tx_fifo.count == 0) || (esb_cfg.tx_mode == ESB_TXMODE_MANUAL)) {
    7916:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    7918:	4b3b      	ldr	r3, [pc, #236]	; (7a08 <on_radio_disabled_tx_wait_for_ack+0x168>)
    791a:	b112      	cbz	r2, 7922 <on_radio_disabled_tx_wait_for_ack+0x82>
    791c:	7c2a      	ldrb	r2, [r5, #16]
    791e:	2a01      	cmp	r2, #1
    7920:	d107      	bne.n	7932 <on_radio_disabled_tx_wait_for_ack+0x92>
			esb_state = ESB_STATE_IDLE;
    7922:	4a3a      	ldr	r2, [pc, #232]	; (7a0c <on_radio_disabled_tx_wait_for_ack+0x16c>)
    7924:	2100      	movs	r1, #0
    7926:	7011      	strb	r1, [r2, #0]
    7928:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    792c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    7930:	bd70      	pop	{r4, r5, r6, pc}
    7932:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    7936:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    793a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			start_tx_transaction();
    793e:	f7ff bdbd 	b.w	74bc <start_tx_transaction>
		if (retransmits_remaining-- == 0) {
    7942:	6813      	ldr	r3, [r2, #0]
    7944:	4e31      	ldr	r6, [pc, #196]	; (7a0c <on_radio_disabled_tx_wait_for_ack+0x16c>)
    7946:	4d32      	ldr	r5, [pc, #200]	; (7a10 <on_radio_disabled_tx_wait_for_ack+0x170>)
    7948:	1e59      	subs	r1, r3, #1
    794a:	6011      	str	r1, [r2, #0]
    794c:	b97b      	cbnz	r3, 796e <on_radio_disabled_tx_wait_for_ack+0xce>
			nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    794e:	682a      	ldr	r2, [r5, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7950:	2101      	movs	r1, #1
    7952:	6111      	str	r1, [r2, #16]
			last_tx_attempts = esb_cfg.retransmit_count + 1;
    7954:	4a27      	ldr	r2, [pc, #156]	; (79f4 <on_radio_disabled_tx_wait_for_ack+0x154>)
    7956:	89d2      	ldrh	r2, [r2, #14]
    7958:	440a      	add	r2, r1
    795a:	4928      	ldr	r1, [pc, #160]	; (79fc <on_radio_disabled_tx_wait_for_ack+0x15c>)
    795c:	600a      	str	r2, [r1, #0]
			interrupt_flags |= INT_TX_FAILED_MSK;
    795e:	4924      	ldr	r1, [pc, #144]	; (79f0 <on_radio_disabled_tx_wait_for_ack+0x150>)
    7960:	680a      	ldr	r2, [r1, #0]
    7962:	f042 0202 	orr.w	r2, r2, #2
    7966:	600a      	str	r2, [r1, #0]
			esb_state = ESB_STATE_IDLE;
    7968:	7033      	strb	r3, [r6, #0]
    796a:	4b27      	ldr	r3, [pc, #156]	; (7a08 <on_radio_disabled_tx_wait_for_ack+0x168>)
    796c:	e7dc      	b.n	7928 <on_radio_disabled_tx_wait_for_ack+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    796e:	4c1e      	ldr	r4, [pc, #120]	; (79e8 <on_radio_disabled_tx_wait_for_ack+0x148>)
    7970:	2300      	movs	r3, #0
    7972:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    7976:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    p_reg->SHORTS = shorts_mask;
    797a:	f240 131b 	movw	r3, #283	; 0x11b
    797e:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
			update_rf_payload_format(current_payload->length);
    7982:	4b24      	ldr	r3, [pc, #144]	; (7a14 <on_radio_disabled_tx_wait_for_ack+0x174>)
    7984:	681a      	ldr	r2, [r3, #0]
    7986:	4b24      	ldr	r3, [pc, #144]	; (7a18 <on_radio_disabled_tx_wait_for_ack+0x178>)
    7988:	7810      	ldrb	r0, [r2, #0]
    798a:	681b      	ldr	r3, [r3, #0]
    798c:	4798      	blx	r3
    p_reg->PACKETPTR = (uint32_t)p_packet;
    798e:	4b23      	ldr	r3, [pc, #140]	; (7a1c <on_radio_disabled_tx_wait_for_ack+0x17c>)
    7990:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
			on_radio_disabled = on_radio_disabled_tx;
    7994:	4b22      	ldr	r3, [pc, #136]	; (7a20 <on_radio_disabled_tx_wait_for_ack+0x180>)
    7996:	4a23      	ldr	r2, [pc, #140]	; (7a24 <on_radio_disabled_tx_wait_for_ack+0x184>)
    7998:	601a      	str	r2, [r3, #0]
			esb_state = ESB_STATE_PTX_TX_ACK;
    799a:	2302      	movs	r3, #2
    799c:	7033      	strb	r3, [r6, #0]
			update_radio_tx_power();
    799e:	f7ff fc61 	bl	7264 <update_radio_tx_power>
			esb_fem_for_tx_retry();
    79a2:	f7ff ff4b 	bl	783c <esb_fem_for_tx_retry>
			esb_ppi_for_retransmission_set();
    79a6:	f000 fc21 	bl	81ec <esb_ppi_for_retransmission_set>
			if (nrf_timer_event_check(esb_timer.p_reg, NRF_TIMER_EVENT_COMPARE1)) {
    79aa:	682b      	ldr	r3, [r5, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    79ac:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    79b0:	b1ba      	cbz	r2, 79e2 <on_radio_disabled_tx_wait_for_ack+0x142>
                     RADIO_RSSISAMPLE_RSSISAMPLE_Pos);
}

NRF_STATIC_INLINE nrf_radio_state_t nrf_radio_state_get(NRF_RADIO_Type const * p_reg)
{
    return (nrf_radio_state_t) p_reg->STATE;
    79b2:	f8d4 3550 	ldr.w	r3, [r4, #1360]	; 0x550
					(nrf_radio_state_get(NRF_RADIO) == NRF_RADIO_STATE_TXRU) ||
    79b6:	b2db      	uxtb	r3, r3
    79b8:	2b09      	cmp	r3, #9
    79ba:	d0b9      	beq.n	7930 <on_radio_disabled_tx_wait_for_ack+0x90>
    return (bool) *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    79bc:	f8d4 4100 	ldr.w	r4, [r4, #256]	; 0x100
    79c0:	2c00      	cmp	r4, #0
    79c2:	d1b5      	bne.n	7930 <on_radio_disabled_tx_wait_for_ack+0x90>
				esb_fem_for_tx_retry_clear();
    79c4:	f7ff ff56 	bl	7874 <esb_fem_for_tx_retry_clear>
				esb_ppi_for_retransmission_clear();
    79c8:	f000 fc4a 	bl	8260 <esb_ppi_for_retransmission_clear>
				esb_ppi_for_txrx_set(false, true);
    79cc:	2101      	movs	r1, #1
    79ce:	4620      	mov	r0, r4
    79d0:	f000 fb42 	bl	8058 <esb_ppi_for_txrx_set>
				esb_fem_for_tx_set(true);
    79d4:	2001      	movs	r0, #1
    79d6:	f7ff fc13 	bl	7200 <esb_fem_for_tx_set>
    79da:	4b13      	ldr	r3, [pc, #76]	; (7a28 <on_radio_disabled_tx_wait_for_ack+0x188>)
    79dc:	2201      	movs	r2, #1
    79de:	619a      	str	r2, [r3, #24]
}
    79e0:	e7a6      	b.n	7930 <on_radio_disabled_tx_wait_for_ack+0x90>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    79e2:	2201      	movs	r2, #1
    79e4:	601a      	str	r2, [r3, #0]
}
    79e6:	e7a3      	b.n	7930 <on_radio_disabled_tx_wait_for_ack+0x90>
    79e8:	40001000 	.word	0x40001000
    79ec:	2000187c 	.word	0x2000187c
    79f0:	20001880 	.word	0x20001880
    79f4:	20001964 	.word	0x20001964
    79f8:	20001930 	.word	0x20001930
    79fc:	20001878 	.word	0x20001878
    7a00:	20001f9e 	.word	0x20001f9e
    7a04:	20001904 	.word	0x20001904
    7a08:	e000e100 	.word	0xe000e100
    7a0c:	20001fe2 	.word	0x20001fe2
    7a10:	200000e4 	.word	0x200000e4
    7a14:	2000195c 	.word	0x2000195c
    7a18:	2000186c 	.word	0x2000186c
    7a1c:	20001fc0 	.word	0x20001fc0
    7a20:	20001870 	.word	0x20001870
    7a24:	00007785 	.word	0x00007785
    7a28:	40014000 	.word	0x40014000

00007a2c <esb_disable>:

	return 0;
}

void esb_disable(void)
{
    7a2c:	b510      	push	{r4, lr}
	esb_ppi_disable_all();
    7a2e:	f000 fd03 	bl	8438 <esb_ppi_disable_all>
	esb_fem_reset();
    7a32:	f7ff fc03 	bl	723c <esb_fem_reset>
	nrfx_timer_uninit(&esb_timer);
    7a36:	4814      	ldr	r0, [pc, #80]	; (7a88 <esb_disable+0x5c>)
    7a38:	f002 faac 	bl	9f94 <nrfx_timer_uninit>

	sys_timer_deinit();
	esb_ppi_deinit();
    7a3c:	f000 fd26 	bl	848c <esb_ppi_deinit>
            RADIO_MODECNF0_RU_Fast;
}

NRF_STATIC_INLINE uint8_t nrf_radio_modecnf0_dtx_get(NRF_RADIO_Type const * p_reg)
{
    return (uint8_t)((p_reg->MODECNF0 & RADIO_MODECNF0_DTX_Msk) >> RADIO_MODECNF0_DTX_Pos);
    7a40:	4a12      	ldr	r2, [pc, #72]	; (7a8c <esb_disable+0x60>)
	esb_state = ESB_STATE_IDLE;
	esb_initialized = false;

	reset_fifos();

	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    7a42:	4813      	ldr	r0, [pc, #76]	; (7a90 <esb_disable+0x64>)
    7a44:	f8d2 3650 	ldr.w	r3, [r2, #1616]	; 0x650
                      (((uint32_t)default_tx) << RADIO_MODECNF0_DTX_Pos);
    7a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    7a4c:	f8c2 3650 	str.w	r3, [r2, #1616]	; 0x650
	esb_state = ESB_STATE_IDLE;
    7a50:	4b10      	ldr	r3, [pc, #64]	; (7a94 <esb_disable+0x68>)
    7a52:	2400      	movs	r4, #0
    7a54:	701c      	strb	r4, [r3, #0]
	esb_initialized = false;
    7a56:	4b10      	ldr	r3, [pc, #64]	; (7a98 <esb_disable+0x6c>)
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    7a58:	4621      	mov	r1, r4
	esb_initialized = false;
    7a5a:	701c      	strb	r4, [r3, #0]
	reset_fifos();
    7a5c:	f7ff fbb4 	bl	71c8 <reset_fifos>
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    7a60:	2220      	movs	r2, #32
    7a62:	f005 fd98 	bl	d596 <memset>
	memset(pids, 0, sizeof(pids));
    7a66:	4621      	mov	r1, r4
    7a68:	2208      	movs	r2, #8
    7a6a:	480c      	ldr	r0, [pc, #48]	; (7a9c <esb_disable+0x70>)
    7a6c:	f005 fd93 	bl	d596 <memset>
	irq_disable(RADIO_IRQn);
    7a70:	2001      	movs	r0, #1
    7a72:	f7fc faff 	bl	4074 <arch_irq_disable>
	irq_disable(ESB_EVT_IRQ);
    7a76:	2014      	movs	r0, #20
    7a78:	f7fc fafc 	bl	4074 <arch_irq_disable>

	esb_irq_disable();
}
    7a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	irq_disable(ESB_TIMER_IRQ);
    7a80:	200a      	movs	r0, #10
    7a82:	f7fc baf7 	b.w	4074 <arch_irq_disable>
    7a86:	bf00      	nop
    7a88:	200000e4 	.word	0x200000e4
    7a8c:	40001000 	.word	0x40001000
    7a90:	20001cee 	.word	0x20001cee
    7a94:	20001fe2 	.word	0x20001fe2
    7a98:	20001fe3 	.word	0x20001fe3
    7a9c:	20001f96 	.word	0x20001f96

00007aa0 <esb_init>:
{
    7aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7aa2:	b087      	sub	sp, #28
	if (!config) {
    7aa4:	4604      	mov	r4, r0
{
    7aa6:	af00      	add	r7, sp, #0
	if (!config) {
    7aa8:	2800      	cmp	r0, #0
    7aaa:	f000 80ec 	beq.w	7c86 <__kernel_ram_size+0x11e>
	if (esb_initialized) {
    7aae:	4d77      	ldr	r5, [pc, #476]	; (7c8c <__kernel_ram_size+0x124>)
    7ab0:	782b      	ldrb	r3, [r5, #0]
    7ab2:	b10b      	cbz	r3, 7ab8 <esb_init+0x18>
		esb_disable();
    7ab4:	f7ff ffba 	bl	7a2c <esb_disable>
	event_handler = config->event_handler;
    7ab8:	4b75      	ldr	r3, [pc, #468]	; (7c90 <__kernel_ram_size+0x128>)
	memcpy(&esb_cfg, config, sizeof(esb_cfg));
    7aba:	4e76      	ldr	r6, [pc, #472]	; (7c94 <__kernel_ram_size+0x12c>)
	event_handler = config->event_handler;
    7abc:	6862      	ldr	r2, [r4, #4]
    7abe:	601a      	str	r2, [r3, #0]
	memcpy(&esb_cfg, config, sizeof(esb_cfg));
    7ac0:	4621      	mov	r1, r4
    7ac2:	2214      	movs	r2, #20
    7ac4:	4630      	mov	r0, r6
    7ac6:	f005 fd5b 	bl	d580 <memcpy>
	interrupt_flags = 0;
    7aca:	2400      	movs	r4, #0
    7acc:	4b72      	ldr	r3, [pc, #456]	; (7c98 <__kernel_ram_size+0x130>)
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    7ace:	4873      	ldr	r0, [pc, #460]	; (7c9c <__kernel_ram_size+0x134>)
	interrupt_flags = 0;
    7ad0:	601c      	str	r4, [r3, #0]
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    7ad2:	2220      	movs	r2, #32
    7ad4:	4621      	mov	r1, r4
    7ad6:	f005 fd5e 	bl	d596 <memset>
	memset(pids, 0, sizeof(pids));
    7ada:	2208      	movs	r2, #8
    7adc:	4621      	mov	r1, r4
    7ade:	4870      	ldr	r0, [pc, #448]	; (7ca0 <__kernel_ram_size+0x138>)
    7ae0:	f005 fd59 	bl	d596 <memset>
	params_valid &= update_radio_bitrate();
    7ae4:	f7ff fb52 	bl	718c <update_radio_bitrate>
	switch (esb_cfg.protocol) {
    7ae8:	7833      	ldrb	r3, [r6, #0]
    7aea:	496e      	ldr	r1, [pc, #440]	; (7ca4 <__kernel_ram_size+0x13c>)
    7aec:	b17b      	cbz	r3, 7b0e <esb_init+0x6e>
    7aee:	2b01      	cmp	r3, #1
    7af0:	d101      	bne.n	7af6 <esb_init+0x56>
		update_rf_payload_format = update_rf_payload_format_esb_dpl;
    7af2:	4b6d      	ldr	r3, [pc, #436]	; (7ca8 <__kernel_ram_size+0x140>)
		update_rf_payload_format = update_rf_payload_format_esb;
    7af4:	600b      	str	r3, [r1, #0]
	switch (esb_cfg.crc) {
    7af6:	7a72      	ldrb	r2, [r6, #9]
    7af8:	4b6c      	ldr	r3, [pc, #432]	; (7cac <__kernel_ram_size+0x144>)
    7afa:	2a01      	cmp	r2, #1
    7afc:	d06f      	beq.n	7bde <__kernel_ram_size+0x76>
    7afe:	2a02      	cmp	r2, #2
    7b00:	d007      	beq.n	7b12 <esb_init+0x72>
    7b02:	b97a      	cbnz	r2, 7b24 <esb_init+0x84>
    p_reg->CRCINIT = crc_init_value;
    7b04:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    7b08:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    7b0c:	e008      	b.n	7b20 <esb_init+0x80>
		update_rf_payload_format = update_rf_payload_format_esb;
    7b0e:	4b68      	ldr	r3, [pc, #416]	; (7cb0 <__kernel_ram_size+0x148>)
    7b10:	e7f0      	b.n	7af4 <esb_init+0x54>
    p_reg->CRCINIT = crc_init_value;
    7b12:	f64f 70ff 	movw	r0, #65535	; 0xffff
    7b16:	f8c3 053c 	str.w	r0, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    7b1a:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->CRCPOLY = (crc_polynominal << RADIO_CRCPOLY_CRCPOLY_Pos);
    7b1e:	4a65      	ldr	r2, [pc, #404]	; (7cb4 <__kernel_ram_size+0x14c>)
    7b20:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
	update_rf_payload_format(esb_cfg.payload_length);
    7b24:	680b      	ldr	r3, [r1, #0]
    7b26:	7c70      	ldrb	r0, [r6, #17]
    7b28:	4798      	blx	r3
    p_reg->BASE0 = address;
    7b2a:	4b60      	ldr	r3, [pc, #384]	; (7cac <__kernel_ram_size+0x144>)
    7b2c:	4862      	ldr	r0, [pc, #392]	; (7cb8 <__kernel_ram_size+0x150>)
    7b2e:	4963      	ldr	r1, [pc, #396]	; (7cbc <__kernel_ram_size+0x154>)
    7b30:	f04f 32e7 	mov.w	r2, #3890735079	; 0xe7e7e7e7
    7b34:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->BASE1 = address;
    7b38:	f04f 3243 	mov.w	r2, #1128481603	; 0x43434343
    7b3c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
    p_reg->PREFIX0 = prefixes;
    7b40:	4a5f      	ldr	r2, [pc, #380]	; (7cc0 <__kernel_ram_size+0x158>)
    7b42:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PREFIX1 = prefixes;
    7b46:	4a5f      	ldr	r2, [pc, #380]	; (7cc4 <__kernel_ram_size+0x15c>)
    7b48:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
	reset_fifos();
    7b4c:	f7ff fb3c 	bl	71c8 <reset_fifos>
    7b50:	4602      	mov	r2, r0
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7b52:	2300      	movs	r3, #0
    7b54:	3301      	adds	r3, #1
    7b56:	2b08      	cmp	r3, #8
		tx_fifo.payload[i] = &tx_payload[i];
    7b58:	f841 2b04 	str.w	r2, [r1], #4
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7b5c:	f102 0225 	add.w	r2, r2, #37	; 0x25
    7b60:	d1f8      	bne.n	7b54 <esb_init+0xb4>
    7b62:	4a59      	ldr	r2, [pc, #356]	; (7cc8 <__kernel_ram_size+0x160>)
    7b64:	4959      	ldr	r1, [pc, #356]	; (7ccc <__kernel_ram_size+0x164>)
	for (size_t i = 0; i < CONFIG_ESB_RX_FIFO_SIZE; i++) {
    7b66:	2300      	movs	r3, #0
    7b68:	3301      	adds	r3, #1
    7b6a:	2b08      	cmp	r3, #8
		rx_fifo.payload[i] = &rx_payload[i];
    7b6c:	f841 2b04 	str.w	r2, [r1], #4
	for (size_t i = 0; i < CONFIG_ESB_RX_FIFO_SIZE; i++) {
    7b70:	f102 0225 	add.w	r2, r2, #37	; 0x25
    7b74:	d1f8      	bne.n	7b68 <__kernel_ram_size>
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7b76:	2100      	movs	r1, #0
    7b78:	4a55      	ldr	r2, [pc, #340]	; (7cd0 <__kernel_ram_size+0x168>)
		ack_pl_wrap[i].in_use = false;
    7b7a:	460b      	mov	r3, r1
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7b7c:	3101      	adds	r1, #1
    7b7e:	2908      	cmp	r1, #8
		ack_pl_wrap[i].p_payload = &tx_payload[i];
    7b80:	6010      	str	r0, [r2, #0]
		ack_pl_wrap[i].in_use = false;
    7b82:	7113      	strb	r3, [r2, #4]
		ack_pl_wrap[i].p_next = 0;
    7b84:	6093      	str	r3, [r2, #8]
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7b86:	f100 0025 	add.w	r0, r0, #37	; 0x25
    7b8a:	f102 020c 	add.w	r2, r2, #12
    7b8e:	d1f5      	bne.n	7b7c <__kernel_ram_size+0x14>
		ack_pl_wrap_pipe[i] = 0;
    7b90:	4a50      	ldr	r2, [pc, #320]	; (7cd4 <__kernel_ram_size+0x16c>)
	nrfx_err = nrfx_timer_init(&esb_timer, &config, esb_timer_handler);
    7b92:	4851      	ldr	r0, [pc, #324]	; (7cd8 <__kernel_ram_size+0x170>)
		ack_pl_wrap_pipe[i] = 0;
    7b94:	e9c2 3300 	strd	r3, r3, [r2]
    7b98:	e9c2 3302 	strd	r3, r3, [r2, #8]
    7b9c:	e9c2 3304 	strd	r3, r3, [r2, #16]
    7ba0:	e9c2 3306 	strd	r3, r3, [r2, #24]
	const nrfx_timer_config_t config = {
    7ba4:	e9c7 3300 	strd	r3, r3, [r7]
    7ba8:	2304      	movs	r3, #4
    7baa:	703b      	strb	r3, [r7, #0]
	nrfx_err = nrfx_timer_init(&esb_timer, &config, esb_timer_handler);
    7bac:	4a4b      	ldr	r2, [pc, #300]	; (7cdc <__kernel_ram_size+0x174>)
    7bae:	4639      	mov	r1, r7
    7bb0:	f002 f99a 	bl	9ee8 <nrfx_timer_init>
	if (nrfx_err != NRFX_SUCCESS) {
    7bb4:	4b4a      	ldr	r3, [pc, #296]	; (7ce0 <__kernel_ram_size+0x178>)
    7bb6:	4298      	cmp	r0, r3
    7bb8:	d119      	bne.n	7bee <__kernel_ram_size+0x86>
	err = esb_ppi_init();
    7bba:	f000 fbcf 	bl	835c <esb_ppi_init>
	if (err) {
    7bbe:	4604      	mov	r4, r0
    7bc0:	2800      	cmp	r0, #0
    7bc2:	d036      	beq.n	7c32 <__kernel_ram_size+0xca>
		LOG_ERR("Failed to initialize PPI");
    7bc4:	4b47      	ldr	r3, [pc, #284]	; (7ce4 <__kernel_ram_size+0x17c>)
    7bc6:	617b      	str	r3, [r7, #20]
    7bc8:	2302      	movs	r3, #2
    7bca:	613b      	str	r3, [r7, #16]
    7bcc:	4846      	ldr	r0, [pc, #280]	; (7ce8 <__kernel_ram_size+0x180>)
    7bce:	2300      	movs	r3, #0
    7bd0:	f107 0210 	add.w	r2, r7, #16
    7bd4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    7bd8:	f7fa fe08 	bl	27ec <z_impl_z_log_msg_static_create>
		return err;
    7bdc:	e025      	b.n	7c2a <__kernel_ram_size+0xc2>
    p_reg->CRCINIT = crc_init_value;
    7bde:	20ff      	movs	r0, #255	; 0xff
    7be0:	f8c3 053c 	str.w	r0, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    7be4:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->CRCPOLY = (crc_polynominal << RADIO_CRCPOLY_CRCPOLY_Pos);
    7be8:	f240 1207 	movw	r2, #263	; 0x107
    7bec:	e798      	b.n	7b20 <esb_init+0x80>
		LOG_ERR("Failed to initialize nrfx timer (err %d)", nrfx_err);
    7bee:	466c      	mov	r4, sp
    7bf0:	b088      	sub	sp, #32
    7bf2:	466a      	mov	r2, sp
    7bf4:	4b3d      	ldr	r3, [pc, #244]	; (7cec <__kernel_ram_size+0x184>)
    7bf6:	e9c2 3005 	strd	r3, r0, [r2, #20]
    7bfa:	2303      	movs	r3, #3
    7bfc:	f842 3f10 	str.w	r3, [r2, #16]!
    7c00:	4839      	ldr	r0, [pc, #228]	; (7ce8 <__kernel_ram_size+0x180>)
    7c02:	2300      	movs	r3, #0
    7c04:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    7c08:	f7fa fdf0 	bl	27ec <z_impl_z_log_msg_static_create>
    7c0c:	46a5      	mov	sp, r4
		LOG_ERR("Failed to initialize ESB system timer");
    7c0e:	4b38      	ldr	r3, [pc, #224]	; (7cf0 <__kernel_ram_size+0x188>)
    7c10:	617b      	str	r3, [r7, #20]
    7c12:	2302      	movs	r3, #2
    7c14:	613b      	str	r3, [r7, #16]
    7c16:	4834      	ldr	r0, [pc, #208]	; (7ce8 <__kernel_ram_size+0x180>)
    7c18:	2300      	movs	r3, #0
    7c1a:	f107 0210 	add.w	r2, r7, #16
    7c1e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -EFAULT;
    7c22:	f06f 040d 	mvn.w	r4, #13
    7c26:	f7fa fde1 	bl	27ec <z_impl_z_log_msg_static_create>
}
    7c2a:	4620      	mov	r0, r4
    7c2c:	371c      	adds	r7, #28
    7c2e:	46bd      	mov	sp, r7
    7c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
	disable_event.event.generic.event = esb_ppi_radio_disabled_get();
    7c32:	f000 fbfd 	bl	8430 <esb_ppi_radio_disabled_get>
    7c36:	4b2f      	ldr	r3, [pc, #188]	; (7cf4 <__kernel_ram_size+0x18c>)
    return (uint8_t)((p_reg->MODECNF0 & RADIO_MODECNF0_DTX_Msk) >> RADIO_MODECNF0_DTX_Pos);
    7c38:	4a1c      	ldr	r2, [pc, #112]	; (7cac <__kernel_ram_size+0x144>)
    7c3a:	6058      	str	r0, [r3, #4]
    7c3c:	f8d2 3650 	ldr.w	r3, [r2, #1616]	; 0x650
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    7c40:	7cf1      	ldrb	r1, [r6, #19]
                      (((uint32_t)default_tx) << RADIO_MODECNF0_DTX_Pos);
    7c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
                                      (RADIO_MODECNF0_RU_Default << RADIO_MODECNF0_RU_Pos) ) |
    7c46:	430b      	orrs	r3, r1
	IRQ_DIRECT_CONNECT(RADIO_IRQn, CONFIG_ESB_RADIO_IRQ_PRIORITY,
    7c48:	2101      	movs	r1, #1
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    7c4a:	f8c2 3650 	str.w	r3, [r2, #1616]	; 0x650
    7c4e:	4608      	mov	r0, r1
    7c50:	4622      	mov	r2, r4
    7c52:	f7fc fa31 	bl	40b8 <z_arm_irq_priority_set>
	IRQ_DIRECT_CONNECT(ESB_EVT_IRQ, CONFIG_ESB_EVENT_IRQ_PRIORITY,
    7c56:	4622      	mov	r2, r4
    7c58:	2102      	movs	r1, #2
    7c5a:	2014      	movs	r0, #20
    7c5c:	f7fc fa2c 	bl	40b8 <z_arm_irq_priority_set>
	IRQ_DIRECT_CONNECT(ESB_TIMER_IRQ, CONFIG_ESB_EVENT_IRQ_PRIORITY,
    7c60:	4622      	mov	r2, r4
    7c62:	2102      	movs	r1, #2
    7c64:	200a      	movs	r0, #10
    7c66:	f7fc fa27 	bl	40b8 <z_arm_irq_priority_set>
	irq_enable(RADIO_IRQn);
    7c6a:	2001      	movs	r0, #1
    7c6c:	f7fc f9f4 	bl	4058 <arch_irq_enable>
	irq_enable(ESB_EVT_IRQ);
    7c70:	2014      	movs	r0, #20
    7c72:	f7fc f9f1 	bl	4058 <arch_irq_enable>
	irq_enable(ESB_TIMER_IRQ);
    7c76:	200a      	movs	r0, #10
    7c78:	f7fc f9ee 	bl	4058 <arch_irq_enable>
	esb_state = ESB_STATE_IDLE;
    7c7c:	4b1e      	ldr	r3, [pc, #120]	; (7cf8 <__kernel_ram_size+0x190>)
    7c7e:	701c      	strb	r4, [r3, #0]
	esb_initialized = true;
    7c80:	2301      	movs	r3, #1
    7c82:	702b      	strb	r3, [r5, #0]
	return 0;
    7c84:	e7d1      	b.n	7c2a <__kernel_ram_size+0xc2>
		return -EINVAL;
    7c86:	f06f 0415 	mvn.w	r4, #21
    7c8a:	e7ce      	b.n	7c2a <__kernel_ram_size+0xc2>
    7c8c:	20001fe3 	.word	0x20001fe3
    7c90:	20001960 	.word	0x20001960
    7c94:	20001964 	.word	0x20001964
    7c98:	20001880 	.word	0x20001880
    7c9c:	20001cee 	.word	0x20001cee
    7ca0:	20001f96 	.word	0x20001f96
    7ca4:	2000186c 	.word	0x2000186c
    7ca8:	00007435 	.word	0x00007435
    7cac:	40001000 	.word	0x40001000
    7cb0:	000073f5 	.word	0x000073f5
    7cb4:	00011021 	.word	0x00011021
    7cb8:	20001e6e 	.word	0x20001e6e
    7cbc:	20001930 	.word	0x20001930
    7cc0:	23c343e7 	.word	0x23c343e7
    7cc4:	13e363a3 	.word	0x13e363a3
    7cc8:	20001d46 	.word	0x20001d46
    7ccc:	20001904 	.word	0x20001904
    7cd0:	200018a4 	.word	0x200018a4
    7cd4:	20001884 	.word	0x20001884
    7cd8:	200000e4 	.word	0x200000e4
    7cdc:	000071e5 	.word	0x000071e5
    7ce0:	0bad0000 	.word	0x0bad0000
    7ce4:	0000fe26 	.word	0x0000fe26
    7ce8:	0000e898 	.word	0x0000e898
    7cec:	0000fdd7 	.word	0x0000fdd7
    7cf0:	0000fe00 	.word	0x0000fe00
    7cf4:	200000a0 	.word	0x200000a0
    7cf8:	20001fe2 	.word	0x20001fe2

00007cfc <esb_write_payload>:

	return 0;
}

int esb_write_payload(const struct esb_payload *payload)
{
    7cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (!esb_initialized) {
    7d00:	4b4a      	ldr	r3, [pc, #296]	; (7e2c <esb_write_payload+0x130>)
    7d02:	781b      	ldrb	r3, [r3, #0]
{
    7d04:	4604      	mov	r4, r0
	if (!esb_initialized) {
    7d06:	2b00      	cmp	r3, #0
    7d08:	f000 8083 	beq.w	7e12 <esb_write_payload+0x116>
		return -EACCES;
	}

	if (payload == NULL) {
    7d0c:	2800      	cmp	r0, #0
    7d0e:	f000 8089 	beq.w	7e24 <esb_write_payload+0x128>
		return -EINVAL;
	}

	if ((payload->length == 0) || (payload->length > CONFIG_ESB_MAX_PAYLOAD_LENGTH) ||
    7d12:	7803      	ldrb	r3, [r0, #0]
    7d14:	1e5a      	subs	r2, r3, #1
    7d16:	2a1f      	cmp	r2, #31
    7d18:	d87e      	bhi.n	7e18 <esb_write_payload+0x11c>
	    ((esb_cfg.protocol == ESB_PROTOCOL_ESB) &&
    7d1a:	4f45      	ldr	r7, [pc, #276]	; (7e30 <esb_write_payload+0x134>)
	if ((payload->length == 0) || (payload->length > CONFIG_ESB_MAX_PAYLOAD_LENGTH) ||
    7d1c:	783a      	ldrb	r2, [r7, #0]
    7d1e:	b912      	cbnz	r2, 7d26 <esb_write_payload+0x2a>
	    ((esb_cfg.protocol == ESB_PROTOCOL_ESB) &&
    7d20:	7c7a      	ldrb	r2, [r7, #17]
    7d22:	429a      	cmp	r2, r3
    7d24:	d378      	bcc.n	7e18 <esb_write_payload+0x11c>
	     (payload->length > esb_cfg.payload_length))) {
		return -EMSGSIZE;
	}

	if (tx_fifo.count >= CONFIG_ESB_TX_FIFO_SIZE) {
    7d26:	4d43      	ldr	r5, [pc, #268]	; (7e34 <esb_write_payload+0x138>)
    7d28:	6aab      	ldr	r3, [r5, #40]	; 0x28
    7d2a:	2b07      	cmp	r3, #7
    7d2c:	d877      	bhi.n	7e1e <esb_write_payload+0x122>
		return -ENOMEM;
	}

	if (payload->pipe >= CONFIG_ESB_PIPE_COUNT) {
    7d2e:	7863      	ldrb	r3, [r4, #1]
    7d30:	2b07      	cmp	r3, #7
    7d32:	d877      	bhi.n	7e24 <esb_write_payload+0x128>
	__asm__ volatile(
    7d34:	f04f 0340 	mov.w	r3, #64	; 0x40
    7d38:	f3ef 8811 	mrs	r8, BASEPRI
    7d3c:	f383 8812 	msr	BASEPRI_MAX, r3
    7d40:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	unsigned int key = irq_lock();

	if (esb_cfg.mode == ESB_MODE_PTX) {
    7d44:	787b      	ldrb	r3, [r7, #1]
    7d46:	b9eb      	cbnz	r3, 7d84 <esb_write_payload+0x88>
		memcpy(tx_fifo.payload[tx_fifo.back], payload, sizeof(struct esb_payload));
    7d48:	6a2b      	ldr	r3, [r5, #32]
    7d4a:	2225      	movs	r2, #37	; 0x25
    7d4c:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    7d50:	4621      	mov	r1, r4
    7d52:	f005 fc15 	bl	d580 <memcpy>

		pids[payload->pipe] = (pids[payload->pipe] + 1) % (PID_MAX + 1);
    7d56:	7861      	ldrb	r1, [r4, #1]
    7d58:	4a37      	ldr	r2, [pc, #220]	; (7e38 <esb_write_payload+0x13c>)
    7d5a:	5c53      	ldrb	r3, [r2, r1]
    7d5c:	3301      	adds	r3, #1
    7d5e:	f003 0303 	and.w	r3, r3, #3
    7d62:	5453      	strb	r3, [r2, r1]
		tx_fifo.payload[tx_fifo.back]->pid = pids[payload->pipe];
    7d64:	6a2b      	ldr	r3, [r5, #32]
    7d66:	7861      	ldrb	r1, [r4, #1]
    7d68:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    7d6c:	5c52      	ldrb	r2, [r2, r1]
    7d6e:	711a      	strb	r2, [r3, #4]

		if (++tx_fifo.back >= CONFIG_ESB_TX_FIFO_SIZE) {
    7d70:	6a2b      	ldr	r3, [r5, #32]
    7d72:	3301      	adds	r3, #1
			tx_fifo.back = 0;
    7d74:	2b08      	cmp	r3, #8
    7d76:	bf28      	it	cs
    7d78:	2300      	movcs	r3, #0
    7d7a:	622b      	str	r3, [r5, #32]
				while (pl->p_next != 0) {
					pl = (struct payload_wrap *)pl->p_next;
				}
				pl->p_next = (struct payload_wrap *)new_ack_payload;
			}
			tx_fifo.count++;
    7d7c:	6aab      	ldr	r3, [r5, #40]	; 0x28
    7d7e:	3301      	adds	r3, #1
    7d80:	62ab      	str	r3, [r5, #40]	; 0x28
    7d82:	e02d      	b.n	7de0 <esb_write_payload+0xe4>
    7d84:	4a2d      	ldr	r2, [pc, #180]	; (7e3c <esb_write_payload+0x140>)
	for (int i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7d86:	2300      	movs	r3, #0
    7d88:	4692      	mov	sl, r2
		if (!ack_pl_wrap[i].in_use) {
    7d8a:	7911      	ldrb	r1, [r2, #4]
    7d8c:	bb19      	cbnz	r1, 7dd6 <esb_write_payload+0xda>
			return &ack_pl_wrap[i];
    7d8e:	220c      	movs	r2, #12
    7d90:	fb02 f603 	mul.w	r6, r2, r3
    7d94:	eb0a 0906 	add.w	r9, sl, r6
			new_ack_payload->in_use = true;
    7d98:	2301      	movs	r3, #1
			new_ack_payload->p_next = 0;
    7d9a:	f8c9 1008 	str.w	r1, [r9, #8]
			memcpy(new_ack_payload->p_payload, payload, sizeof(struct esb_payload));
    7d9e:	2225      	movs	r2, #37	; 0x25
    7da0:	4621      	mov	r1, r4
    7da2:	f85a 0006 	ldr.w	r0, [sl, r6]
			new_ack_payload->in_use = true;
    7da6:	f889 3004 	strb.w	r3, [r9, #4]
			memcpy(new_ack_payload->p_payload, payload, sizeof(struct esb_payload));
    7daa:	f005 fbe9 	bl	d580 <memcpy>
			pids[payload->pipe] = (pids[payload->pipe] + 1) % (PID_MAX + 1);
    7dae:	7861      	ldrb	r1, [r4, #1]
    7db0:	4a21      	ldr	r2, [pc, #132]	; (7e38 <esb_write_payload+0x13c>)
    7db2:	5c53      	ldrb	r3, [r2, r1]
    7db4:	3301      	adds	r3, #1
    7db6:	f003 0303 	and.w	r3, r3, #3
    7dba:	5453      	strb	r3, [r2, r1]
			new_ack_payload->p_payload->pid = pids[payload->pipe];
    7dbc:	7861      	ldrb	r1, [r4, #1]
    7dbe:	f85a 3006 	ldr.w	r3, [sl, r6]
    7dc2:	5c52      	ldrb	r2, [r2, r1]
    7dc4:	711a      	strb	r2, [r3, #4]
			if (ack_pl_wrap_pipe[payload->pipe] == 0) {
    7dc6:	7861      	ldrb	r1, [r4, #1]
    7dc8:	4a1d      	ldr	r2, [pc, #116]	; (7e40 <esb_write_payload+0x144>)
    7dca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    7dce:	b993      	cbnz	r3, 7df6 <esb_write_payload+0xfa>
				ack_pl_wrap_pipe[payload->pipe] = new_ack_payload;
    7dd0:	f842 9021 	str.w	r9, [r2, r1, lsl #2]
    7dd4:	e7d2      	b.n	7d7c <esb_write_payload+0x80>
	for (int i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    7dd6:	3301      	adds	r3, #1
    7dd8:	2b08      	cmp	r3, #8
    7dda:	f102 020c 	add.w	r2, r2, #12
    7dde:	d1d4      	bne.n	7d8a <esb_write_payload+0x8e>
	__asm__ volatile(
    7de0:	f388 8811 	msr	BASEPRI, r8
    7de4:	f3bf 8f6f 	isb	sy
		}
	}

	irq_unlock(key);

	if (esb_cfg.mode == ESB_MODE_PTX &&
    7de8:	787b      	ldrb	r3, [r7, #1]
    7dea:	7c3a      	ldrb	r2, [r7, #16]
    7dec:	4313      	orrs	r3, r2
    7dee:	d009      	beq.n	7e04 <esb_write_payload+0x108>
	    esb_cfg.tx_mode == ESB_TXMODE_AUTO &&
	    esb_state == ESB_STATE_IDLE) {
		start_tx_transaction();
	}

	return 0;
    7df0:	2000      	movs	r0, #0
}
    7df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				while (pl->p_next != 0) {
    7df6:	461a      	mov	r2, r3
    7df8:	689b      	ldr	r3, [r3, #8]
    7dfa:	2b00      	cmp	r3, #0
    7dfc:	d1fb      	bne.n	7df6 <esb_write_payload+0xfa>
				pl->p_next = (struct payload_wrap *)new_ack_payload;
    7dfe:	f8c2 9008 	str.w	r9, [r2, #8]
    7e02:	e7bb      	b.n	7d7c <esb_write_payload+0x80>
	    esb_state == ESB_STATE_IDLE) {
    7e04:	4b0f      	ldr	r3, [pc, #60]	; (7e44 <esb_write_payload+0x148>)
    7e06:	781b      	ldrb	r3, [r3, #0]
	    esb_cfg.tx_mode == ESB_TXMODE_AUTO &&
    7e08:	2b00      	cmp	r3, #0
    7e0a:	d1f1      	bne.n	7df0 <esb_write_payload+0xf4>
		start_tx_transaction();
    7e0c:	f7ff fb56 	bl	74bc <start_tx_transaction>
    7e10:	e7ee      	b.n	7df0 <esb_write_payload+0xf4>
		return -EACCES;
    7e12:	f06f 000c 	mvn.w	r0, #12
    7e16:	e7ec      	b.n	7df2 <esb_write_payload+0xf6>
		return -EMSGSIZE;
    7e18:	f06f 0079 	mvn.w	r0, #121	; 0x79
    7e1c:	e7e9      	b.n	7df2 <esb_write_payload+0xf6>
		return -ENOMEM;
    7e1e:	f06f 000b 	mvn.w	r0, #11
    7e22:	e7e6      	b.n	7df2 <esb_write_payload+0xf6>
		return -EINVAL;
    7e24:	f06f 0015 	mvn.w	r0, #21
    7e28:	e7e3      	b.n	7df2 <esb_write_payload+0xf6>
    7e2a:	bf00      	nop
    7e2c:	20001fe3 	.word	0x20001fe3
    7e30:	20001964 	.word	0x20001964
    7e34:	20001930 	.word	0x20001930
    7e38:	20001f96 	.word	0x20001f96
    7e3c:	200018a4 	.word	0x200018a4
    7e40:	20001884 	.word	0x20001884
    7e44:	20001fe2 	.word	0x20001fe2

00007e48 <esb_read_rx_payload>:

int esb_read_rx_payload(struct esb_payload *payload)
{
    7e48:	b538      	push	{r3, r4, r5, lr}
	if (!esb_initialized) {
    7e4a:	4b25      	ldr	r3, [pc, #148]	; (7ee0 <esb_read_rx_payload+0x98>)
    7e4c:	781b      	ldrb	r3, [r3, #0]
    7e4e:	2b00      	cmp	r3, #0
    7e50:	d03d      	beq.n	7ece <esb_read_rx_payload+0x86>
		return -EACCES;
	}
	if (payload == NULL) {
    7e52:	2800      	cmp	r0, #0
    7e54:	d03e      	beq.n	7ed4 <esb_read_rx_payload+0x8c>
		return -EINVAL;
	}

	if (rx_fifo.count == 0) {
    7e56:	4c23      	ldr	r4, [pc, #140]	; (7ee4 <esb_read_rx_payload+0x9c>)
    7e58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7e5a:	2b00      	cmp	r3, #0
    7e5c:	d03d      	beq.n	7eda <esb_read_rx_payload+0x92>
	__asm__ volatile(
    7e5e:	f04f 0340 	mov.w	r3, #64	; 0x40
    7e62:	f3ef 8511 	mrs	r5, BASEPRI
    7e66:	f383 8812 	msr	BASEPRI_MAX, r3
    7e6a:	f3bf 8f6f 	isb	sy
		return -ENODATA;
	}

	unsigned int key = irq_lock();

	payload->length = rx_fifo.payload[rx_fifo.front]->length;
    7e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e70:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    7e74:	781a      	ldrb	r2, [r3, #0]
    7e76:	7002      	strb	r2, [r0, #0]
	payload->pipe = rx_fifo.payload[rx_fifo.front]->pipe;
    7e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e7a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    7e7e:	785b      	ldrb	r3, [r3, #1]
    7e80:	7043      	strb	r3, [r0, #1]
	payload->rssi = rx_fifo.payload[rx_fifo.front]->rssi;
    7e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e84:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    7e88:	f993 3002 	ldrsb.w	r3, [r3, #2]
    7e8c:	7083      	strb	r3, [r0, #2]
	payload->pid = rx_fifo.payload[rx_fifo.front]->pid;
    7e8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e90:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    7e94:	791b      	ldrb	r3, [r3, #4]
    7e96:	7103      	strb	r3, [r0, #4]
	payload->noack = rx_fifo.payload[rx_fifo.front]->noack;
    7e98:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e9a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    7e9e:	78db      	ldrb	r3, [r3, #3]
    7ea0:	70c3      	strb	r3, [r0, #3]
	memcpy(payload->data, rx_fifo.payload[rx_fifo.front]->data,
    7ea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7ea4:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    7ea8:	3005      	adds	r0, #5
    7eaa:	3105      	adds	r1, #5
    7eac:	f005 fb68 	bl	d580 <memcpy>
	       payload->length);

	if (++rx_fifo.front >= CONFIG_ESB_RX_FIFO_SIZE) {
    7eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7eb2:	3301      	adds	r3, #1
		rx_fifo.front = 0;
    7eb4:	2b08      	cmp	r3, #8
    7eb6:	bf28      	it	cs
    7eb8:	2300      	movcs	r3, #0
    7eba:	6263      	str	r3, [r4, #36]	; 0x24
	}

	rx_fifo.count--;
    7ebc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7ebe:	3b01      	subs	r3, #1
    7ec0:	62a3      	str	r3, [r4, #40]	; 0x28
	__asm__ volatile(
    7ec2:	f385 8811 	msr	BASEPRI, r5
    7ec6:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	return 0;
    7eca:	2000      	movs	r0, #0
}
    7ecc:	bd38      	pop	{r3, r4, r5, pc}
		return -EACCES;
    7ece:	f06f 000c 	mvn.w	r0, #12
    7ed2:	e7fb      	b.n	7ecc <esb_read_rx_payload+0x84>
		return -EINVAL;
    7ed4:	f06f 0015 	mvn.w	r0, #21
    7ed8:	e7f8      	b.n	7ecc <esb_read_rx_payload+0x84>
		return -ENODATA;
    7eda:	f06f 003c 	mvn.w	r0, #60	; 0x3c
    7ede:	e7f5      	b.n	7ecc <esb_read_rx_payload+0x84>
    7ee0:	20001fe3 	.word	0x20001fe3
    7ee4:	20001904 	.word	0x20001904

00007ee8 <esb_flush_tx>:
	return 0;
}

int esb_flush_tx(void)
{
	if (!esb_initialized) {
    7ee8:	4b0b      	ldr	r3, [pc, #44]	; (7f18 <esb_flush_tx+0x30>)
    7eea:	781b      	ldrb	r3, [r3, #0]
    7eec:	b18b      	cbz	r3, 7f12 <esb_flush_tx+0x2a>
	__asm__ volatile(
    7eee:	f04f 0340 	mov.w	r3, #64	; 0x40
    7ef2:	f3ef 8211 	mrs	r2, BASEPRI
    7ef6:	f383 8812 	msr	BASEPRI_MAX, r3
    7efa:	f3bf 8f6f 	isb	sy
		return -EACCES;
	}

	unsigned int key = irq_lock();

	tx_fifo.count = 0;
    7efe:	4b07      	ldr	r3, [pc, #28]	; (7f1c <esb_flush_tx+0x34>)
    7f00:	2000      	movs	r0, #0
    7f02:	6298      	str	r0, [r3, #40]	; 0x28
	tx_fifo.back = 0;
	tx_fifo.front = 0;
    7f04:	e9c3 0008 	strd	r0, r0, [r3, #32]
	__asm__ volatile(
    7f08:	f382 8811 	msr	BASEPRI, r2
    7f0c:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	return 0;
    7f10:	4770      	bx	lr
		return -EACCES;
    7f12:	f06f 000c 	mvn.w	r0, #12
}
    7f16:	4770      	bx	lr
    7f18:	20001fe3 	.word	0x20001fe3
    7f1c:	20001930 	.word	0x20001930

00007f20 <esb_set_base_address_0>:

	return 0;
}

int esb_set_base_address_0(const uint8_t *addr)
{
    7f20:	b510      	push	{r4, lr}
	if (esb_state != ESB_STATE_IDLE) {
    7f22:	4b0d      	ldr	r3, [pc, #52]	; (7f58 <esb_set_base_address_0+0x38>)
    7f24:	781b      	ldrb	r3, [r3, #0]
{
    7f26:	4601      	mov	r1, r0
	if (esb_state != ESB_STATE_IDLE) {
    7f28:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    7f2c:	b96b      	cbnz	r3, 7f4a <esb_set_base_address_0+0x2a>
		return -EBUSY;
	}
	if (addr == NULL) {
    7f2e:	b178      	cbz	r0, 7f50 <esb_set_base_address_0+0x30>
		return -EINVAL;
	}

	memcpy(esb_addr.base_addr_p0, addr, sizeof(esb_addr.base_addr_p0));
    7f30:	2204      	movs	r2, #4
    7f32:	480a      	ldr	r0, [pc, #40]	; (7f5c <esb_set_base_address_0+0x3c>)
    7f34:	f005 fb24 	bl	d580 <memcpy>
	return __REV(bytewise_bit_swap(addr));
    7f38:	4808      	ldr	r0, [pc, #32]	; (7f5c <esb_set_base_address_0+0x3c>)
    7f3a:	f005 fdca 	bl	dad2 <bytewise_bit_swap>
    p_reg->BASE0 = address;
    7f3e:	4b08      	ldr	r3, [pc, #32]	; (7f60 <esb_set_base_address_0+0x40>)
  return __builtin_bswap32(value);
    7f40:	ba00      	rev	r0, r0
    7f42:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c

	update_radio_addresses(ADDR_UPDATE_MASK_BASE0);

	return 0;
    7f46:	4620      	mov	r0, r4
}
    7f48:	bd10      	pop	{r4, pc}
		return -EBUSY;
    7f4a:	f06f 000f 	mvn.w	r0, #15
    7f4e:	e7fb      	b.n	7f48 <esb_set_base_address_0+0x28>
		return -EINVAL;
    7f50:	f06f 0015 	mvn.w	r0, #21
    7f54:	e7f8      	b.n	7f48 <esb_set_base_address_0+0x28>
    7f56:	bf00      	nop
    7f58:	20001fe2 	.word	0x20001fe2
    7f5c:	200000d0 	.word	0x200000d0
    7f60:	40001000 	.word	0x40001000

00007f64 <esb_set_base_address_1>:

int esb_set_base_address_1(const uint8_t *addr)
{
    7f64:	b510      	push	{r4, lr}
	if (esb_state != ESB_STATE_IDLE) {
    7f66:	4b0d      	ldr	r3, [pc, #52]	; (7f9c <esb_set_base_address_1+0x38>)
    7f68:	781b      	ldrb	r3, [r3, #0]
{
    7f6a:	4601      	mov	r1, r0
	if (esb_state != ESB_STATE_IDLE) {
    7f6c:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    7f70:	b96b      	cbnz	r3, 7f8e <esb_set_base_address_1+0x2a>
		return -EBUSY;
	}
	if (addr == NULL) {
    7f72:	b178      	cbz	r0, 7f94 <esb_set_base_address_1+0x30>
		return -EINVAL;
	}

	memcpy(esb_addr.base_addr_p1, addr, sizeof(esb_addr.base_addr_p1));
    7f74:	2204      	movs	r2, #4
    7f76:	480a      	ldr	r0, [pc, #40]	; (7fa0 <esb_set_base_address_1+0x3c>)
    7f78:	f005 fb02 	bl	d580 <memcpy>
	return __REV(bytewise_bit_swap(addr));
    7f7c:	4808      	ldr	r0, [pc, #32]	; (7fa0 <esb_set_base_address_1+0x3c>)
    7f7e:	f005 fda8 	bl	dad2 <bytewise_bit_swap>
    p_reg->BASE1 = address;
    7f82:	4b08      	ldr	r3, [pc, #32]	; (7fa4 <esb_set_base_address_1+0x40>)
    7f84:	ba00      	rev	r0, r0
    7f86:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520

	update_radio_addresses(ADDR_UPDATE_MASK_BASE1);

	return 0;
    7f8a:	4620      	mov	r0, r4
}
    7f8c:	bd10      	pop	{r4, pc}
		return -EBUSY;
    7f8e:	f06f 000f 	mvn.w	r0, #15
    7f92:	e7fb      	b.n	7f8c <esb_set_base_address_1+0x28>
		return -EINVAL;
    7f94:	f06f 0015 	mvn.w	r0, #21
    7f98:	e7f8      	b.n	7f8c <esb_set_base_address_1+0x28>
    7f9a:	bf00      	nop
    7f9c:	20001fe2 	.word	0x20001fe2
    7fa0:	200000d4 	.word	0x200000d4
    7fa4:	40001000 	.word	0x40001000

00007fa8 <esb_set_prefixes>:

int esb_set_prefixes(const uint8_t *prefixes, uint8_t num_pipes)
{
    7fa8:	b538      	push	{r3, r4, r5, lr}
	if (esb_state != ESB_STATE_IDLE) {
    7faa:	4b0f      	ldr	r3, [pc, #60]	; (7fe8 <esb_set_prefixes+0x40>)
    7fac:	781b      	ldrb	r3, [r3, #0]
{
    7fae:	460c      	mov	r4, r1
	if (esb_state != ESB_STATE_IDLE) {
    7fb0:	f003 05ff 	and.w	r5, r3, #255	; 0xff
    7fb4:	b993      	cbnz	r3, 7fdc <esb_set_prefixes+0x34>
		return -EBUSY;
	}
	if (prefixes == NULL) {
    7fb6:	b1a0      	cbz	r0, 7fe2 <esb_set_prefixes+0x3a>
		return -EINVAL;
	}
	if (!(num_pipes <= CONFIG_ESB_PIPE_COUNT)) {
    7fb8:	2908      	cmp	r1, #8
    7fba:	d812      	bhi.n	7fe2 <esb_set_prefixes+0x3a>
		return -EINVAL;
	}

	memcpy(esb_addr.pipe_prefixes, prefixes, num_pipes);
    7fbc:	460a      	mov	r2, r1
    7fbe:	4601      	mov	r1, r0
    7fc0:	480a      	ldr	r0, [pc, #40]	; (7fec <esb_set_prefixes+0x44>)
    7fc2:	f005 fadd 	bl	d580 <memcpy>

	esb_addr.num_pipes = num_pipes;
    7fc6:	4a0a      	ldr	r2, [pc, #40]	; (7ff0 <esb_set_prefixes+0x48>)
	esb_addr.rx_pipes_enabled = BIT_MASK_UINT_8(num_pipes);
    7fc8:	23ff      	movs	r3, #255	; 0xff
	esb_addr.num_pipes = num_pipes;
    7fca:	7414      	strb	r4, [r2, #16]
	esb_addr.rx_pipes_enabled = BIT_MASK_UINT_8(num_pipes);
    7fcc:	f1c4 0408 	rsb	r4, r4, #8
    7fd0:	4123      	asrs	r3, r4
    7fd2:	7493      	strb	r3, [r2, #18]
	if ((update_mask & ADDR_UPDATE_MASK_PREFIX) != 0) {
    7fd4:	f7ff f964 	bl	72a0 <update_radio_addresses.part.0>

	update_radio_addresses(ADDR_UPDATE_MASK_PREFIX);

	return 0;
    7fd8:	4628      	mov	r0, r5
}
    7fda:	bd38      	pop	{r3, r4, r5, pc}
		return -EBUSY;
    7fdc:	f06f 000f 	mvn.w	r0, #15
    7fe0:	e7fb      	b.n	7fda <esb_set_prefixes+0x32>
		return -EINVAL;
    7fe2:	f06f 0015 	mvn.w	r0, #21
    7fe6:	e7f8      	b.n	7fda <esb_set_prefixes+0x32>
    7fe8:	20001fe2 	.word	0x20001fe2
    7fec:	200000d8 	.word	0x200000d8
    7ff0:	200000d0 	.word	0x200000d0

00007ff4 <esb_ppi_for_fem_set>:
{
	uint32_t egu_event = nrf_egu_event_address_get(ESB_EGU, ESB_EGU_EVENT);
	uint32_t timer_task = nrf_timer_task_address_get(ESB_NRF_TIMER_INSTANCE,
							 NRF_TIMER_TASK_START);

	nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, egu_event, timer_task);
    7ff4:	4b09      	ldr	r3, [pc, #36]	; (801c <CONFIG_PM_SRAM_SIZE+0x1c>)
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    7ff6:	490a      	ldr	r1, [pc, #40]	; (8020 <CONFIG_PM_SRAM_SIZE+0x20>)
    7ff8:	781a      	ldrb	r2, [r3, #0]
    7ffa:	00d3      	lsls	r3, r2, #3
    7ffc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8000:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    8004:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8008:	4906      	ldr	r1, [pc, #24]	; (8024 <CONFIG_PM_SRAM_SIZE+0x24>)
    800a:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->CHENSET = PPI_CHENSET_CH0_Set << ((uint32_t) channel);
    800e:	2301      	movs	r3, #1
    8010:	4093      	lsls	r3, r2
    8012:	4a05      	ldr	r2, [pc, #20]	; (8028 <CONFIG_PM_SRAM_SIZE+0x28>)
    8014:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	nrf_ppi_channel_enable(NRF_PPI, egu_timer_start);
}
    8018:	4770      	bx	lr
    801a:	bf00      	nop
    801c:	20001fe6 	.word	0x20001fe6
    8020:	40014118 	.word	0x40014118
    8024:	4000a000 	.word	0x4000a000
    8028:	4001f000 	.word	0x4001f000

0000802c <esb_ppi_for_fem_clear>:

void esb_ppi_for_fem_clear(void)
{
	nrf_ppi_channel_disable(NRF_PPI, egu_timer_start);
    802c:	4b08      	ldr	r3, [pc, #32]	; (8050 <esb_ppi_for_fem_clear+0x24>)
    p_reg->CHENCLR = PPI_CHENCLR_CH0_Clear << ((uint32_t) channel);
    802e:	4909      	ldr	r1, [pc, #36]	; (8054 <esb_ppi_for_fem_clear+0x28>)
    8030:	781b      	ldrb	r3, [r3, #0]
    8032:	2201      	movs	r2, #1
    8034:	409a      	lsls	r2, r3
    8036:	00db      	lsls	r3, r3, #3
    8038:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    803c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    8040:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    8044:	2200      	movs	r2, #0
    8046:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    804a:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, 0, 0);
}
    804e:	4770      	bx	lr
    8050:	20001fe6 	.word	0x20001fe6
    8054:	4001f000 	.word	0x4001f000

00008058 <esb_ppi_for_txrx_set>:

void esb_ppi_for_txrx_set(bool rx, bool timer_start)
{
    8058:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t channels_mask;
	uint32_t egu_event = nrf_egu_event_address_get(ESB_EGU, ESB_EGU_EVENT);
	uint32_t egu_task = nrf_egu_task_address_get(ESB_EGU, ESB_EGU_TASK);
	uint32_t group_disable_task =
			nrf_ppi_task_group_disable_address_get(NRF_PPI, ramp_up_ppi_group);
    805a:	4b2b      	ldr	r3, [pc, #172]	; (8108 <esb_ppi_for_txrx_set+0xb0>)
}

NRF_STATIC_INLINE uint32_t nrf_ppi_task_group_disable_address_get(NRF_PPI_Type const *    p_reg,
                                                                  nrf_ppi_channel_group_t group)
{
    return (uint32_t) &p_reg->TASKS_CHG[(uint32_t) group].DIS;
    805c:	4c2b      	ldr	r4, [pc, #172]	; (810c <esb_ppi_for_txrx_set+0xb4>)
    805e:	781b      	ldrb	r3, [r3, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    8060:	4f2b      	ldr	r7, [pc, #172]	; (8110 <esb_ppi_for_txrx_set+0xb8>)
    return (uint32_t) &p_reg->TASKS_CHG[(uint32_t) group].DIS;
    8062:	00da      	lsls	r2, r3, #3
    8064:	4414      	add	r4, r2
}

NRF_STATIC_INLINE void nrf_egu_event_clear(NRF_EGU_Type * p_reg, nrf_egu_event_t egu_event)
{
    NRFX_ASSERT(p_reg);
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)egu_event)) = 0x0UL;
    8066:	4a2b      	ldr	r2, [pc, #172]	; (8114 <esb_ppi_for_txrx_set+0xbc>)
    8068:	2500      	movs	r5, #0
    806a:	f8c2 5118 	str.w	r5, [r2, #280]	; 0x118
    806e:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
						NRF_RADIO_EVENT_DISABLED);
	uint32_t timer_task = nrf_timer_task_address_get(ESB_NRF_TIMER_INSTANCE,
							 NRF_TIMER_TASK_START);

	nrf_egu_event_clear(ESB_EGU, ESB_EGU_EVENT);
	nrf_ppi_channel_and_fork_endpoint_setup(NRF_PPI, egu_ramp_up, egu_event, radio_en_task,
    8072:	4a29      	ldr	r2, [pc, #164]	; (8118 <esb_ppi_for_txrx_set+0xc0>)
    8074:	7815      	ldrb	r5, [r2, #0]
	uint32_t radio_en_task = nrf_radio_task_address_get(NRF_RADIO,
    8076:	0080      	lsls	r0, r0, #2
    8078:	00ea      	lsls	r2, r5, #3
    return ((uint32_t)p_reg + (uint32_t)task);
    807a:	b2c0      	uxtb	r0, r0
    807c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    8080:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    8084:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    8088:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
    p_reg->CH[(uint32_t) channel].EEP = eep;
    808c:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8090:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    8094:	4a21      	ldr	r2, [pc, #132]	; (811c <esb_ppi_for_txrx_set+0xc4>)
    8096:	f505 7011 	add.w	r0, r5, #580	; 0x244
    809a:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
						group_disable_task);
	nrf_ppi_channel_endpoint_setup(NRF_PPI, disabled_egu, radio_disabled_event, egu_task);
    809e:	4a20      	ldr	r2, [pc, #128]	; (8120 <esb_ppi_for_txrx_set+0xc8>)
    p_reg->CH[(uint32_t) channel].EEP = eep;
    80a0:	4820      	ldr	r0, [pc, #128]	; (8124 <esb_ppi_for_txrx_set+0xcc>)
    80a2:	7816      	ldrb	r6, [r2, #0]
    80a4:	00f2      	lsls	r2, r6, #3
    80a6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    80aa:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000

	channels_mask = BIT(egu_ramp_up) | BIT(disabled_egu);
    80ae:	2401      	movs	r4, #1
    80b0:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    80b4:	f500 3097 	add.w	r0, r0, #77312	; 0x12e00
    80b8:	f500 7084 	add.w	r0, r0, #264	; 0x108
    80bc:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
    80c0:	fa04 f606 	lsl.w	r6, r4, r6
    80c4:	fa04 f005 	lsl.w	r0, r4, r5
    80c8:	4330      	orrs	r0, r6

	if (timer_start) {
    80ca:	b169      	cbz	r1, 80e8 <esb_ppi_for_txrx_set+0x90>
		nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, egu_event, timer_task);
    80cc:	4a16      	ldr	r2, [pc, #88]	; (8128 <esb_ppi_for_txrx_set+0xd0>)
    80ce:	4e17      	ldr	r6, [pc, #92]	; (812c <esb_ppi_for_txrx_set+0xd4>)
    80d0:	7811      	ldrb	r1, [r2, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    80d2:	00ca      	lsls	r2, r1, #3
    80d4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    80d8:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
		channels_mask |= BIT(egu_timer_start);
    80dc:	408c      	lsls	r4, r1
    80de:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
    80e2:	4320      	orrs	r0, r4
    p_reg->CH[(uint32_t) channel].TEP = tep;
    80e4:	f8c2 6514 	str.w	r6, [r2, #1300]	; 0x514
    p_reg->CHG[(uint32_t) channel_group] |= (PPI_CHG_CH0_Included << ((uint32_t) channel));
    80e8:	009b      	lsls	r3, r3, #2
    80ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    80ee:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    80f2:	2201      	movs	r2, #1
    80f4:	f8d3 1800 	ldr.w	r1, [r3, #2048]	; 0x800
    80f8:	40aa      	lsls	r2, r5
    80fa:	430a      	orrs	r2, r1
    80fc:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
    p_reg->CHENSET = mask;
    8100:	4b06      	ldr	r3, [pc, #24]	; (811c <esb_ppi_for_txrx_set+0xc4>)
    8102:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
	}

	nrf_ppi_channel_include_in_group(NRF_PPI, egu_ramp_up, ramp_up_ppi_group);
	nrf_ppi_channels_enable(NRF_PPI, channels_mask);
}
    8106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8108:	20001fe4 	.word	0x20001fe4
    810c:	4001f004 	.word	0x4001f004
    8110:	40014118 	.word	0x40014118
    8114:	40014000 	.word	0x40014000
    8118:	20001fe7 	.word	0x20001fe7
    811c:	4001f000 	.word	0x4001f000
    8120:	20001fe5 	.word	0x20001fe5
    8124:	40001110 	.word	0x40001110
    8128:	20001fe6 	.word	0x20001fe6
    812c:	4000a000 	.word	0x4000a000

00008130 <esb_ppi_for_txrx_clear>:

void esb_ppi_for_txrx_clear(bool rx, bool timer_start)
{
    8130:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t channels_mask = (BIT(egu_ramp_up) | BIT(disabled_egu));
    8132:	4b29      	ldr	r3, [pc, #164]	; (81d8 <esb_ppi_for_txrx_clear+0xa8>)
    8134:	4e29      	ldr	r6, [pc, #164]	; (81dc <esb_ppi_for_txrx_clear+0xac>)
    8136:	7818      	ldrb	r0, [r3, #0]
    8138:	4b29      	ldr	r3, [pc, #164]	; (81e0 <esb_ppi_for_txrx_clear+0xb0>)
    813a:	781a      	ldrb	r2, [r3, #0]
    813c:	2401      	movs	r4, #1
    813e:	fa04 f302 	lsl.w	r3, r4, r2
    8142:	fa04 f500 	lsl.w	r5, r4, r0
    8146:	431d      	orrs	r5, r3

	ARG_UNUSED(rx);

	if (timer_start) {
    8148:	f500 7711 	add.w	r7, r0, #580	; 0x244
    814c:	00c3      	lsls	r3, r0, #3
    814e:	ea4f 0cc2 	mov.w	ip, r2, lsl #3
    8152:	bb19      	cbnz	r1, 819c <esb_ppi_for_txrx_clear+0x6c>
    p_reg->CHENCLR = mask;
    8154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8158:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    815c:	f8c6 5508 	str.w	r5, [r6, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    8160:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8164:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    8168:	f846 1027 	str.w	r1, [r6, r7, lsl #2]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    816c:	f10c 4380 	add.w	r3, ip, #1073741824	; 0x40000000
    8170:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    8174:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8178:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514

	if (timer_start) {
		nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, 0, 0);
	}

	nrf_ppi_channel_remove_from_group(NRF_PPI, egu_ramp_up, ramp_up_ppi_group);
    817c:	4b19      	ldr	r3, [pc, #100]	; (81e4 <esb_ppi_for_txrx_clear+0xb4>)
    p_reg->CHG[(uint32_t) channel_group] &= ~(PPI_CHG_CH0_Included << ((uint32_t) channel));
    817e:	781b      	ldrb	r3, [r3, #0]
    8180:	009b      	lsls	r3, r3, #2
    8182:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8186:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    818a:	2101      	movs	r1, #1
    818c:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
    8190:	4081      	lsls	r1, r0
    8192:	ea22 0201 	bic.w	r2, r2, r1
    8196:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
    819a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		channels_mask |= BIT(egu_timer_start);
    819c:	4a12      	ldr	r2, [pc, #72]	; (81e8 <esb_ppi_for_txrx_clear+0xb8>)
    819e:	7812      	ldrb	r2, [r2, #0]
    81a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    81a4:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    81a8:	4094      	lsls	r4, r2
    p_reg->CH[(uint32_t) channel].EEP = eep;
    81aa:	2100      	movs	r1, #0
    81ac:	432c      	orrs	r4, r5
    p_reg->CHENCLR = mask;
    81ae:	f8c6 4508 	str.w	r4, [r6, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    81b2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    81b6:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    81ba:	f10c 4380 	add.w	r3, ip, #1073741824	; 0x40000000
    81be:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    81c2:	f846 1027 	str.w	r1, [r6, r7, lsl #2]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    81c6:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    81ca:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->CH[(uint32_t) channel].EEP = eep;
    81ce:	00d3      	lsls	r3, r2, #3
    81d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    81d4:	e7cc      	b.n	8170 <esb_ppi_for_txrx_clear+0x40>
    81d6:	bf00      	nop
    81d8:	20001fe7 	.word	0x20001fe7
    81dc:	4001f000 	.word	0x4001f000
    81e0:	20001fe5 	.word	0x20001fe5
    81e4:	20001fe4 	.word	0x20001fe4
    81e8:	20001fe6 	.word	0x20001fe6

000081ec <esb_ppi_for_retransmission_set>:
    81ec:	4b15      	ldr	r3, [pc, #84]	; (8244 <esb_ppi_for_retransmission_set+0x58>)
    81ee:	4916      	ldr	r1, [pc, #88]	; (8248 <esb_ppi_for_retransmission_set+0x5c>)
    81f0:	4816      	ldr	r0, [pc, #88]	; (824c <esb_ppi_for_retransmission_set+0x60>)
    81f2:	2200      	movs	r2, #0
    81f4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    81f8:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118

	uint32_t egu_task = nrf_egu_task_address_get(ESB_EGU, ESB_EGU_TASK);
	uint32_t radio_disabled_event = nrf_radio_event_address_get(NRF_RADIO,
						NRF_RADIO_EVENT_DISABLED);
	nrf_egu_event_clear(ESB_EGU, ESB_EGU_EVENT);
	nrf_ppi_channel_endpoint_setup(NRF_PPI, disabled_egu, radio_disabled_event, egu_task);
    81fc:	4b14      	ldr	r3, [pc, #80]	; (8250 <esb_ppi_for_retransmission_set+0x64>)
    81fe:	781b      	ldrb	r3, [r3, #0]
    8200:	00da      	lsls	r2, r3, #3
    8202:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    8206:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    820a:	f8c2 1510 	str.w	r1, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    820e:	f501 3197 	add.w	r1, r1, #77312	; 0x12e00
    8212:	f501 7184 	add.w	r1, r1, #264	; 0x108
    8216:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514

	nrf_ppi_channel_endpoint_setup(NRF_PPI, timer_compare1_radio_txen,
    821a:	4a0e      	ldr	r2, [pc, #56]	; (8254 <esb_ppi_for_retransmission_set+0x68>)
    821c:	7811      	ldrb	r1, [r2, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    821e:	00ca      	lsls	r2, r1, #3
    8220:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    8224:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    8228:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    822c:	480a      	ldr	r0, [pc, #40]	; (8258 <esb_ppi_for_retransmission_set+0x6c>)
    822e:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
		nrf_timer_event_address_get(ESB_NRF_TIMER_INSTANCE, NRF_TIMER_EVENT_COMPARE1),
		nrf_radio_task_address_get(NRF_RADIO, NRF_RADIO_TASK_TXEN));

	channels_mask = BIT(disabled_egu) | BIT(timer_compare1_radio_txen);
    8232:	2201      	movs	r2, #1
    8234:	fa02 f303 	lsl.w	r3, r2, r3
    8238:	408a      	lsls	r2, r1
    823a:	4313      	orrs	r3, r2
    p_reg->CHENSET = mask;
    823c:	4a07      	ldr	r2, [pc, #28]	; (825c <esb_ppi_for_retransmission_set+0x70>)
    823e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	nrf_ppi_channels_enable(NRF_PPI, channels_mask);
}
    8242:	4770      	bx	lr
    8244:	40014000 	.word	0x40014000
    8248:	40001110 	.word	0x40001110
    824c:	4000a144 	.word	0x4000a144
    8250:	20001fe5 	.word	0x20001fe5
    8254:	20001fe8 	.word	0x20001fe8
    8258:	40001000 	.word	0x40001000
    825c:	4001f000 	.word	0x4001f000

00008260 <esb_ppi_for_retransmission_clear>:

void esb_ppi_for_retransmission_clear(void)
{
	uint32_t channels_mask;

	channels_mask = (BIT(disabled_egu) |
    8260:	4b0f      	ldr	r3, [pc, #60]	; (82a0 <esb_ppi_for_retransmission_clear+0x40>)
    8262:	781a      	ldrb	r2, [r3, #0]
			 BIT(timer_compare1_radio_txen));
    8264:	4b0f      	ldr	r3, [pc, #60]	; (82a4 <esb_ppi_for_retransmission_clear+0x44>)
    8266:	781b      	ldrb	r3, [r3, #0]
	channels_mask = (BIT(disabled_egu) |
    8268:	2101      	movs	r1, #1
    826a:	fa01 f002 	lsl.w	r0, r1, r2
			 BIT(timer_compare1_radio_txen));
    826e:	4099      	lsls	r1, r3
    8270:	00d2      	lsls	r2, r2, #3
    8272:	00db      	lsls	r3, r3, #3
	channels_mask = (BIT(disabled_egu) |
    8274:	4301      	orrs	r1, r0
    p_reg->CHENCLR = mask;
    8276:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    827a:	480b      	ldr	r0, [pc, #44]	; (82a8 <esb_ppi_for_retransmission_clear+0x48>)
    827c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8280:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    8284:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    8288:	f8c0 1508 	str.w	r1, [r0, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    828c:	2100      	movs	r1, #0
    828e:	f8c2 1510 	str.w	r1, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8292:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    p_reg->CH[(uint32_t) channel].EEP = eep;
    8296:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    829a:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514

	nrf_ppi_channels_disable(NRF_PPI, channels_mask);

	nrf_ppi_channel_endpoint_setup(NRF_PPI, disabled_egu, 0, 0);
	nrf_ppi_channel_endpoint_setup(NRF_PPI, timer_compare1_radio_txen, 0, 0);
}
    829e:	4770      	bx	lr
    82a0:	20001fe5 	.word	0x20001fe5
    82a4:	20001fe8 	.word	0x20001fe8
    82a8:	4001f000 	.word	0x4001f000

000082ac <esb_ppi_for_wait_for_ack_set>:

void esb_ppi_for_wait_for_ack_set(void)
{
	uint32_t ppi_channels_mask;

	nrf_ppi_channel_endpoint_setup(NRF_PPI, radio_address_timer_stop,
    82ac:	4b13      	ldr	r3, [pc, #76]	; (82fc <esb_ppi_for_wait_for_ack_set+0x50>)
    p_reg->CH[(uint32_t) channel].EEP = eep;
    82ae:	4914      	ldr	r1, [pc, #80]	; (8300 <esb_ppi_for_wait_for_ack_set+0x54>)
    82b0:	781b      	ldrb	r3, [r3, #0]
    82b2:	4814      	ldr	r0, [pc, #80]	; (8304 <esb_ppi_for_wait_for_ack_set+0x58>)
    82b4:	00da      	lsls	r2, r3, #3
    82b6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    82ba:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    82be:	f8c2 1510 	str.w	r1, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    82c2:	f501 410f 	add.w	r1, r1, #36608	; 0x8f00
    82c6:	310c      	adds	r1, #12
    82c8:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
		nrf_radio_event_address_get(NRF_RADIO, NRF_RADIO_EVENT_ADDRESS),
		nrf_timer_task_address_get(ESB_NRF_TIMER_INSTANCE, NRF_TIMER_TASK_SHUTDOWN));

	nrf_ppi_channel_endpoint_setup(NRF_PPI, timer_compare0_radio_disable,
    82cc:	4a0e      	ldr	r2, [pc, #56]	; (8308 <esb_ppi_for_wait_for_ack_set+0x5c>)
    82ce:	7811      	ldrb	r1, [r2, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    82d0:	00ca      	lsls	r2, r1, #3
    82d2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    82d6:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    82da:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    82de:	f5a0 4011 	sub.w	r0, r0, #37120	; 0x9100
    82e2:	3830      	subs	r0, #48	; 0x30
    82e4:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
		nrf_timer_event_address_get(ESB_NRF_TIMER_INSTANCE, NRF_TIMER_EVENT_COMPARE0),
		nrf_radio_task_address_get(NRF_RADIO, NRF_RADIO_TASK_DISABLE));

	ppi_channels_mask = (BIT(radio_address_timer_stop) |
    82e8:	2201      	movs	r2, #1
    82ea:	fa02 f303 	lsl.w	r3, r2, r3
			     BIT(timer_compare0_radio_disable));
    82ee:	408a      	lsls	r2, r1
	ppi_channels_mask = (BIT(radio_address_timer_stop) |
    82f0:	4313      	orrs	r3, r2
    p_reg->CHENSET = mask;
    82f2:	4a06      	ldr	r2, [pc, #24]	; (830c <esb_ppi_for_wait_for_ack_set+0x60>)
    82f4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	nrf_ppi_channels_enable(NRF_PPI, ppi_channels_mask);
}
    82f8:	4770      	bx	lr
    82fa:	bf00      	nop
    82fc:	20001fea 	.word	0x20001fea
    8300:	40001104 	.word	0x40001104
    8304:	4000a140 	.word	0x4000a140
    8308:	20001fe9 	.word	0x20001fe9
    830c:	4001f000 	.word	0x4001f000

00008310 <esb_ppi_for_wait_for_ack_clear>:

void esb_ppi_for_wait_for_ack_clear(void)
{
	uint32_t ppi_channels_mask;

	ppi_channels_mask = (BIT(radio_address_timer_stop) |
    8310:	4b0f      	ldr	r3, [pc, #60]	; (8350 <esb_ppi_for_wait_for_ack_clear+0x40>)
    8312:	781a      	ldrb	r2, [r3, #0]
			     BIT(timer_compare0_radio_disable));
    8314:	4b0f      	ldr	r3, [pc, #60]	; (8354 <esb_ppi_for_wait_for_ack_clear+0x44>)
    8316:	781b      	ldrb	r3, [r3, #0]
	ppi_channels_mask = (BIT(radio_address_timer_stop) |
    8318:	2101      	movs	r1, #1
    831a:	fa01 f002 	lsl.w	r0, r1, r2
			     BIT(timer_compare0_radio_disable));
    831e:	4099      	lsls	r1, r3
    8320:	00d2      	lsls	r2, r2, #3
    8322:	00db      	lsls	r3, r3, #3
	ppi_channels_mask = (BIT(radio_address_timer_stop) |
    8324:	4301      	orrs	r1, r0
    p_reg->CHENCLR = mask;
    8326:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    832a:	480b      	ldr	r0, [pc, #44]	; (8358 <esb_ppi_for_wait_for_ack_clear+0x48>)
    832c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8330:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    8334:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    8338:	f8c0 1508 	str.w	r1, [r0, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    833c:	2100      	movs	r1, #0
    833e:	f8c2 1510 	str.w	r1, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    8342:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    p_reg->CH[(uint32_t) channel].EEP = eep;
    8346:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    834a:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514

	nrf_ppi_channels_disable(NRF_PPI, ppi_channels_mask);

	nrf_ppi_channel_endpoint_setup(NRF_PPI, radio_address_timer_stop, 0, 0);
	nrf_ppi_channel_endpoint_setup(NRF_PPI, timer_compare0_radio_disable, 0, 0);
}
    834e:	4770      	bx	lr
    8350:	20001fea 	.word	0x20001fea
    8354:	20001fe9 	.word	0x20001fe9
    8358:	4001f000 	.word	0x4001f000

0000835c <esb_ppi_init>:

	nrf_ppi_channel_endpoint_setup(NRF_PPI, radio_end_timer_start, 0, 0);
}

int esb_ppi_init(void)
{
    835c:	b5b0      	push	{r4, r5, r7, lr}
	nrfx_err_t err;

	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    835e:	4829      	ldr	r0, [pc, #164]	; (8404 <esb_ppi_init+0xa8>)
	if (err != NRFX_SUCCESS) {
    8360:	4d29      	ldr	r5, [pc, #164]	; (8408 <esb_ppi_init+0xac>)
{
    8362:	af00      	add	r7, sp, #0
	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    8364:	f001 fb20 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    8368:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    836a:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    836c:	d136      	bne.n	83dc <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&disabled_egu);
    836e:	4827      	ldr	r0, [pc, #156]	; (840c <esb_ppi_init+0xb0>)
    8370:	f001 fb1a 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    8374:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&disabled_egu);
    8376:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    8378:	d130      	bne.n	83dc <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&egu_timer_start);
    837a:	4825      	ldr	r0, [pc, #148]	; (8410 <esb_ppi_init+0xb4>)
    837c:	f001 fb14 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    8380:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&egu_timer_start);
    8382:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    8384:	d12a      	bne.n	83dc <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&radio_address_timer_stop);
    8386:	4823      	ldr	r0, [pc, #140]	; (8414 <esb_ppi_init+0xb8>)
    8388:	f001 fb0e 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    838c:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&radio_address_timer_stop);
    838e:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    8390:	d124      	bne.n	83dc <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&timer_compare0_radio_disable);
    8392:	4821      	ldr	r0, [pc, #132]	; (8418 <esb_ppi_init+0xbc>)
    8394:	f001 fb08 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    8398:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&timer_compare0_radio_disable);
    839a:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    839c:	d11e      	bne.n	83dc <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&timer_compare1_radio_txen);
    839e:	481f      	ldr	r0, [pc, #124]	; (841c <esb_ppi_init+0xc0>)
    83a0:	f001 fb02 	bl	99a8 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    83a4:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&timer_compare1_radio_txen);
    83a6:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    83a8:	d118      	bne.n	83dc <esb_ppi_init+0x80>
		if (err != NRFX_SUCCESS) {
			goto error;
		}
	}

	err = nrfx_ppi_group_alloc(&ramp_up_ppi_group);
    83aa:	481d      	ldr	r0, [pc, #116]	; (8420 <esb_ppi_init+0xc4>)
    83ac:	f001 fb16 	bl	99dc <nrfx_ppi_group_alloc>
	if (err != NRFX_SUCCESS) {
    83b0:	42a0      	cmp	r0, r4
    83b2:	d024      	beq.n	83fe <esb_ppi_init+0xa2>
		LOG_ERR("gppi_group_alloc failed with: %d\n", err);
    83b4:	466c      	mov	r4, sp
    83b6:	b088      	sub	sp, #32
    83b8:	466a      	mov	r2, sp
    83ba:	4b1a      	ldr	r3, [pc, #104]	; (8424 <esb_ppi_init+0xc8>)
    83bc:	e9c2 3005 	strd	r3, r0, [r2, #20]
    83c0:	2303      	movs	r3, #3
    83c2:	f842 3f10 	str.w	r3, [r2, #16]!
    83c6:	4818      	ldr	r0, [pc, #96]	; (8428 <esb_ppi_init+0xcc>)
    83c8:	2300      	movs	r3, #0
    83ca:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    83ce:	f7fa fa0d 	bl	27ec <z_impl_z_log_msg_static_create>
    83d2:	46a5      	mov	sp, r4
		return -ENODEV;
    83d4:	f06f 0012 	mvn.w	r0, #18
	return 0;

error:
	LOG_ERR("gppi_channel_alloc failed with: %d\n", err);
	return -ENODEV;
}
    83d8:	46bd      	mov	sp, r7
    83da:	bdb0      	pop	{r4, r5, r7, pc}
	LOG_ERR("gppi_channel_alloc failed with: %d\n", err);
    83dc:	466d      	mov	r5, sp
    83de:	b088      	sub	sp, #32
    83e0:	466a      	mov	r2, sp
    83e2:	4b12      	ldr	r3, [pc, #72]	; (842c <esb_ppi_init+0xd0>)
    83e4:	e9c2 3405 	strd	r3, r4, [r2, #20]
    83e8:	2303      	movs	r3, #3
    83ea:	f842 3f10 	str.w	r3, [r2, #16]!
    83ee:	480e      	ldr	r0, [pc, #56]	; (8428 <esb_ppi_init+0xcc>)
    83f0:	2300      	movs	r3, #0
    83f2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    83f6:	f7fa f9f9 	bl	27ec <z_impl_z_log_msg_static_create>
    83fa:	46ad      	mov	sp, r5
	return -ENODEV;
    83fc:	e7ea      	b.n	83d4 <esb_ppi_init+0x78>
	return 0;
    83fe:	2000      	movs	r0, #0
    8400:	e7ea      	b.n	83d8 <esb_ppi_init+0x7c>
    8402:	bf00      	nop
    8404:	20001fe7 	.word	0x20001fe7
    8408:	0bad0000 	.word	0x0bad0000
    840c:	20001fe5 	.word	0x20001fe5
    8410:	20001fe6 	.word	0x20001fe6
    8414:	20001fea 	.word	0x20001fea
    8418:	20001fe9 	.word	0x20001fe9
    841c:	20001fe8 	.word	0x20001fe8
    8420:	20001fe4 	.word	0x20001fe4
    8424:	0000fe3f 	.word	0x0000fe3f
    8428:	0000e898 	.word	0x0000e898
    842c:	0000fe61 	.word	0x0000fe61

00008430 <esb_ppi_radio_disabled_get>:

uint32_t esb_ppi_radio_disabled_get(void)
{
	return nrf_radio_event_address_get(NRF_RADIO, NRF_RADIO_EVENT_DISABLED);
}
    8430:	4800      	ldr	r0, [pc, #0]	; (8434 <esb_ppi_radio_disabled_get+0x4>)
    8432:	4770      	bx	lr
    8434:	40001110 	.word	0x40001110

00008438 <esb_ppi_disable_all>:

void esb_ppi_disable_all(void)
{
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    8438:	4b0e      	ldr	r3, [pc, #56]	; (8474 <esb_ppi_disable_all+0x3c>)
				  BIT(disabled_egu) |
				  BIT(egu_timer_start) |
				  BIT(radio_address_timer_stop) |
				  BIT(timer_compare0_radio_disable) |
    843a:	490f      	ldr	r1, [pc, #60]	; (8478 <esb_ppi_disable_all+0x40>)
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    843c:	781b      	ldrb	r3, [r3, #0]
				  BIT(timer_compare0_radio_disable) |
    843e:	7809      	ldrb	r1, [r1, #0]
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    8440:	2201      	movs	r2, #1
				  BIT(timer_compare0_radio_disable) |
    8442:	fa02 f101 	lsl.w	r1, r2, r1
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    8446:	fa02 f303 	lsl.w	r3, r2, r3
				  BIT(radio_address_timer_stop) |
    844a:	430b      	orrs	r3, r1
				  BIT(disabled_egu) |
    844c:	490b      	ldr	r1, [pc, #44]	; (847c <esb_ppi_disable_all+0x44>)
    844e:	7809      	ldrb	r1, [r1, #0]
    8450:	fa02 f101 	lsl.w	r1, r2, r1
				  BIT(radio_address_timer_stop) |
    8454:	430b      	orrs	r3, r1
				  BIT(egu_timer_start) |
    8456:	490a      	ldr	r1, [pc, #40]	; (8480 <esb_ppi_disable_all+0x48>)
    8458:	7809      	ldrb	r1, [r1, #0]
    845a:	fa02 f101 	lsl.w	r1, r2, r1
				  BIT(radio_address_timer_stop) |
    845e:	430b      	orrs	r3, r1
    8460:	4908      	ldr	r1, [pc, #32]	; (8484 <esb_ppi_disable_all+0x4c>)
    8462:	7809      	ldrb	r1, [r1, #0]
    8464:	408a      	lsls	r2, r1
    8466:	4313      	orrs	r3, r2
    p_reg->CHENCLR = mask;
    8468:	4a07      	ldr	r2, [pc, #28]	; (8488 <esb_ppi_disable_all+0x50>)
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    846a:	f043 0301 	orr.w	r3, r3, #1
    846e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
				  BIT(radio_end_timer_start) |
				  (IS_ENABLED(CONFIG_ESB_NEVER_DISABLE_TX) ?
					BIT(timer_compare1_radio_txen) : 0));

	nrf_ppi_channels_disable(NRF_PPI, channels_mask);
}
    8472:	4770      	bx	lr
    8474:	20001fe7 	.word	0x20001fe7
    8478:	20001fe9 	.word	0x20001fe9
    847c:	20001fe5 	.word	0x20001fe5
    8480:	20001fe6 	.word	0x20001fe6
    8484:	20001fea 	.word	0x20001fea
    8488:	4001f000 	.word	0x4001f000

0000848c <esb_ppi_deinit>:

void esb_ppi_deinit(void)
{
    848c:	b538      	push	{r3, r4, r5, lr}
	nrfx_err_t err;

	err = nrfx_ppi_channel_free(egu_ramp_up);
    848e:	4b18      	ldr	r3, [pc, #96]	; (84f0 <esb_ppi_deinit+0x64>)
    8490:	7818      	ldrb	r0, [r3, #0]
    8492:	f001 fa8f 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    8496:	4b17      	ldr	r3, [pc, #92]	; (84f4 <esb_ppi_deinit+0x68>)
    8498:	4298      	cmp	r0, r3
	err = nrfx_ppi_channel_free(egu_ramp_up);
    849a:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    849c:	d127      	bne.n	84ee <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(disabled_egu);
    849e:	4b16      	ldr	r3, [pc, #88]	; (84f8 <esb_ppi_deinit+0x6c>)
    84a0:	7818      	ldrb	r0, [r3, #0]
    84a2:	f001 fa87 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    84a6:	42a0      	cmp	r0, r4
	err = nrfx_ppi_channel_free(disabled_egu);
    84a8:	4605      	mov	r5, r0
	if (err != NRFX_SUCCESS) {
    84aa:	d120      	bne.n	84ee <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(egu_timer_start);
    84ac:	4b13      	ldr	r3, [pc, #76]	; (84fc <esb_ppi_deinit+0x70>)
    84ae:	7818      	ldrb	r0, [r3, #0]
    84b0:	f001 fa80 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    84b4:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_free(egu_timer_start);
    84b6:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    84b8:	d119      	bne.n	84ee <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(radio_address_timer_stop);
    84ba:	4b11      	ldr	r3, [pc, #68]	; (8500 <esb_ppi_deinit+0x74>)
    84bc:	7818      	ldrb	r0, [r3, #0]
    84be:	f001 fa79 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    84c2:	42a0      	cmp	r0, r4
	err = nrfx_ppi_channel_free(radio_address_timer_stop);
    84c4:	4605      	mov	r5, r0
	if (err != NRFX_SUCCESS) {
    84c6:	d112      	bne.n	84ee <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(timer_compare0_radio_disable);
    84c8:	4b0e      	ldr	r3, [pc, #56]	; (8504 <esb_ppi_deinit+0x78>)
    84ca:	7818      	ldrb	r0, [r3, #0]
    84cc:	f001 fa72 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    84d0:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_free(timer_compare0_radio_disable);
    84d2:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    84d4:	d10b      	bne.n	84ee <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(timer_compare1_radio_txen);
    84d6:	4b0c      	ldr	r3, [pc, #48]	; (8508 <esb_ppi_deinit+0x7c>)
    84d8:	7818      	ldrb	r0, [r3, #0]
    84da:	f001 fa6b 	bl	99b4 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    84de:	42a0      	cmp	r0, r4
    84e0:	d105      	bne.n	84ee <esb_ppi_deinit+0x62>
		if (err != NRFX_SUCCESS) {
			goto error;
		}
	}

	err = nrfx_ppi_group_free(ramp_up_ppi_group);
    84e2:	4b0a      	ldr	r3, [pc, #40]	; (850c <esb_ppi_deinit+0x80>)
    84e4:	7818      	ldrb	r0, [r3, #0]
	return;

/* Should not happen. */
error:
	__ASSERT(false, "Failed to free PPI resources");
}
    84e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	err = nrfx_ppi_group_free(ramp_up_ppi_group);
    84ea:	f001 ba7d 	b.w	99e8 <nrfx_ppi_group_free>
}
    84ee:	bd38      	pop	{r3, r4, r5, pc}
    84f0:	20001fe7 	.word	0x20001fe7
    84f4:	0bad0000 	.word	0x0bad0000
    84f8:	20001fe5 	.word	0x20001fe5
    84fc:	20001fe6 	.word	0x20001fe6
    8500:	20001fea 	.word	0x20001fea
    8504:	20001fe9 	.word	0x20001fe9
    8508:	20001fe8 	.word	0x20001fe8
    850c:	20001fe4 	.word	0x20001fe4

00008510 <irq_handler>:
	return err;
}

static void irq_handler(const struct device *gpiob, struct gpio_callback *cb,
			uint32_t pins)
{
    8510:	b510      	push	{r4, lr}
	int err;
	struct pmw3360_data *data = CONTAINER_OF(cb, struct pmw3360_data,
						 irq_gpio_cb);
	const struct device *dev = data->dev;
	const struct pmw3360_config *config = dev->config;
    8512:	f851 3c04 	ldr.w	r3, [r1, #-4]
{
    8516:	b086      	sub	sp, #24
    8518:	460c      	mov	r4, r1

	err = gpio_pin_interrupt_configure_dt(&config->irq_gpio,
    851a:	6858      	ldr	r0, [r3, #4]
    851c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    8520:	f005 faeb 	bl	dafa <gpio_pin_interrupt_configure_dt>
					      GPIO_INT_DISABLE);
	if (unlikely(err)) {
    8524:	b178      	cbz	r0, 8546 <irq_handler+0x36>
		LOG_ERR("Cannot disable IRQ");
    8526:	4b0b      	ldr	r3, [pc, #44]	; (8554 <irq_handler+0x44>)
    8528:	9305      	str	r3, [sp, #20]
    852a:	480b      	ldr	r0, [pc, #44]	; (8558 <irq_handler+0x48>)
    852c:	2302      	movs	r3, #2
    852e:	aa04      	add	r2, sp, #16
    8530:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8534:	9304      	str	r3, [sp, #16]
    8536:	f005 fb65 	bl	dc04 <z_log_msg_static_create.constprop.0>
		k_panic();
    853a:	4040      	eors	r0, r0
    853c:	f380 8811 	msr	BASEPRI, r0
    8540:	f04f 0004 	mov.w	r0, #4
    8544:	df02      	svc	2
	}

	k_work_submit(&data->trigger_handler_work);
    8546:	f104 0014 	add.w	r0, r4, #20
}
    854a:	b006      	add	sp, #24
    854c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_submit(&data->trigger_handler_work);
    8550:	f003 ba62 	b.w	ba18 <k_work_submit>
    8554:	0000fe85 	.word	0x0000fe85
    8558:	0000e8f0 	.word	0x0000e8f0

0000855c <pmw3360_async_init>:

	return err;
}

static void pmw3360_async_init(struct k_work *work)
{
    855c:	b570      	push	{r4, r5, r6, lr}
						 init_work);
	const struct device *dev = data->dev;

	LOG_DBG("PMW3360 async init step %d", data->async_init_step);

	data->err = async_init_fn[data->async_init_step](dev);
    855e:	4b22      	ldr	r3, [pc, #136]	; (85e8 <pmw3360_async_init+0x8c>)
    8560:	f890 2030 	ldrb.w	r2, [r0, #48]	; 0x30
{
    8564:	4604      	mov	r4, r0
	data->err = async_init_fn[data->async_init_step](dev);
    8566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    856a:	f850 0c28 	ldr.w	r0, [r0, #-40]
{
    856e:	b086      	sub	sp, #24
	data->err = async_init_fn[data->async_init_step](dev);
    8570:	4798      	blx	r3
    8572:	4601      	mov	r1, r0
    8574:	6360      	str	r0, [r4, #52]	; 0x34
	if (data->err) {
    8576:	b158      	cbz	r0, 8590 <pmw3360_async_init+0x34>
		LOG_ERR("PMW3360 initialization failed");
    8578:	4b1c      	ldr	r3, [pc, #112]	; (85ec <pmw3360_async_init+0x90>)
    857a:	9305      	str	r3, [sp, #20]
    857c:	2302      	movs	r3, #2
    857e:	9304      	str	r3, [sp, #16]
    8580:	aa04      	add	r2, sp, #16
    8582:	f44f 5182 	mov.w	r1, #4160	; 0x1040
	} else {
		data->async_init_step++;

		if (data->async_init_step == ASYNC_INIT_STEP_COUNT) {
			data->ready = true;
			LOG_INF("PMW3360 initialized");
    8586:	481a      	ldr	r0, [pc, #104]	; (85f0 <pmw3360_async_init+0x94>)
    8588:	f005 fb3c 	bl	dc04 <z_log_msg_static_create.constprop.0>
			k_work_schedule(&data->init_work,
					K_MSEC(async_init_delay[
						data->async_init_step]));
		}
	}
}
    858c:	b006      	add	sp, #24
    858e:	bd70      	pop	{r4, r5, r6, pc}
		data->async_init_step++;
    8590:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    8594:	3301      	adds	r3, #1
    8596:	b2db      	uxtb	r3, r3
		if (data->async_init_step == ASYNC_INIT_STEP_COUNT) {
    8598:	2b05      	cmp	r3, #5
		data->async_init_step++;
    859a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
		if (data->async_init_step == ASYNC_INIT_STEP_COUNT) {
    859e:	d10a      	bne.n	85b6 <pmw3360_async_init+0x5a>
			data->ready = true;
    85a0:	2301      	movs	r3, #1
    85a2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			LOG_INF("PMW3360 initialized");
    85a6:	4b13      	ldr	r3, [pc, #76]	; (85f4 <pmw3360_async_init+0x98>)
    85a8:	9305      	str	r3, [sp, #20]
    85aa:	2302      	movs	r3, #2
    85ac:	9304      	str	r3, [sp, #16]
    85ae:	aa04      	add	r2, sp, #16
    85b0:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    85b4:	e7e7      	b.n	8586 <pmw3360_async_init+0x2a>
					K_MSEC(async_init_delay[
    85b6:	4a10      	ldr	r2, [pc, #64]	; (85f8 <pmw3360_async_init+0x9c>)
    85b8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    85bc:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    85c0:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    85c4:	f240 30e7 	movw	r0, #999	; 0x3e7
    85c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    85cc:	2300      	movs	r3, #0
    85ce:	fbc5 0106 	smlal	r0, r1, r5, r6
    85d2:	f7f7 fd85 	bl	e0 <__aeabi_uldivmod>
    85d6:	4602      	mov	r2, r0
    85d8:	460b      	mov	r3, r1
			k_work_schedule(&data->init_work,
    85da:	4620      	mov	r0, r4
}
    85dc:	b006      	add	sp, #24
    85de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			k_work_schedule(&data->init_work,
    85e2:	f003 ba81 	b.w	bae8 <k_work_schedule>
    85e6:	bf00      	nop
    85e8:	0000ec04 	.word	0x0000ec04
    85ec:	0000fe98 	.word	0x0000fe98
    85f0:	0000e8f0 	.word	0x0000e8f0
    85f4:	0000feb6 	.word	0x0000feb6
    85f8:	0000ec18 	.word	0x0000ec18

000085fc <trigger_handler>:
{
    85fc:	b570      	push	{r4, r5, r6, lr}
    85fe:	4604      	mov	r4, r0
	const struct device *dev = data->dev;
    8600:	f850 0c18 	ldr.w	r0, [r0, #-24]
{
    8604:	b088      	sub	sp, #32
	const struct pmw3360_config *config = dev->config;
    8606:	6846      	ldr	r6, [r0, #4]
	__asm__ volatile(
    8608:	f04f 0340 	mov.w	r3, #64	; 0x40
    860c:	f3ef 8211 	mrs	r2, BASEPRI
    8610:	f383 8812 	msr	BASEPRI_MAX, r3
    8614:	f3bf 8f6f 	isb	sy
	handler = data->data_ready_handler;
    8618:	f854 3c04 	ldr.w	r3, [r4, #-4]
	__asm__ volatile(
    861c:	f382 8811 	msr	BASEPRI, r2
    8620:	f3bf 8f6f 	isb	sy
	if (!handler) {
    8624:	b193      	cbz	r3, 864c <trigger_handler+0x50>
	struct sensor_trigger trig = {
    8626:	4a18      	ldr	r2, [pc, #96]	; (8688 <trigger_handler+0x8c>)
    8628:	9201      	str	r2, [sp, #4]
	handler(dev, &trig);
    862a:	a901      	add	r1, sp, #4
    862c:	4798      	blx	r3
	__asm__ volatile(
    862e:	f04f 0340 	mov.w	r3, #64	; 0x40
    8632:	f3ef 8511 	mrs	r5, BASEPRI
    8636:	f383 8812 	msr	BASEPRI_MAX, r3
    863a:	f3bf 8f6f 	isb	sy
	if (data->data_ready_handler) {
    863e:	f854 3c04 	ldr.w	r3, [r4, #-4]
    8642:	b92b      	cbnz	r3, 8650 <trigger_handler+0x54>
	__asm__ volatile(
    8644:	f385 8811 	msr	BASEPRI, r5
    8648:	f3bf 8f6f 	isb	sy
}
    864c:	b008      	add	sp, #32
    864e:	bd70      	pop	{r4, r5, r6, pc}
		err = gpio_pin_interrupt_configure_dt(&config->irq_gpio,
    8650:	f04f 6198 	mov.w	r1, #79691776	; 0x4c00000
    8654:	4630      	mov	r0, r6
    8656:	f005 fa50 	bl	dafa <gpio_pin_interrupt_configure_dt>
    865a:	f385 8811 	msr	BASEPRI, r5
    865e:	f3bf 8f6f 	isb	sy
	if (unlikely(err)) {
    8662:	2800      	cmp	r0, #0
    8664:	d0f2      	beq.n	864c <trigger_handler+0x50>
		LOG_ERR("Cannot re-enable IRQ");
    8666:	4b09      	ldr	r3, [pc, #36]	; (868c <trigger_handler+0x90>)
    8668:	9307      	str	r3, [sp, #28]
    866a:	4809      	ldr	r0, [pc, #36]	; (8690 <trigger_handler+0x94>)
    866c:	2302      	movs	r3, #2
    866e:	aa06      	add	r2, sp, #24
    8670:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8674:	9306      	str	r3, [sp, #24]
    8676:	f005 fac5 	bl	dc04 <z_log_msg_static_create.constprop.0>
		k_panic();
    867a:	4040      	eors	r0, r0
    867c:	f380 8811 	msr	BASEPRI, r0
    8680:	f04f 0004 	mov.w	r0, #4
    8684:	df02      	svc	2
    8686:	e7e1      	b.n	864c <trigger_handler+0x50>
    8688:	00390001 	.word	0x00390001
    868c:	0000feca 	.word	0x0000feca
    8690:	0000e8f0 	.word	0x0000e8f0

00008694 <spi_cs_ctrl.isra.0>:
static int spi_cs_ctrl(const struct device *dev, bool enable)
    8694:	b530      	push	{r4, r5, lr}
    8696:	4604      	mov	r4, r0
    8698:	b087      	sub	sp, #28
	if (!enable) {
    869a:	460d      	mov	r5, r1
    869c:	b911      	cbnz	r1, 86a4 <spi_cs_ctrl.isra.0+0x10>
		k_busy_wait(T_NCS_SCLK);
    869e:	2001      	movs	r0, #1
    86a0:	f005 faae 	bl	dc00 <k_busy_wait>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    86a4:	7f23      	ldrb	r3, [r4, #28]
	return gpio_pin_set(spec->port, spec->pin, value);
    86a6:	69a0      	ldr	r0, [r4, #24]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    86a8:	2101      	movs	r1, #1
    86aa:	4099      	lsls	r1, r3
    86ac:	6903      	ldr	r3, [r0, #16]
    86ae:	681b      	ldr	r3, [r3, #0]
    86b0:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    86b2:	bf14      	ite	ne
    86b4:	f085 0301 	eorne.w	r3, r5, #1
    86b8:	462b      	moveq	r3, r5
	if (value != 0)	{
    86ba:	b1ab      	cbz	r3, 86e8 <spi_cs_ctrl.isra.0+0x54>
	return api->port_set_bits_raw(port, pins);
    86bc:	6883      	ldr	r3, [r0, #8]
    86be:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    86c0:	4798      	blx	r3
    86c2:	4604      	mov	r4, r0
	if (err) {
    86c4:	b148      	cbz	r0, 86da <spi_cs_ctrl.isra.0+0x46>
		LOG_ERR("SPI CS ctrl failed");
    86c6:	4b0a      	ldr	r3, [pc, #40]	; (86f0 <spi_cs_ctrl.isra.0+0x5c>)
    86c8:	9305      	str	r3, [sp, #20]
    86ca:	480a      	ldr	r0, [pc, #40]	; (86f4 <spi_cs_ctrl.isra.0+0x60>)
    86cc:	2302      	movs	r3, #2
    86ce:	aa04      	add	r2, sp, #16
    86d0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    86d4:	9304      	str	r3, [sp, #16]
    86d6:	f005 fa95 	bl	dc04 <z_log_msg_static_create.constprop.0>
	if (enable) {
    86da:	b115      	cbz	r5, 86e2 <spi_cs_ctrl.isra.0+0x4e>
		k_busy_wait(T_NCS_SCLK);
    86dc:	2001      	movs	r0, #1
    86de:	f005 fa8f 	bl	dc00 <k_busy_wait>
}
    86e2:	4620      	mov	r0, r4
    86e4:	b007      	add	sp, #28
    86e6:	bd30      	pop	{r4, r5, pc}
    86e8:	6883      	ldr	r3, [r0, #8]
    86ea:	691b      	ldr	r3, [r3, #16]
    86ec:	e7e8      	b.n	86c0 <spi_cs_ctrl.isra.0+0x2c>
    86ee:	bf00      	nop
    86f0:	0000fedf 	.word	0x0000fedf
    86f4:	0000e8f0 	.word	0x0000e8f0

000086f8 <reg_write>:
{
    86f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct pmw3360_config *config = dev->config;
    86fc:	f8d0 9004 	ldr.w	r9, [r0, #4]
	struct pmw3360_data *data = dev->data;
    8700:	6907      	ldr	r7, [r0, #16]
{
    8702:	b08d      	sub	sp, #52	; 0x34
    8704:	4605      	mov	r5, r0
    8706:	460e      	mov	r6, r1
	err = spi_cs_ctrl(dev, true);
    8708:	4648      	mov	r0, r9
    870a:	2101      	movs	r1, #1
{
    870c:	4690      	mov	r8, r2
	err = spi_cs_ctrl(dev, true);
    870e:	f7ff ffc1 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8712:	4604      	mov	r4, r0
    8714:	b9e8      	cbnz	r0, 8752 <reg_write+0x5a>
	const struct spi_buf tx_buf = {
    8716:	ab01      	add	r3, sp, #4
	uint8_t buf[] = {
    8718:	f066 067f 	orn	r6, r6, #127	; 0x7f
	const struct spi_buf tx_buf = {
    871c:	9302      	str	r3, [sp, #8]
	const struct spi_buf_set tx = {
    871e:	ab02      	add	r3, sp, #8
	uint8_t buf[] = {
    8720:	f88d 6004 	strb.w	r6, [sp, #4]
	const struct spi_buf_set tx = {
    8724:	9304      	str	r3, [sp, #16]
	const struct spi_buf tx_buf = {
    8726:	2602      	movs	r6, #2
	const struct spi_buf_set tx = {
    8728:	2301      	movs	r3, #1
	err = spi_write_dt(&config->bus, &tx);
    872a:	a904      	add	r1, sp, #16
    872c:	f109 0008 	add.w	r0, r9, #8
	uint8_t buf[] = {
    8730:	f88d 8005 	strb.w	r8, [sp, #5]
	const struct spi_buf tx_buf = {
    8734:	9603      	str	r6, [sp, #12]
	const struct spi_buf_set tx = {
    8736:	9305      	str	r3, [sp, #20]
	err = spi_write_dt(&config->bus, &tx);
    8738:	f005 fa16 	bl	db68 <spi_write_dt>
	if (err) {
    873c:	4604      	mov	r4, r0
    873e:	b160      	cbz	r0, 875a <reg_write+0x62>
		LOG_ERR("Reg write failed on SPI write");
    8740:	4b0e      	ldr	r3, [pc, #56]	; (877c <reg_write+0x84>)
    8742:	480f      	ldr	r0, [pc, #60]	; (8780 <reg_write+0x88>)
    8744:	aa0a      	add	r2, sp, #40	; 0x28
    8746:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    874a:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
    874e:	f005 fa59 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8752:	4620      	mov	r0, r4
    8754:	b00d      	add	sp, #52	; 0x34
    8756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	k_busy_wait(T_SCLK_NCS_WR);
    875a:	2022      	movs	r0, #34	; 0x22
    875c:	f005 fa50 	bl	dc00 <k_busy_wait>
	err = spi_cs_ctrl(dev, false);
    8760:	4621      	mov	r1, r4
    8762:	6868      	ldr	r0, [r5, #4]
    8764:	f7ff ff96 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8768:	4604      	mov	r4, r0
    876a:	2800      	cmp	r0, #0
    876c:	d1f1      	bne.n	8752 <reg_write+0x5a>
	k_busy_wait(T_SWX);
    876e:	2092      	movs	r0, #146	; 0x92
    8770:	f005 fa46 	bl	dc00 <k_busy_wait>
	data->last_read_burst = false;
    8774:	f887 4061 	strb.w	r4, [r7, #97]	; 0x61
	return 0;
    8778:	e7eb      	b.n	8752 <reg_write+0x5a>
    877a:	bf00      	nop
    877c:	0000fef2 	.word	0x0000fef2
    8780:	0000e8f0 	.word	0x0000e8f0

00008784 <update_cpi>:
{
    8784:	b590      	push	{r4, r7, lr}
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    8786:	f1a1 0264 	sub.w	r2, r1, #100	; 0x64
    878a:	f642 637c 	movw	r3, #11900	; 0x2e7c
{
    878e:	b087      	sub	sp, #28
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    8790:	429a      	cmp	r2, r3
{
    8792:	af00      	add	r7, sp, #0
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    8794:	d914      	bls.n	87c0 <update_cpi+0x3c>
		LOG_ERR("CPI value %u out of range", cpi);
    8796:	466c      	mov	r4, sp
    8798:	b088      	sub	sp, #32
    879a:	466a      	mov	r2, sp
    879c:	4b14      	ldr	r3, [pc, #80]	; (87f0 <update_cpi+0x6c>)
    879e:	4815      	ldr	r0, [pc, #84]	; (87f4 <update_cpi+0x70>)
    87a0:	e9c2 3105 	strd	r3, r1, [r2, #20]
    87a4:	2303      	movs	r3, #3
    87a6:	f842 3f10 	str.w	r3, [r2, #16]!
    87aa:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    87ae:	f005 fa29 	bl	dc04 <z_log_msg_static_create.constprop.0>
    87b2:	46a5      	mov	sp, r4
		return -EINVAL;
    87b4:	f06f 0415 	mvn.w	r4, #21
}
    87b8:	4620      	mov	r0, r4
    87ba:	371c      	adds	r7, #28
    87bc:	46bd      	mov	sp, r7
    87be:	bd90      	pop	{r4, r7, pc}
	uint8_t value = (cpi / 100) - 1;
    87c0:	2364      	movs	r3, #100	; 0x64
    87c2:	fbb1 f1f3 	udiv	r1, r1, r3
    87c6:	1e4a      	subs	r2, r1, #1
	int err = reg_write(dev, PMW3360_REG_CONFIG1, value);
    87c8:	b2d2      	uxtb	r2, r2
    87ca:	210f      	movs	r1, #15
    87cc:	f7ff ff94 	bl	86f8 <reg_write>
	if (err) {
    87d0:	4604      	mov	r4, r0
    87d2:	2800      	cmp	r0, #0
    87d4:	d0f0      	beq.n	87b8 <update_cpi+0x34>
		LOG_ERR("Failed to change CPI");
    87d6:	4b08      	ldr	r3, [pc, #32]	; (87f8 <update_cpi+0x74>)
    87d8:	617b      	str	r3, [r7, #20]
    87da:	4806      	ldr	r0, [pc, #24]	; (87f4 <update_cpi+0x70>)
    87dc:	2302      	movs	r3, #2
    87de:	f107 0210 	add.w	r2, r7, #16
    87e2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    87e6:	613b      	str	r3, [r7, #16]
    87e8:	f005 fa0c 	bl	dc04 <z_log_msg_static_create.constprop.0>
    87ec:	e7e4      	b.n	87b8 <update_cpi+0x34>
    87ee:	bf00      	nop
    87f0:	0000ff10 	.word	0x0000ff10
    87f4:	0000e8f0 	.word	0x0000e8f0
    87f8:	0000ff2a 	.word	0x0000ff2a

000087fc <update_downshift_time>:
{
    87fc:	b590      	push	{r4, r7, lr}
	switch (reg_addr) {
    87fe:	2917      	cmp	r1, #23
{
    8800:	b087      	sub	sp, #28
    8802:	af00      	add	r7, sp, #0
	switch (reg_addr) {
    8804:	d014      	beq.n	8830 <update_downshift_time+0x34>
    8806:	291a      	cmp	r1, #26
    8808:	d02c      	beq.n	8864 <update_downshift_time+0x68>
    880a:	2914      	cmp	r1, #20
    880c:	d02e      	beq.n	886c <update_downshift_time+0x70>
		LOG_ERR("Not supported");
    880e:	4b23      	ldr	r3, [pc, #140]	; (889c <update_downshift_time+0xa0>)
    8810:	617b      	str	r3, [r7, #20]
    8812:	2302      	movs	r3, #2
    8814:	4822      	ldr	r0, [pc, #136]	; (88a0 <update_downshift_time+0xa4>)
    8816:	613b      	str	r3, [r7, #16]
    8818:	f107 0210 	add.w	r2, r7, #16
    881c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENOTSUP;
    8820:	f06f 0485 	mvn.w	r4, #133	; 0x85
		LOG_ERR("Not supported");
    8824:	f005 f9ee 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8828:	4620      	mov	r0, r4
    882a:	371c      	adds	r7, #28
    882c:	46bd      	mov	sp, r7
    882e:	bd90      	pop	{r4, r7, pc}
		maxtime = 81600;
    8830:	4c1c      	ldr	r4, [pc, #112]	; (88a4 <update_downshift_time+0xa8>)
		mintime = 320;
    8832:	f44f 73a0 	mov.w	r3, #320	; 0x140
	if ((time > maxtime) || (time < mintime)) {
    8836:	42a2      	cmp	r2, r4
    8838:	d801      	bhi.n	883e <update_downshift_time+0x42>
    883a:	429a      	cmp	r2, r3
    883c:	d21a      	bcs.n	8874 <update_downshift_time+0x78>
		LOG_WRN("Downshift time %u out of range", time);
    883e:	466c      	mov	r4, sp
    8840:	b088      	sub	sp, #32
    8842:	466b      	mov	r3, sp
    8844:	4918      	ldr	r1, [pc, #96]	; (88a8 <update_downshift_time+0xac>)
    8846:	4816      	ldr	r0, [pc, #88]	; (88a0 <update_downshift_time+0xa4>)
    8848:	e9c3 1205 	strd	r1, r2, [r3, #20]
    884c:	461a      	mov	r2, r3
    884e:	2303      	movs	r3, #3
    8850:	f842 3f10 	str.w	r3, [r2, #16]!
    8854:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    8858:	f005 f9d4 	bl	dc04 <z_log_msg_static_create.constprop.0>
    885c:	46a5      	mov	sp, r4
		return -EINVAL;
    885e:	f06f 0415 	mvn.w	r4, #21
    8862:	e7e1      	b.n	8828 <update_downshift_time+0x2c>
	switch (reg_addr) {
    8864:	4c11      	ldr	r4, [pc, #68]	; (88ac <update_downshift_time+0xb0>)
    8866:	f44f 6348 	mov.w	r3, #3200	; 0xc80
    886a:	e7e4      	b.n	8836 <update_downshift_time+0x3a>
		mintime = 10;
    886c:	230a      	movs	r3, #10
		maxtime = 2550;
    886e:	f640 14f6 	movw	r4, #2550	; 0x9f6
    8872:	e7e0      	b.n	8836 <update_downshift_time+0x3a>
	uint8_t value = time / mintime;
    8874:	fbb2 f2f3 	udiv	r2, r2, r3
	int err = reg_write(dev, reg_addr, value);
    8878:	b2d2      	uxtb	r2, r2
    887a:	f7ff ff3d 	bl	86f8 <reg_write>
	if (err) {
    887e:	4604      	mov	r4, r0
    8880:	2800      	cmp	r0, #0
    8882:	d0d1      	beq.n	8828 <update_downshift_time+0x2c>
		LOG_ERR("Failed to change downshift time");
    8884:	4b0a      	ldr	r3, [pc, #40]	; (88b0 <update_downshift_time+0xb4>)
    8886:	617b      	str	r3, [r7, #20]
    8888:	2302      	movs	r3, #2
    888a:	4805      	ldr	r0, [pc, #20]	; (88a0 <update_downshift_time+0xa4>)
    888c:	613b      	str	r3, [r7, #16]
    888e:	f107 0210 	add.w	r2, r7, #16
    8892:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8896:	f005 f9b5 	bl	dc04 <z_log_msg_static_create.constprop.0>
    889a:	e7c5      	b.n	8828 <update_downshift_time+0x2c>
    889c:	0000ff3f 	.word	0x0000ff3f
    88a0:	0000e8f0 	.word	0x0000e8f0
    88a4:	00013ec0 	.word	0x00013ec0
    88a8:	0000ff4d 	.word	0x0000ff4d
    88ac:	000c7380 	.word	0x000c7380
    88b0:	0000ff6c 	.word	0x0000ff6c

000088b4 <pmw3360_async_init_configure>:
{
    88b4:	b510      	push	{r4, lr}
	err = update_cpi(dev, CONFIG_PMW3360_CPI);
    88b6:	f44f 71c8 	mov.w	r1, #400	; 0x190
{
    88ba:	4604      	mov	r4, r0
	err = update_cpi(dev, CONFIG_PMW3360_CPI);
    88bc:	f7ff ff62 	bl	8784 <update_cpi>
	if (!err) {
    88c0:	b9a0      	cbnz	r0, 88ec <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev,
    88c2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    88c6:	2114      	movs	r1, #20
    88c8:	4620      	mov	r0, r4
    88ca:	f7ff ff97 	bl	87fc <update_downshift_time>
	if (!err) {
    88ce:	b968      	cbnz	r0, 88ec <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev,
    88d0:	f242 4204 	movw	r2, #9220	; 0x2404
    88d4:	2117      	movs	r1, #23
    88d6:	4620      	mov	r0, r4
    88d8:	f7ff ff90 	bl	87fc <update_downshift_time>
	if (!err) {
    88dc:	b930      	cbnz	r0, 88ec <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev,
    88de:	4620      	mov	r0, r4
    88e0:	4a03      	ldr	r2, [pc, #12]	; (88f0 <pmw3360_async_init_configure+0x3c>)
}
    88e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		err = update_downshift_time(dev,
    88e6:	211a      	movs	r1, #26
    88e8:	f7ff bf88 	b.w	87fc <update_downshift_time>
}
    88ec:	bd10      	pop	{r4, pc}
    88ee:	bf00      	nop
    88f0:	000249f0 	.word	0x000249f0

000088f4 <update_sample_time>:
{
    88f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    88f8:	f103 38ff 	add.w	r8, r3, #4294967295
{
    88fc:	b086      	sub	sp, #24
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    88fe:	f5b8 6f1b 	cmp.w	r8, #2480	; 0x9b0
{
    8902:	4605      	mov	r5, r0
    8904:	af00      	add	r7, sp, #0
    8906:	4616      	mov	r6, r2
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    8908:	d315      	bcc.n	8936 <update_sample_time+0x42>
		LOG_WRN("Sample time %u out of range", sample_time);
    890a:	466c      	mov	r4, sp
    890c:	b088      	sub	sp, #32
    890e:	466a      	mov	r2, sp
    8910:	4916      	ldr	r1, [pc, #88]	; (896c <update_sample_time+0x78>)
    8912:	4817      	ldr	r0, [pc, #92]	; (8970 <update_sample_time+0x7c>)
    8914:	e9c2 1305 	strd	r1, r3, [r2, #20]
    8918:	2303      	movs	r3, #3
    891a:	f842 3f10 	str.w	r3, [r2, #16]!
    891e:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    8922:	f005 f96f 	bl	dc04 <z_log_msg_static_create.constprop.0>
    8926:	46a5      	mov	sp, r4
		return -EINVAL;
    8928:	f06f 0415 	mvn.w	r4, #21
}
    892c:	4620      	mov	r0, r4
    892e:	3718      	adds	r7, #24
    8930:	46bd      	mov	sp, r7
    8932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	int err = reg_write(dev, reg_addr_lower, buf[0]);
    8936:	fa5f f288 	uxtb.w	r2, r8
    893a:	f7ff fedd 	bl	86f8 <reg_write>
	if (!err) {
    893e:	4604      	mov	r4, r0
    8940:	b938      	cbnz	r0, 8952 <update_sample_time+0x5e>
		err = reg_write(dev, reg_addr_upper, buf[1]);
    8942:	f3c8 2207 	ubfx	r2, r8, #8, #8
    8946:	4631      	mov	r1, r6
    8948:	4628      	mov	r0, r5
    894a:	f7ff fed5 	bl	86f8 <reg_write>
    894e:	4604      	mov	r4, r0
    8950:	e7ec      	b.n	892c <update_sample_time+0x38>
		LOG_ERR("Failed to change sample time");
    8952:	4b08      	ldr	r3, [pc, #32]	; (8974 <update_sample_time+0x80>)
    8954:	617b      	str	r3, [r7, #20]
    8956:	4806      	ldr	r0, [pc, #24]	; (8970 <update_sample_time+0x7c>)
    8958:	2302      	movs	r3, #2
    895a:	f107 0210 	add.w	r2, r7, #16
    895e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8962:	613b      	str	r3, [r7, #16]
    8964:	f005 f94e 	bl	dc04 <z_log_msg_static_create.constprop.0>
    8968:	e7e0      	b.n	892c <update_sample_time+0x38>
    896a:	bf00      	nop
    896c:	0000ff8c 	.word	0x0000ff8c
    8970:	0000e8f0 	.word	0x0000e8f0
    8974:	0000ffa8 	.word	0x0000ffa8

00008978 <pmw3360_async_init_fw_load_continue>:
{
    8978:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    897c:	4605      	mov	r5, r0
    897e:	b08f      	sub	sp, #60	; 0x3c
	LOG_INF("Uploading optical sensor firmware...");
    8980:	4b38      	ldr	r3, [pc, #224]	; (8a64 <pmw3360_async_init_fw_load_continue+0xec>)
    8982:	4839      	ldr	r0, [pc, #228]	; (8a68 <pmw3360_async_init_fw_load_continue+0xf0>)
    8984:	930d      	str	r3, [sp, #52]	; 0x34
    8986:	aa0c      	add	r2, sp, #48	; 0x30
    8988:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    898c:	f04f 0802 	mov.w	r8, #2
    8990:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    8994:	f005 f936 	bl	dc04 <z_log_msg_static_create.constprop.0>
	err = reg_write(dev, PMW3360_REG_SROM_ENABLE, 0x18);
    8998:	2218      	movs	r2, #24
    899a:	2113      	movs	r1, #19
    899c:	4628      	mov	r0, r5
    899e:	f7ff feab 	bl	86f8 <reg_write>
	if (err) {
    89a2:	4604      	mov	r4, r0
    89a4:	b148      	cbz	r0, 89ba <pmw3360_async_init_fw_load_continue+0x42>
		LOG_ERR("Cannot start SROM download");
    89a6:	4b31      	ldr	r3, [pc, #196]	; (8a6c <pmw3360_async_init_fw_load_continue+0xf4>)
    89a8:	e9cd 830c 	strd	r8, r3, [sp, #48]	; 0x30
		LOG_ERR("Cannot write firmware to sensor");
    89ac:	482e      	ldr	r0, [pc, #184]	; (8a68 <pmw3360_async_init_fw_load_continue+0xf0>)
    89ae:	aa0c      	add	r2, sp, #48	; 0x30
    89b0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    89b4:	f005 f926 	bl	dc04 <z_log_msg_static_create.constprop.0>
    89b8:	e02c      	b.n	8a14 <pmw3360_async_init_fw_load_continue+0x9c>
	err = burst_write(dev, PMW3360_REG_SROM_LOAD_BURST,
    89ba:	4b2d      	ldr	r3, [pc, #180]	; (8a70 <pmw3360_async_init_fw_load_continue+0xf8>)
	const struct pmw3360_config *config = dev->config;
    89bc:	686e      	ldr	r6, [r5, #4]
	err = burst_write(dev, PMW3360_REG_SROM_LOAD_BURST,
    89be:	681b      	ldr	r3, [r3, #0]
    89c0:	9301      	str	r3, [sp, #4]
	uint8_t write_buf = reg | SPI_WRITE_BIT;
    89c2:	23e2      	movs	r3, #226	; 0xe2
    89c4:	f88d 300f 	strb.w	r3, [sp, #15]
	struct spi_buf tx_buf = {
    89c8:	f10d 030f 	add.w	r3, sp, #15
    89cc:	2101      	movs	r1, #1
    89ce:	9304      	str	r3, [sp, #16]
	err = spi_cs_ctrl(dev, true);
    89d0:	4630      	mov	r0, r6
	const struct spi_buf_set tx = {
    89d2:	ab04      	add	r3, sp, #16
    89d4:	e9cd 3106 	strd	r3, r1, [sp, #24]
	struct pmw3360_data *data = dev->data;
    89d8:	692f      	ldr	r7, [r5, #16]
	struct spi_buf tx_buf = {
    89da:	9105      	str	r1, [sp, #20]
	err = spi_cs_ctrl(dev, true);
    89dc:	f7ff fe5a 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    89e0:	4604      	mov	r4, r0
    89e2:	bb20      	cbnz	r0, 8a2e <pmw3360_async_init_fw_load_continue+0xb6>
	err = spi_write_dt(&config->bus, &tx);
    89e4:	3608      	adds	r6, #8
    89e6:	a906      	add	r1, sp, #24
    89e8:	4630      	mov	r0, r6
    89ea:	f005 f8bd 	bl	db68 <spi_write_dt>
	if (err) {
    89ee:	4604      	mov	r4, r0
    89f0:	b9a0      	cbnz	r0, 8a1c <pmw3360_async_init_fw_load_continue+0xa4>
    89f2:	f8df a080 	ldr.w	sl, [pc, #128]	; 8a74 <pmw3360_async_init_fw_load_continue+0xfc>
	for (size_t i = 0; i < size; i++) {
    89f6:	4680      	mov	r8, r0
    89f8:	9b01      	ldr	r3, [sp, #4]
    89fa:	4543      	cmp	r3, r8
    89fc:	d11c      	bne.n	8a38 <pmw3360_async_init_fw_load_continue+0xc0>
	err = spi_cs_ctrl(dev, false);
    89fe:	6868      	ldr	r0, [r5, #4]
    8a00:	2100      	movs	r1, #0
    8a02:	f7ff fe47 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8a06:	4604      	mov	r4, r0
    8a08:	b988      	cbnz	r0, 8a2e <pmw3360_async_init_fw_load_continue+0xb6>
	k_busy_wait(T_BEXIT);
    8a0a:	2001      	movs	r0, #1
    8a0c:	f005 f8f8 	bl	dc00 <k_busy_wait>
	data->last_read_burst = false;
    8a10:	f887 4061 	strb.w	r4, [r7, #97]	; 0x61
}
    8a14:	4620      	mov	r0, r4
    8a16:	b00f      	add	sp, #60	; 0x3c
    8a18:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
		LOG_ERR("Burst write failed on SPI write");
    8a1c:	4b16      	ldr	r3, [pc, #88]	; (8a78 <pmw3360_async_init_fw_load_continue+0x100>)
    8a1e:	e9cd 830c 	strd	r8, r3, [sp, #48]	; 0x30
			LOG_ERR("Burst write failed on SPI write (data)");
    8a22:	4811      	ldr	r0, [pc, #68]	; (8a68 <pmw3360_async_init_fw_load_continue+0xf0>)
    8a24:	aa0c      	add	r2, sp, #48	; 0x30
    8a26:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8a2a:	f005 f8eb 	bl	dc04 <z_log_msg_static_create.constprop.0>
		LOG_ERR("Cannot write firmware to sensor");
    8a2e:	4b13      	ldr	r3, [pc, #76]	; (8a7c <pmw3360_async_init_fw_load_continue+0x104>)
    8a30:	930d      	str	r3, [sp, #52]	; 0x34
    8a32:	2302      	movs	r3, #2
    8a34:	930c      	str	r3, [sp, #48]	; 0x30
    8a36:	e7b9      	b.n	89ac <pmw3360_async_init_fw_load_continue+0x34>
		write_buf = buf[i];
    8a38:	f81a 3b01 	ldrb.w	r3, [sl], #1
    8a3c:	f88d 300f 	strb.w	r3, [sp, #15]
		err = spi_write_dt(&config->bus, &tx);
    8a40:	a906      	add	r1, sp, #24
    8a42:	4630      	mov	r0, r6
    8a44:	f005 f890 	bl	db68 <spi_write_dt>
		if (err) {
    8a48:	4604      	mov	r4, r0
    8a4a:	b120      	cbz	r0, 8a56 <pmw3360_async_init_fw_load_continue+0xde>
			LOG_ERR("Burst write failed on SPI write (data)");
    8a4c:	4b0c      	ldr	r3, [pc, #48]	; (8a80 <pmw3360_async_init_fw_load_continue+0x108>)
    8a4e:	930d      	str	r3, [sp, #52]	; 0x34
    8a50:	2302      	movs	r3, #2
    8a52:	930c      	str	r3, [sp, #48]	; 0x30
    8a54:	e7e5      	b.n	8a22 <pmw3360_async_init_fw_load_continue+0xaa>
		k_busy_wait(T_BRSEP);
    8a56:	200f      	movs	r0, #15
    8a58:	f005 f8d2 	bl	dc00 <k_busy_wait>
	for (size_t i = 0; i < size; i++) {
    8a5c:	f108 0801 	add.w	r8, r8, #1
    8a60:	e7ca      	b.n	89f8 <pmw3360_async_init_fw_load_continue+0x80>
    8a62:	bf00      	nop
    8a64:	0000ffc5 	.word	0x0000ffc5
    8a68:	0000e8f0 	.word	0x0000e8f0
    8a6c:	0000ffea 	.word	0x0000ffea
    8a70:	0000ec2c 	.word	0x0000ec2c
    8a74:	000102ac 	.word	0x000102ac
    8a78:	00010005 	.word	0x00010005
    8a7c:	0001004c 	.word	0x0001004c
    8a80:	00010025 	.word	0x00010025

00008a84 <reg_read>:
{
    8a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct pmw3360_config *config = dev->config;
    8a88:	6846      	ldr	r6, [r0, #4]
	struct pmw3360_data *data = dev->data;
    8a8a:	f8d0 9010 	ldr.w	r9, [r0, #16]
{
    8a8e:	b091      	sub	sp, #68	; 0x44
    8a90:	4605      	mov	r5, r0
    8a92:	f88d 1007 	strb.w	r1, [sp, #7]
	err = spi_cs_ctrl(dev, true);
    8a96:	4630      	mov	r0, r6
    8a98:	2101      	movs	r1, #1
{
    8a9a:	4690      	mov	r8, r2
	err = spi_cs_ctrl(dev, true);
    8a9c:	f7ff fdfa 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8aa0:	4604      	mov	r4, r0
    8aa2:	b9c0      	cbnz	r0, 8ad6 <reg_read+0x52>
	const struct spi_buf tx_buf = {
    8aa4:	f10d 0307 	add.w	r3, sp, #7
    8aa8:	9302      	str	r3, [sp, #8]
    8aaa:	2701      	movs	r7, #1
	const struct spi_buf_set tx = {
    8aac:	ab02      	add	r3, sp, #8
	err = spi_write_dt(&config->bus, &tx);
    8aae:	a904      	add	r1, sp, #16
    8ab0:	f106 0008 	add.w	r0, r6, #8
	const struct spi_buf_set tx = {
    8ab4:	e9cd 3704 	strd	r3, r7, [sp, #16]
	const struct spi_buf tx_buf = {
    8ab8:	9703      	str	r7, [sp, #12]
	err = spi_write_dt(&config->bus, &tx);
    8aba:	f005 f855 	bl	db68 <spi_write_dt>
	if (err) {
    8abe:	4604      	mov	r4, r0
    8ac0:	b168      	cbz	r0, 8ade <reg_read+0x5a>
		LOG_ERR("Reg read failed on SPI write");
    8ac2:	4b17      	ldr	r3, [pc, #92]	; (8b20 <reg_read+0x9c>)
		LOG_ERR("Reg read failed on SPI read");
    8ac4:	930f      	str	r3, [sp, #60]	; 0x3c
    8ac6:	4817      	ldr	r0, [pc, #92]	; (8b24 <reg_read+0xa0>)
    8ac8:	2302      	movs	r3, #2
    8aca:	aa0e      	add	r2, sp, #56	; 0x38
    8acc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8ad0:	930e      	str	r3, [sp, #56]	; 0x38
    8ad2:	f005 f897 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8ad6:	4620      	mov	r0, r4
    8ad8:	b011      	add	sp, #68	; 0x44
    8ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	k_busy_wait(T_SRAD);
    8ade:	20a0      	movs	r0, #160	; 0xa0
    8ae0:	f005 f88e 	bl	dc00 <k_busy_wait>
	const struct spi_buf_set rx = {
    8ae4:	ab06      	add	r3, sp, #24
	struct spi_buf rx_buf = {
    8ae6:	e9cd 8706 	strd	r8, r7, [sp, #24]
	const struct spi_buf_set rx = {
    8aea:	e9cd 3708 	strd	r3, r7, [sp, #32]
 * @return a value from spi_read().
 */
static inline int spi_read_dt(const struct spi_dt_spec *spec,
			      const struct spi_buf_set *rx_bufs)
{
	return spi_read(spec->bus, &spec->config, rx_bufs);
    8aee:	68b0      	ldr	r0, [r6, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    8af0:	6883      	ldr	r3, [r0, #8]
    8af2:	4622      	mov	r2, r4
    8af4:	681f      	ldr	r7, [r3, #0]
    8af6:	f106 010c 	add.w	r1, r6, #12
    8afa:	ab08      	add	r3, sp, #32
    8afc:	47b8      	blx	r7
	if (err) {
    8afe:	4604      	mov	r4, r0
    8b00:	b108      	cbz	r0, 8b06 <reg_read+0x82>
		LOG_ERR("Reg read failed on SPI read");
    8b02:	4b09      	ldr	r3, [pc, #36]	; (8b28 <reg_read+0xa4>)
    8b04:	e7de      	b.n	8ac4 <reg_read+0x40>
	err = spi_cs_ctrl(dev, false);
    8b06:	4601      	mov	r1, r0
    8b08:	6868      	ldr	r0, [r5, #4]
    8b0a:	f7ff fdc3 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8b0e:	4604      	mov	r4, r0
    8b10:	2800      	cmp	r0, #0
    8b12:	d1e0      	bne.n	8ad6 <reg_read+0x52>
	k_busy_wait(T_SRX);
    8b14:	2013      	movs	r0, #19
    8b16:	f005 f873 	bl	dc00 <k_busy_wait>
	data->last_read_burst = false;
    8b1a:	f889 4061 	strb.w	r4, [r9, #97]	; 0x61
	return 0;
    8b1e:	e7da      	b.n	8ad6 <reg_read+0x52>
    8b20:	0001006c 	.word	0x0001006c
    8b24:	0000e8f0 	.word	0x0000e8f0
    8b28:	00010089 	.word	0x00010089

00008b2c <pmw3360_async_init_fw_load_verify>:
{
    8b2c:	b530      	push	{r4, r5, lr}
    8b2e:	b089      	sub	sp, #36	; 0x24
	err = reg_read(dev, PMW3360_REG_SROM_ID, &fw_id);
    8b30:	f10d 0206 	add.w	r2, sp, #6
    8b34:	212a      	movs	r1, #42	; 0x2a
{
    8b36:	4605      	mov	r5, r0
	err = reg_read(dev, PMW3360_REG_SROM_ID, &fw_id);
    8b38:	f7ff ffa4 	bl	8a84 <reg_read>
	if (err) {
    8b3c:	4604      	mov	r4, r0
    8b3e:	b150      	cbz	r0, 8b56 <pmw3360_async_init_fw_load_verify+0x2a>
		LOG_ERR("Cannot obtain firmware id");
    8b40:	4b1b      	ldr	r3, [pc, #108]	; (8bb0 <pmw3360_async_init_fw_load_verify+0x84>)
		LOG_ERR("Cannot enable REST modes");
    8b42:	9307      	str	r3, [sp, #28]
    8b44:	481b      	ldr	r0, [pc, #108]	; (8bb4 <pmw3360_async_init_fw_load_verify+0x88>)
    8b46:	2302      	movs	r3, #2
    8b48:	aa06      	add	r2, sp, #24
    8b4a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8b4e:	9306      	str	r3, [sp, #24]
    8b50:	f005 f858 	bl	dc04 <z_log_msg_static_create.constprop.0>
    8b54:	e00f      	b.n	8b76 <pmw3360_async_init_fw_load_verify+0x4a>
	if (fw_id != PMW3360_FIRMWARE_ID) {
    8b56:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8b5a:	2b04      	cmp	r3, #4
    8b5c:	d00e      	beq.n	8b7c <pmw3360_async_init_fw_load_verify+0x50>
		LOG_ERR("Chip is not running from SROM!");
    8b5e:	4b16      	ldr	r3, [pc, #88]	; (8bb8 <pmw3360_async_init_fw_load_verify+0x8c>)
		LOG_ERR("Invalid product id!");
    8b60:	9307      	str	r3, [sp, #28]
    8b62:	4814      	ldr	r0, [pc, #80]	; (8bb4 <pmw3360_async_init_fw_load_verify+0x88>)
    8b64:	2302      	movs	r3, #2
    8b66:	aa06      	add	r2, sp, #24
    8b68:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -EIO;
    8b6c:	f06f 0404 	mvn.w	r4, #4
		LOG_ERR("Invalid product id!");
    8b70:	9306      	str	r3, [sp, #24]
    8b72:	f005 f847 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8b76:	4620      	mov	r0, r4
    8b78:	b009      	add	sp, #36	; 0x24
    8b7a:	bd30      	pop	{r4, r5, pc}
	err = reg_read(dev, PMW3360_REG_PRODUCT_ID, &product_id);
    8b7c:	4601      	mov	r1, r0
    8b7e:	f10d 0207 	add.w	r2, sp, #7
    8b82:	4628      	mov	r0, r5
    8b84:	f7ff ff7e 	bl	8a84 <reg_read>
	if (err) {
    8b88:	4604      	mov	r4, r0
    8b8a:	b108      	cbz	r0, 8b90 <pmw3360_async_init_fw_load_verify+0x64>
		LOG_ERR("Cannot obtain product id");
    8b8c:	4b0b      	ldr	r3, [pc, #44]	; (8bbc <pmw3360_async_init_fw_load_verify+0x90>)
    8b8e:	e7d8      	b.n	8b42 <pmw3360_async_init_fw_load_verify+0x16>
	if (product_id != PMW3360_PRODUCT_ID) {
    8b90:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8b94:	2b42      	cmp	r3, #66	; 0x42
    8b96:	d001      	beq.n	8b9c <pmw3360_async_init_fw_load_verify+0x70>
		LOG_ERR("Invalid product id!");
    8b98:	4b09      	ldr	r3, [pc, #36]	; (8bc0 <pmw3360_async_init_fw_load_verify+0x94>)
    8b9a:	e7e1      	b.n	8b60 <pmw3360_async_init_fw_load_verify+0x34>
	err = reg_write(dev, PMW3360_REG_CONFIG2, 0x20);
    8b9c:	2220      	movs	r2, #32
    8b9e:	2110      	movs	r1, #16
    8ba0:	4628      	mov	r0, r5
    8ba2:	f7ff fda9 	bl	86f8 <reg_write>
	if (err) {
    8ba6:	4604      	mov	r4, r0
    8ba8:	2800      	cmp	r0, #0
    8baa:	d0e4      	beq.n	8b76 <pmw3360_async_init_fw_load_verify+0x4a>
		LOG_ERR("Cannot enable REST modes");
    8bac:	4b05      	ldr	r3, [pc, #20]	; (8bc4 <pmw3360_async_init_fw_load_verify+0x98>)
    8bae:	e7c8      	b.n	8b42 <pmw3360_async_init_fw_load_verify+0x16>
    8bb0:	000100a5 	.word	0x000100a5
    8bb4:	0000e8f0 	.word	0x0000e8f0
    8bb8:	000100bf 	.word	0x000100bf
    8bbc:	000100de 	.word	0x000100de
    8bc0:	000100f7 	.word	0x000100f7
    8bc4:	0001010b 	.word	0x0001010b

00008bc8 <pmw3360_async_init_fw_load_start>:
{
    8bc8:	b570      	push	{r4, r5, r6, lr}
    8bca:	4606      	mov	r6, r0
    8bcc:	b086      	sub	sp, #24
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    8bce:	2502      	movs	r5, #2
		err = reg_read(dev, reg, buf);
    8bd0:	4629      	mov	r1, r5
    8bd2:	466a      	mov	r2, sp
    8bd4:	4630      	mov	r0, r6
    8bd6:	f7ff ff55 	bl	8a84 <reg_read>
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    8bda:	3501      	adds	r5, #1
    8bdc:	b2ed      	uxtb	r5, r5
    8bde:	2d07      	cmp	r5, #7
		err = reg_read(dev, reg, buf);
    8be0:	4604      	mov	r4, r0
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    8be2:	d00e      	beq.n	8c02 <pmw3360_async_init_fw_load_start+0x3a>
    8be4:	2800      	cmp	r0, #0
    8be6:	d0f3      	beq.n	8bd0 <pmw3360_async_init_fw_load_start+0x8>
		LOG_ERR("Cannot read from data registers");
    8be8:	4b10      	ldr	r3, [pc, #64]	; (8c2c <pmw3360_async_init_fw_load_start+0x64>)
		LOG_ERR("Cannot initialize SROM");
    8bea:	9305      	str	r3, [sp, #20]
    8bec:	4810      	ldr	r0, [pc, #64]	; (8c30 <pmw3360_async_init_fw_load_start+0x68>)
    8bee:	2302      	movs	r3, #2
    8bf0:	aa04      	add	r2, sp, #16
    8bf2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8bf6:	9304      	str	r3, [sp, #16]
    8bf8:	f005 f804 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8bfc:	4620      	mov	r0, r4
    8bfe:	b006      	add	sp, #24
    8c00:	bd70      	pop	{r4, r5, r6, pc}
	if (err) {
    8c02:	2800      	cmp	r0, #0
    8c04:	d1f0      	bne.n	8be8 <pmw3360_async_init_fw_load_start+0x20>
	err = reg_write(dev, PMW3360_REG_CONFIG2, 0x00);
    8c06:	4602      	mov	r2, r0
    8c08:	2110      	movs	r1, #16
    8c0a:	4630      	mov	r0, r6
    8c0c:	f7ff fd74 	bl	86f8 <reg_write>
	if (err) {
    8c10:	4604      	mov	r4, r0
    8c12:	b108      	cbz	r0, 8c18 <pmw3360_async_init_fw_load_start+0x50>
		LOG_ERR("Cannot disable REST mode");
    8c14:	4b07      	ldr	r3, [pc, #28]	; (8c34 <pmw3360_async_init_fw_load_start+0x6c>)
    8c16:	e7e8      	b.n	8bea <pmw3360_async_init_fw_load_start+0x22>
	err = reg_write(dev, PMW3360_REG_SROM_ENABLE, 0x1D);
    8c18:	221d      	movs	r2, #29
    8c1a:	2113      	movs	r1, #19
    8c1c:	4630      	mov	r0, r6
    8c1e:	f7ff fd6b 	bl	86f8 <reg_write>
	if (err) {
    8c22:	4604      	mov	r4, r0
    8c24:	2800      	cmp	r0, #0
    8c26:	d0e9      	beq.n	8bfc <pmw3360_async_init_fw_load_start+0x34>
		LOG_ERR("Cannot initialize SROM");
    8c28:	4b03      	ldr	r3, [pc, #12]	; (8c38 <pmw3360_async_init_fw_load_start+0x70>)
    8c2a:	e7de      	b.n	8bea <pmw3360_async_init_fw_load_start+0x22>
    8c2c:	00010124 	.word	0x00010124
    8c30:	0000e8f0 	.word	0x0000e8f0
    8c34:	00010144 	.word	0x00010144
    8c38:	0001015d 	.word	0x0001015d

00008c3c <pmw3360_attr_set>:
}

static int pmw3360_attr_set(const struct device *dev, enum sensor_channel chan,
			    enum sensor_attribute attr,
			    const struct sensor_value *val)
{
    8c3c:	b570      	push	{r4, r5, r6, lr}
	struct pmw3360_data *data = dev->data;
	int err;

	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    8c3e:	2939      	cmp	r1, #57	; 0x39
{
    8c40:	4604      	mov	r4, r0
    8c42:	b088      	sub	sp, #32
	struct pmw3360_data *data = dev->data;
    8c44:	6900      	ldr	r0, [r0, #16]
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    8c46:	d165      	bne.n	8d14 <pmw3360_attr_set+0xd8>
		return -ENOTSUP;
	}

	if (unlikely(!data->ready)) {
    8c48:	f890 1060 	ldrb.w	r1, [r0, #96]	; 0x60
    8c4c:	2900      	cmp	r1, #0
    8c4e:	d064      	beq.n	8d1a <pmw3360_attr_set+0xde>
		LOG_DBG("Device is not initialized yet");
		return -EBUSY;
	}

	switch ((uint32_t)attr) {
    8c50:	3a0f      	subs	r2, #15
    8c52:	2a07      	cmp	r2, #7
    8c54:	d854      	bhi.n	8d00 <pmw3360_attr_set+0xc4>
    8c56:	e8df f002 	tbb	[pc, r2]
    8c5a:	0b04      	.short	0x0b04
    8c5c:	423f3c34 	.word	0x423f3c34
    8c60:	4f4b      	.short	0x4f4b
	case PMW3360_ATTR_CPI:
		err = update_cpi(dev, PMW3360_SVALUE_TO_CPI(*val));
    8c62:	6819      	ldr	r1, [r3, #0]
    8c64:	4620      	mov	r0, r4
		LOG_ERR("Unknown attribute");
		return -ENOTSUP;
	}

	return err;
}
    8c66:	b008      	add	sp, #32
    8c68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		err = update_cpi(dev, PMW3360_SVALUE_TO_CPI(*val));
    8c6c:	f7ff bd8a 	b.w	8784 <update_cpi>
	int err = reg_read(dev, reg_addr, &value);
    8c70:	f10d 0207 	add.w	r2, sp, #7
    8c74:	2110      	movs	r1, #16
    8c76:	4620      	mov	r0, r4
					PMW3360_SVALUE_TO_BOOL(*val));
    8c78:	681e      	ldr	r6, [r3, #0]
	int err = reg_read(dev, reg_addr, &value);
    8c7a:	f7ff ff03 	bl	8a84 <reg_read>
	if (err) {
    8c7e:	4605      	mov	r5, r0
    8c80:	b160      	cbz	r0, 8c9c <pmw3360_attr_set+0x60>
		LOG_ERR("Failed to read Config2 register");
    8c82:	4b27      	ldr	r3, [pc, #156]	; (8d20 <pmw3360_attr_set+0xe4>)
		LOG_ERR("Failed to set rest mode");
    8c84:	9307      	str	r3, [sp, #28]
    8c86:	4827      	ldr	r0, [pc, #156]	; (8d24 <pmw3360_attr_set+0xe8>)
    8c88:	2302      	movs	r3, #2
    8c8a:	aa06      	add	r2, sp, #24
    8c8c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8c90:	9306      	str	r3, [sp, #24]
    8c92:	f004 ffb7 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8c96:	4628      	mov	r0, r5
    8c98:	b008      	add	sp, #32
    8c9a:	bd70      	pop	{r4, r5, r6, pc}
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    8c9c:	f89d 2007 	ldrb.w	r2, [sp, #7]
    8ca0:	b166      	cbz	r6, 8cbc <pmw3360_attr_set+0x80>
    8ca2:	f042 0220 	orr.w	r2, r2, #32
	err = reg_write(dev, reg_addr, value);
    8ca6:	2110      	movs	r1, #16
    8ca8:	4620      	mov	r0, r4
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    8caa:	f88d 2007 	strb.w	r2, [sp, #7]
	err = reg_write(dev, reg_addr, value);
    8cae:	f7ff fd23 	bl	86f8 <reg_write>
	if (err) {
    8cb2:	4605      	mov	r5, r0
    8cb4:	2800      	cmp	r0, #0
    8cb6:	d0ee      	beq.n	8c96 <pmw3360_attr_set+0x5a>
		LOG_ERR("Failed to set rest mode");
    8cb8:	4b1b      	ldr	r3, [pc, #108]	; (8d28 <pmw3360_attr_set+0xec>)
    8cba:	e7e3      	b.n	8c84 <pmw3360_attr_set+0x48>
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    8cbc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    8cc0:	e7f1      	b.n	8ca6 <pmw3360_attr_set+0x6a>
		err = update_downshift_time(dev,
    8cc2:	681a      	ldr	r2, [r3, #0]
    8cc4:	2114      	movs	r1, #20
		err = update_downshift_time(dev,
    8cc6:	4620      	mov	r0, r4
}
    8cc8:	b008      	add	sp, #32
    8cca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		err = update_downshift_time(dev,
    8cce:	f7ff bd95 	b.w	87fc <update_downshift_time>
    8cd2:	681a      	ldr	r2, [r3, #0]
    8cd4:	2117      	movs	r1, #23
    8cd6:	e7f6      	b.n	8cc6 <pmw3360_attr_set+0x8a>
		err = update_downshift_time(dev,
    8cd8:	681a      	ldr	r2, [r3, #0]
    8cda:	211a      	movs	r1, #26
    8cdc:	e7f3      	b.n	8cc6 <pmw3360_attr_set+0x8a>
		err = update_sample_time(dev,
    8cde:	681b      	ldr	r3, [r3, #0]
    8ce0:	2216      	movs	r2, #22
    8ce2:	2115      	movs	r1, #21
		err = update_sample_time(dev,
    8ce4:	4620      	mov	r0, r4
}
    8ce6:	b008      	add	sp, #32
    8ce8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		err = update_sample_time(dev,
    8cec:	f7ff be02 	b.w	88f4 <update_sample_time>
		err = update_sample_time(dev,
    8cf0:	681b      	ldr	r3, [r3, #0]
    8cf2:	2219      	movs	r2, #25
    8cf4:	2118      	movs	r1, #24
    8cf6:	e7f5      	b.n	8ce4 <pmw3360_attr_set+0xa8>
		err = update_sample_time(dev,
    8cf8:	681b      	ldr	r3, [r3, #0]
    8cfa:	221c      	movs	r2, #28
    8cfc:	211b      	movs	r1, #27
    8cfe:	e7f1      	b.n	8ce4 <pmw3360_attr_set+0xa8>
		LOG_ERR("Unknown attribute");
    8d00:	4b0a      	ldr	r3, [pc, #40]	; (8d2c <pmw3360_attr_set+0xf0>)
    8d02:	9307      	str	r3, [sp, #28]
    8d04:	4807      	ldr	r0, [pc, #28]	; (8d24 <pmw3360_attr_set+0xe8>)
    8d06:	2302      	movs	r3, #2
    8d08:	aa06      	add	r2, sp, #24
    8d0a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8d0e:	9306      	str	r3, [sp, #24]
    8d10:	f004 ff78 	bl	dc04 <z_log_msg_static_create.constprop.0>
		return -ENOTSUP;
    8d14:	f06f 0585 	mvn.w	r5, #133	; 0x85
    8d18:	e7bd      	b.n	8c96 <pmw3360_attr_set+0x5a>
		return -EBUSY;
    8d1a:	f06f 050f 	mvn.w	r5, #15
    8d1e:	e7ba      	b.n	8c96 <pmw3360_attr_set+0x5a>
    8d20:	00010174 	.word	0x00010174
    8d24:	0000e8f0 	.word	0x0000e8f0
    8d28:	00010194 	.word	0x00010194
    8d2c:	000101ac 	.word	0x000101ac

00008d30 <pmw3360_sample_fetch>:
{
    8d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    8d34:	2939      	cmp	r1, #57	; 0x39
	struct pmw3360_data *data = dev->data;
    8d36:	6906      	ldr	r6, [r0, #16]
{
    8d38:	b093      	sub	sp, #76	; 0x4c
    8d3a:	4605      	mov	r5, r0
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    8d3c:	d15e      	bne.n	8dfc <pmw3360_sample_fetch+0xcc>
	if (unlikely(!data->ready)) {
    8d3e:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
    8d42:	2b00      	cmp	r3, #0
    8d44:	d05d      	beq.n	8e02 <pmw3360_sample_fetch+0xd2>
	if (!data->last_read_burst) {
    8d46:	f896 2061 	ldrb.w	r2, [r6, #97]	; 0x61
	const struct pmw3360_config *config = dev->config;
    8d4a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	if (!data->last_read_burst) {
    8d4e:	b922      	cbnz	r2, 8d5a <pmw3360_sample_fetch+0x2a>
		err = reg_write(dev, PMW3360_REG_MOTION_BURST, 0x00);
    8d50:	2150      	movs	r1, #80	; 0x50
    8d52:	f7ff fcd1 	bl	86f8 <reg_write>
		if (err) {
    8d56:	4604      	mov	r4, r0
    8d58:	bb00      	cbnz	r0, 8d9c <pmw3360_sample_fetch+0x6c>
	err = spi_cs_ctrl(dev, true);
    8d5a:	6868      	ldr	r0, [r5, #4]
    8d5c:	2101      	movs	r1, #1
    8d5e:	f7ff fc99 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8d62:	4604      	mov	r4, r0
    8d64:	b9d0      	cbnz	r0, 8d9c <pmw3360_sample_fetch+0x6c>
	uint8_t reg_buf[] = {
    8d66:	2350      	movs	r3, #80	; 0x50
    8d68:	f88d 3004 	strb.w	r3, [sp, #4]
	const struct spi_buf tx_buf = {
    8d6c:	ab01      	add	r3, sp, #4
    8d6e:	9304      	str	r3, [sp, #16]
    8d70:	2701      	movs	r7, #1
	const struct spi_buf_set tx = {
    8d72:	ab04      	add	r3, sp, #16
	err = spi_write_dt(&config->bus, &tx);
    8d74:	a906      	add	r1, sp, #24
    8d76:	f108 0008 	add.w	r0, r8, #8
	const struct spi_buf_set tx = {
    8d7a:	e9cd 3706 	strd	r3, r7, [sp, #24]
	const struct spi_buf tx_buf = {
    8d7e:	9705      	str	r7, [sp, #20]
	err = spi_write_dt(&config->bus, &tx);
    8d80:	f004 fef2 	bl	db68 <spi_write_dt>
	if (err) {
    8d84:	4604      	mov	r4, r0
    8d86:	b168      	cbz	r0, 8da4 <pmw3360_sample_fetch+0x74>
		LOG_ERR("Motion burst failed on SPI write");
    8d88:	4b1f      	ldr	r3, [pc, #124]	; (8e08 <pmw3360_sample_fetch+0xd8>)
		LOG_ERR("Motion burst failed on SPI read");
    8d8a:	9311      	str	r3, [sp, #68]	; 0x44
    8d8c:	481f      	ldr	r0, [pc, #124]	; (8e0c <pmw3360_sample_fetch+0xdc>)
    8d8e:	2302      	movs	r3, #2
    8d90:	aa10      	add	r2, sp, #64	; 0x40
    8d92:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8d96:	9310      	str	r3, [sp, #64]	; 0x40
    8d98:	f004 ff34 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8d9c:	4620      	mov	r0, r4
    8d9e:	b013      	add	sp, #76	; 0x4c
    8da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	k_busy_wait(T_SRAD_MOTBR);
    8da4:	2023      	movs	r0, #35	; 0x23
    8da6:	f004 ff2b 	bl	dc00 <k_busy_wait>
	const struct spi_buf rx_buf = {
    8daa:	ab02      	add	r3, sp, #8
    8dac:	9308      	str	r3, [sp, #32]
    8dae:	2306      	movs	r3, #6
    8db0:	9309      	str	r3, [sp, #36]	; 0x24
	const struct spi_buf_set rx = {
    8db2:	ab08      	add	r3, sp, #32
    8db4:	e9cd 370a 	strd	r3, r7, [sp, #40]	; 0x28
	return spi_read(spec->bus, &spec->config, rx_bufs);
    8db8:	f8d8 0008 	ldr.w	r0, [r8, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    8dbc:	6883      	ldr	r3, [r0, #8]
    8dbe:	4622      	mov	r2, r4
    8dc0:	f8d3 9000 	ldr.w	r9, [r3]
    8dc4:	f108 010c 	add.w	r1, r8, #12
    8dc8:	ab0a      	add	r3, sp, #40	; 0x28
    8dca:	47c8      	blx	r9
	if (err) {
    8dcc:	4604      	mov	r4, r0
    8dce:	b108      	cbz	r0, 8dd4 <pmw3360_sample_fetch+0xa4>
		LOG_ERR("Motion burst failed on SPI read");
    8dd0:	4b0f      	ldr	r3, [pc, #60]	; (8e10 <pmw3360_sample_fetch+0xe0>)
    8dd2:	e7da      	b.n	8d8a <pmw3360_sample_fetch+0x5a>
	err = spi_cs_ctrl(dev, false);
    8dd4:	4601      	mov	r1, r0
    8dd6:	6868      	ldr	r0, [r5, #4]
    8dd8:	f7ff fc5c 	bl	8694 <spi_cs_ctrl.isra.0>
	if (err) {
    8ddc:	4604      	mov	r4, r0
    8dde:	2800      	cmp	r0, #0
    8de0:	d1dc      	bne.n	8d9c <pmw3360_sample_fetch+0x6c>
	k_busy_wait(T_BEXIT);
    8de2:	4638      	mov	r0, r7
    8de4:	f004 ff0c 	bl	dc00 <k_busy_wait>
			data->x = -x;
    8de8:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 *
 *  @return 16-bit integer in host endianness.
 */
static inline uint16_t sys_get_le16(const uint8_t src[2])
{
	return ((uint16_t)src[1] << 8) | src[0];
    8dec:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
	data->last_read_burst = true;
    8df0:	f886 7061 	strb.w	r7, [r6, #97]	; 0x61
			data->x = -x;
    8df4:	425b      	negs	r3, r3
    8df6:	8233      	strh	r3, [r6, #16]
			data->y = y;
    8df8:	8272      	strh	r2, [r6, #18]
    8dfa:	e7cf      	b.n	8d9c <pmw3360_sample_fetch+0x6c>
		return -ENOTSUP;
    8dfc:	f06f 0485 	mvn.w	r4, #133	; 0x85
    8e00:	e7cc      	b.n	8d9c <pmw3360_sample_fetch+0x6c>
		return -EBUSY;
    8e02:	f06f 040f 	mvn.w	r4, #15
    8e06:	e7c9      	b.n	8d9c <pmw3360_sample_fetch+0x6c>
    8e08:	000101be 	.word	0x000101be
    8e0c:	0000e8f0 	.word	0x0000e8f0
    8e10:	000101df 	.word	0x000101df

00008e14 <pmw3360_init>:
{
    8e14:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct pmw3360_data *data = dev->data;
    8e16:	6906      	ldr	r6, [r0, #16]
	const struct pmw3360_config *config = dev->config;
    8e18:	6844      	ldr	r4, [r0, #4]
	k_work_init(&data->trigger_handler_work, trigger_handler);
    8e1a:	493f      	ldr	r1, [pc, #252]	; (8f18 <pmw3360_init+0x104>)
{
    8e1c:	4605      	mov	r5, r0
	data->dev = dev;
    8e1e:	4630      	mov	r0, r6
{
    8e20:	b087      	sub	sp, #28
	data->dev = dev;
    8e22:	f840 5b18 	str.w	r5, [r0], #24
	k_work_init(&data->trigger_handler_work, trigger_handler);
    8e26:	f005 fa0d 	bl	e244 <k_work_init>
	if (!device_is_ready(spec->bus)) {
    8e2a:	68a0      	ldr	r0, [r4, #8]
    8e2c:	f005 f8db 	bl	dfe6 <z_device_is_ready>
    8e30:	b970      	cbnz	r0, 8e50 <pmw3360_init+0x3c>
		LOG_ERR("SPI device not ready");
    8e32:	4b3a      	ldr	r3, [pc, #232]	; (8f1c <pmw3360_init+0x108>)
		LOG_ERR("SPI CS device not ready");
    8e34:	9305      	str	r3, [sp, #20]
    8e36:	483a      	ldr	r0, [pc, #232]	; (8f20 <pmw3360_init+0x10c>)
    8e38:	2302      	movs	r3, #2
    8e3a:	aa04      	add	r2, sp, #16
    8e3c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENODEV;
    8e40:	f06f 0412 	mvn.w	r4, #18
		LOG_ERR("SPI CS device not ready");
    8e44:	9304      	str	r3, [sp, #16]
    8e46:	f004 fedd 	bl	dc04 <z_log_msg_static_create.constprop.0>
}
    8e4a:	4620      	mov	r0, r4
    8e4c:	b007      	add	sp, #28
    8e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spec->config.cs &&
    8e50:	6963      	ldr	r3, [r4, #20]
    8e52:	b123      	cbz	r3, 8e5e <pmw3360_init+0x4a>
	    !device_is_ready(spec->config.cs->gpio.port)) {
    8e54:	6818      	ldr	r0, [r3, #0]
    8e56:	f005 f8c6 	bl	dfe6 <z_device_is_ready>
	if (spec->config.cs &&
    8e5a:	2800      	cmp	r0, #0
    8e5c:	d0e9      	beq.n	8e32 <pmw3360_init+0x1e>
	if (!device_is_ready(config->cs_gpio.port)) {
    8e5e:	69a0      	ldr	r0, [r4, #24]
    8e60:	f005 f8c1 	bl	dfe6 <z_device_is_ready>
    8e64:	b908      	cbnz	r0, 8e6a <pmw3360_init+0x56>
		LOG_ERR("SPI CS device not ready");
    8e66:	4b2f      	ldr	r3, [pc, #188]	; (8f24 <pmw3360_init+0x110>)
    8e68:	e7e4      	b.n	8e34 <pmw3360_init+0x20>
	err = gpio_pin_configure_dt(&config->cs_gpio, GPIO_OUTPUT_INACTIVE);
    8e6a:	f104 0018 	add.w	r0, r4, #24
    8e6e:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
    8e72:	f004 fe5a 	bl	db2a <gpio_pin_configure_dt>
	if (err) {
    8e76:	4604      	mov	r4, r0
    8e78:	b150      	cbz	r0, 8e90 <pmw3360_init+0x7c>
		LOG_ERR("Cannot configure SPI CS GPIO");
    8e7a:	4b2b      	ldr	r3, [pc, #172]	; (8f28 <pmw3360_init+0x114>)
		LOG_ERR("Cannot add IRQ GPIO callback");
    8e7c:	9305      	str	r3, [sp, #20]
    8e7e:	4828      	ldr	r0, [pc, #160]	; (8f20 <pmw3360_init+0x10c>)
    8e80:	2302      	movs	r3, #2
    8e82:	aa04      	add	r2, sp, #16
    8e84:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    8e88:	9304      	str	r3, [sp, #16]
    8e8a:	f004 febb 	bl	dc04 <z_log_msg_static_create.constprop.0>
	if (err) {
    8e8e:	e7dc      	b.n	8e4a <pmw3360_init+0x36>
	struct pmw3360_data *data = dev->data;
    8e90:	692f      	ldr	r7, [r5, #16]
	const struct pmw3360_config *config = dev->config;
    8e92:	686d      	ldr	r5, [r5, #4]
	if (!device_is_ready(config->irq_gpio.port)) {
    8e94:	6828      	ldr	r0, [r5, #0]
    8e96:	f005 f8a6 	bl	dfe6 <z_device_is_ready>
    8e9a:	b908      	cbnz	r0, 8ea0 <pmw3360_init+0x8c>
		LOG_ERR("IRQ GPIO device not ready");
    8e9c:	4b23      	ldr	r3, [pc, #140]	; (8f2c <pmw3360_init+0x118>)
    8e9e:	e7c9      	b.n	8e34 <pmw3360_init+0x20>
	err = gpio_pin_configure_dt(&config->irq_gpio, GPIO_INPUT);
    8ea0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    8ea4:	4628      	mov	r0, r5
    8ea6:	f004 fe40 	bl	db2a <gpio_pin_configure_dt>
	if (err) {
    8eaa:	4604      	mov	r4, r0
    8eac:	b108      	cbz	r0, 8eb2 <pmw3360_init+0x9e>
		LOG_ERR("Cannot configure IRQ GPIO");
    8eae:	4b20      	ldr	r3, [pc, #128]	; (8f30 <pmw3360_init+0x11c>)
    8eb0:	e7e4      	b.n	8e7c <pmw3360_init+0x68>
			   BIT(config->irq_gpio.pin));
    8eb2:	792b      	ldrb	r3, [r5, #4]
	callback->handler = handler;
    8eb4:	481f      	ldr	r0, [pc, #124]	; (8f34 <pmw3360_init+0x120>)
    8eb6:	2201      	movs	r2, #1
    8eb8:	fa02 f303 	lsl.w	r3, r2, r3
	callback->pin_mask = pin_mask;
    8ebc:	e9c7 0302 	strd	r0, r3, [r7, #8]
	err = gpio_add_callback(config->irq_gpio.port, &data->irq_gpio_cb);
    8ec0:	6828      	ldr	r0, [r5, #0]
	if (api->manage_callback == NULL) {
    8ec2:	6883      	ldr	r3, [r0, #8]
    8ec4:	69db      	ldr	r3, [r3, #28]
	gpio_init_callback(&data->irq_gpio_cb, irq_handler,
    8ec6:	1d39      	adds	r1, r7, #4
    8ec8:	b30b      	cbz	r3, 8f0e <pmw3360_init+0xfa>
	return api->manage_callback(port, callback, true);
    8eca:	4798      	blx	r3
	if (err) {
    8ecc:	4604      	mov	r4, r0
    8ece:	bb00      	cbnz	r0, 8f12 <pmw3360_init+0xfe>
	k_work_init_delayable(&data->init_work, pmw3360_async_init);
    8ed0:	f106 0728 	add.w	r7, r6, #40	; 0x28
    8ed4:	4638      	mov	r0, r7
    8ed6:	4918      	ldr	r1, [pc, #96]	; (8f38 <pmw3360_init+0x124>)
    8ed8:	f005 f9e2 	bl	e2a0 <k_work_init_delayable>
			K_MSEC(async_init_delay[data->async_init_step]));
    8edc:	f896 2058 	ldrb.w	r2, [r6, #88]	; 0x58
    8ee0:	4b16      	ldr	r3, [pc, #88]	; (8f3c <pmw3360_init+0x128>)
    8ee2:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    8ee6:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    8eea:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    8eee:	4621      	mov	r1, r4
    8ef0:	f240 30e7 	movw	r0, #999	; 0x3e7
    8ef4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8ef8:	2300      	movs	r3, #0
    8efa:	fbc5 0106 	smlal	r0, r1, r5, r6
    8efe:	f7f7 f8ef 	bl	e0 <__aeabi_uldivmod>
    8f02:	4602      	mov	r2, r0
    8f04:	460b      	mov	r3, r1
	k_work_schedule(&data->init_work,
    8f06:	4638      	mov	r0, r7
    8f08:	f002 fdee 	bl	bae8 <k_work_schedule>
	return err;
    8f0c:	e79d      	b.n	8e4a <pmw3360_init+0x36>
		return -ENOTSUP;
    8f0e:	f06f 0485 	mvn.w	r4, #133	; 0x85
		LOG_ERR("Cannot add IRQ GPIO callback");
    8f12:	4b0b      	ldr	r3, [pc, #44]	; (8f40 <pmw3360_init+0x12c>)
    8f14:	e7b2      	b.n	8e7c <pmw3360_init+0x68>
    8f16:	bf00      	nop
    8f18:	000085fd 	.word	0x000085fd
    8f1c:	000101ff 	.word	0x000101ff
    8f20:	0000e8f0 	.word	0x0000e8f0
    8f24:	00010214 	.word	0x00010214
    8f28:	0001022c 	.word	0x0001022c
    8f2c:	00010249 	.word	0x00010249
    8f30:	00010263 	.word	0x00010263
    8f34:	00008511 	.word	0x00008511
    8f38:	0000855d 	.word	0x0000855d
    8f3c:	0000ec18 	.word	0x0000ec18
    8f40:	0001027d 	.word	0x0001027d

00008f44 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    8f44:	4a02      	ldr	r2, [pc, #8]	; (8f50 <nvmc_wait+0xc>)
    8f46:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    8f4a:	2b00      	cmp	r3, #0
    8f4c:	d0fb      	beq.n	8f46 <nvmc_wait+0x2>
}
    8f4e:	4770      	bx	lr
    8f50:	4001e000 	.word	0x4001e000

00008f54 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    8f54:	b510      	push	{r4, lr}
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    8f56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)
            if (var1 == 0x10)
    8f5a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    8f5e:	2a10      	cmp	r2, #16
    8f60:	d155      	bne.n	900e <SystemInit+0xba>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    8f62:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    8f66:	2200      	movs	r2, #0
    8f68:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    8f6c:	f8c1 2110 	str.w	r2, [r1, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    8f70:	f8c1 2538 	str.w	r2, [r1, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    8f74:	4a48      	ldr	r2, [pc, #288]	; (9098 <SystemInit+0x144>)
    8f76:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
    8f7a:	f8c2 0520 	str.w	r0, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    8f7e:	f8d3 0408 	ldr.w	r0, [r3, #1032]	; 0x408
    8f82:	f8c2 0524 	str.w	r0, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    8f86:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    8f8a:	f8c2 0528 	str.w	r0, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    8f8e:	f8d3 0410 	ldr.w	r0, [r3, #1040]	; 0x410
    8f92:	f8c2 052c 	str.w	r0, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    8f96:	f8d3 0414 	ldr.w	r0, [r3, #1044]	; 0x414
    8f9a:	f8c2 0530 	str.w	r0, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    8f9e:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
    8fa2:	f8c2 0534 	str.w	r0, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    8fa6:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
    8faa:	f8c2 0540 	str.w	r0, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    8fae:	f8d3 0420 	ldr.w	r0, [r3, #1056]	; 0x420
    8fb2:	f8c2 0544 	str.w	r0, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    8fb6:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
    8fba:	f8c2 0548 	str.w	r0, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    8fbe:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
    8fc2:	f8c2 054c 	str.w	r0, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    8fc6:	f8d3 042c 	ldr.w	r0, [r3, #1068]	; 0x42c
    8fca:	f8c2 0550 	str.w	r0, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    8fce:	f8d3 0430 	ldr.w	r0, [r3, #1072]	; 0x430
    8fd2:	f8c2 0554 	str.w	r0, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    8fd6:	f8d3 0434 	ldr.w	r0, [r3, #1076]	; 0x434
    8fda:	f8c2 0560 	str.w	r0, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    8fde:	f8d3 0438 	ldr.w	r0, [r3, #1080]	; 0x438
    8fe2:	f8c2 0564 	str.w	r0, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    8fe6:	f8d3 043c 	ldr.w	r0, [r3, #1084]	; 0x43c
    8fea:	f8c2 0568 	str.w	r0, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    8fee:	f8d3 0440 	ldr.w	r0, [r3, #1088]	; 0x440
    8ff2:	f8c2 056c 	str.w	r0, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    8ff6:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    8ffa:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    8ffe:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    9002:	07db      	lsls	r3, r3, #31
    9004:	d509      	bpl.n	901a <SystemInit+0xc6>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    9006:	f06f 0301 	mvn.w	r3, #1
    900a:	f8c1 3400 	str.w	r3, [r1, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    900e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)
            if (var1 == 0x10)
    9012:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    9016:	2b10      	cmp	r3, #16
    9018:	d110      	bne.n	903c <SystemInit+0xe8>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    901a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    901e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    9022:	2b03      	cmp	r3, #3
    9024:	d802      	bhi.n	902c <SystemInit+0xd8>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    9026:	4a1d      	ldr	r2, [pc, #116]	; (909c <SystemInit+0x148>)
    9028:	5cd3      	ldrb	r3, [r2, r3]
    902a:	b13b      	cbz	r3, 903c <SystemInit+0xe8>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    902c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    9030:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    9034:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9038:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    903c:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    9040:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    9044:	2a00      	cmp	r2, #0
    9046:	db03      	blt.n	9050 <SystemInit+0xfc>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    9048:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    904c:	2b00      	cmp	r3, #0
    904e:	da22      	bge.n	9096 <SystemInit+0x142>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    9050:	4913      	ldr	r1, [pc, #76]	; (90a0 <SystemInit+0x14c>)
    9052:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    9054:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    9058:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    905c:	2412      	movs	r4, #18
    nvmc_wait();
    905e:	f7ff ff71 	bl	8f44 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    9062:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    9066:	f7ff ff6d 	bl	8f44 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    906a:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    906e:	f7ff ff69 	bl	8f44 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    9072:	2300      	movs	r3, #0
    9074:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    9078:	f7ff ff64 	bl	8f44 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    907c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    9080:	4908      	ldr	r1, [pc, #32]	; (90a4 <SystemInit+0x150>)
    9082:	4b09      	ldr	r3, [pc, #36]	; (90a8 <SystemInit+0x154>)
    9084:	68ca      	ldr	r2, [r1, #12]
    9086:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    908a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    908c:	60cb      	str	r3, [r1, #12]
    908e:	f3bf 8f4f 	dsb	sy
    __NOP();
    9092:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    9094:	e7fd      	b.n	9092 <SystemInit+0x13e>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    9096:	bd10      	pop	{r4, pc}
    9098:	4000c000 	.word	0x4000c000
    909c:	000112aa 	.word	0x000112aa
    90a0:	4001e000 	.word	0x4001e000
    90a4:	e000ed00 	.word	0xe000ed00
    90a8:	05fa0004 	.word	0x05fa0004

000090ac <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    90ac:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    90ae:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    90b0:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    90b2:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    90b6:	fab2 f382 	clz	r3, r2
    90ba:	f1c3 031f 	rsb	r3, r3, #31
    90be:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    90c0:	fa05 f403 	lsl.w	r4, r5, r3
    90c4:	ea22 0404 	bic.w	r4, r2, r4
    90c8:	e850 6f00 	ldrex	r6, [r0]
    90cc:	4296      	cmp	r6, r2
    90ce:	d104      	bne.n	90da <nrfx_flag32_alloc+0x2e>
    90d0:	e840 4c00 	strex	ip, r4, [r0]
    90d4:	f1bc 0f00 	cmp.w	ip, #0
    90d8:	d1f6      	bne.n	90c8 <nrfx_flag32_alloc+0x1c>
    90da:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    90de:	d1e7      	bne.n	90b0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    90e0:	4801      	ldr	r0, [pc, #4]	; (90e8 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    90e2:	700b      	strb	r3, [r1, #0]
}
    90e4:	bd70      	pop	{r4, r5, r6, pc}
    90e6:	bf00      	nop
    90e8:	0bad0000 	.word	0x0bad0000

000090ec <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    90ec:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    90ee:	6803      	ldr	r3, [r0, #0]
    90f0:	40cb      	lsrs	r3, r1
    90f2:	07db      	lsls	r3, r3, #31
    90f4:	d414      	bmi.n	9120 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    90f6:	2301      	movs	r3, #1
    90f8:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    90fa:	6802      	ldr	r2, [r0, #0]
    90fc:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    9100:	ea43 0102 	orr.w	r1, r3, r2
    9104:	e850 4f00 	ldrex	r4, [r0]
    9108:	4294      	cmp	r4, r2
    910a:	d104      	bne.n	9116 <nrfx_flag32_free+0x2a>
    910c:	e840 1c00 	strex	ip, r1, [r0]
    9110:	f1bc 0f00 	cmp.w	ip, #0
    9114:	d1f6      	bne.n	9104 <nrfx_flag32_free+0x18>
    9116:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    911a:	d1ee      	bne.n	90fa <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    911c:	4801      	ldr	r0, [pc, #4]	; (9124 <nrfx_flag32_free+0x38>)
}
    911e:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    9120:	4801      	ldr	r0, [pc, #4]	; (9128 <nrfx_flag32_free+0x3c>)
    9122:	e7fc      	b.n	911e <nrfx_flag32_free+0x32>
    9124:	0bad0000 	.word	0x0bad0000
    9128:	0bad0004 	.word	0x0bad0004

0000912c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    912c:	4b05      	ldr	r3, [pc, #20]	; (9144 <nrfx_clock_init+0x18>)
    912e:	791a      	ldrb	r2, [r3, #4]
    9130:	b92a      	cbnz	r2, 913e <nrfx_clock_init+0x12>
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    }
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    9132:	715a      	strb	r2, [r3, #5]
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    9134:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    9136:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    9138:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    913a:	4803      	ldr	r0, [pc, #12]	; (9148 <nrfx_clock_init+0x1c>)
    913c:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    913e:	4803      	ldr	r0, [pc, #12]	; (914c <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    9140:	4770      	bx	lr
    9142:	bf00      	nop
    9144:	20001978 	.word	0x20001978
    9148:	0bad0000 	.word	0x0bad0000
    914c:	0bad000c 	.word	0x0bad000c

00009150 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    9150:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    9152:	2000      	movs	r0, #0
    9154:	f7fa ffa2 	bl	409c <arch_irq_is_enabled>
    9158:	b908      	cbnz	r0, 915e <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    915a:	f7fa ff7d 	bl	4058 <arch_irq_enable>
#pragma GCC diagnostic pop
#endif

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    915e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9162:	2200      	movs	r2, #0
    9164:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
    9168:	4b01      	ldr	r3, [pc, #4]	; (9170 <nrfx_clock_enable+0x20>)
    916a:	2201      	movs	r2, #1
    916c:	701a      	strb	r2, [r3, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    916e:	bd08      	pop	{r3, pc}
    9170:	20001feb 	.word	0x20001feb

00009174 <nrfx_clock_calibration_start>:
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    9174:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9178:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    917c:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    9180:	03c8      	lsls	r0, r1, #15
    9182:	d516      	bpl.n	91b2 <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)
    9184:	07d1      	lsls	r1, r2, #31
    9186:	d514      	bpl.n	91b2 <nrfx_clock_calibration_start+0x3e>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    9188:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    918c:	03d2      	lsls	r2, r2, #15
    918e:	d510      	bpl.n	91b2 <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_LFCLK, NULL))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (m_clock_cb.cal_state == CAL_STATE_IDLE)
    9190:	490a      	ldr	r1, [pc, #40]	; (91bc <nrfx_clock_calibration_start+0x48>)
    9192:	794a      	ldrb	r2, [r1, #5]
    9194:	f002 00ff 	and.w	r0, r2, #255	; 0xff
    9198:	b96a      	cbnz	r2, 91b6 <nrfx_clock_calibration_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    919a:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
    919e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    nrfx_err_t err_code = NRFX_SUCCESS;
    91a2:	4807      	ldr	r0, [pc, #28]	; (91c0 <nrfx_clock_calibration_start+0x4c>)
    p_reg->INTENSET = mask;
    91a4:	2208      	movs	r2, #8
    91a6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_CAL;
    91aa:	2201      	movs	r2, #1
    91ac:	714a      	strb	r2, [r1, #5]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    91ae:	611a      	str	r2, [r3, #16]
}
    91b0:	4770      	bx	lr
        return NRFX_ERROR_INVALID_STATE;
    91b2:	4804      	ldr	r0, [pc, #16]	; (91c4 <nrfx_clock_calibration_start+0x50>)
    91b4:	4770      	bx	lr
#endif
        nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_CAL);
    }
    else
    {
        err_code = NRFX_ERROR_BUSY;
    91b6:	4804      	ldr	r0, [pc, #16]	; (91c8 <nrfx_clock_calibration_start+0x54>)

    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    91b8:	4770      	bx	lr
    91ba:	bf00      	nop
    91bc:	20001978 	.word	0x20001978
    91c0:	0bad0000 	.word	0x0bad0000
    91c4:	0bad0005 	.word	0x0bad0005
    91c8:	0bad000b 	.word	0x0bad000b

000091cc <nrfx_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    91cc:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    91ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    91d2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    91d6:	b152      	cbz	r2, 91ee <nrfx_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    91d8:	2000      	movs	r0, #0
    91da:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    91de:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    91e2:	2201      	movs	r2, #1
    91e4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    91e8:	4b16      	ldr	r3, [pc, #88]	; (9244 <nrfx_clock_irq_handler+0x78>)
    91ea:	681b      	ldr	r3, [r3, #0]
    91ec:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    91ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    91f2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    91f6:	b15a      	cbz	r2, 9210 <nrfx_clock_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    91f8:	2200      	movs	r2, #0
    91fa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    91fe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENCLR = mask;
    9202:	2202      	movs	r2, #2
    9204:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    9208:	4b0e      	ldr	r3, [pc, #56]	; (9244 <nrfx_clock_irq_handler+0x78>)
    920a:	2001      	movs	r0, #1
    920c:	681b      	ldr	r3, [r3, #0]
    920e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    9210:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9214:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CTTO);
    }
#endif // NRF_CLOCK_HAS_CALIBRATION_TIMER && NRFX_CHECK(NRFX_CLOCK_CONFIG_CT_ENABLED)

    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_DONE) &&
    9218:	b192      	cbz	r2, 9240 <nrfx_clock_irq_handler+0x74>
    return p_reg->INTENSET & mask;
    921a:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    921e:	0712      	lsls	r2, r2, #28
    9220:	d50e      	bpl.n	9240 <nrfx_clock_irq_handler+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9222:	2200      	movs	r2, #0
    9224:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    9228:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    p_reg->INTENCLR = mask;
    922c:	2108      	movs	r1, #8
    922e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
        *(volatile uint32_t *)0x40000C34 = 0x00000000;
#endif
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_DONE");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    9232:	4b04      	ldr	r3, [pc, #16]	; (9244 <nrfx_clock_irq_handler+0x78>)
    9234:	715a      	strb	r2, [r3, #5]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    9236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    923a:	681b      	ldr	r3, [r3, #0]
    923c:	2003      	movs	r0, #3
    923e:	4718      	bx	r3
}
    9240:	bd10      	pop	{r4, pc}
    9242:	bf00      	nop
    9244:	20001978 	.word	0x20001978

00009248 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    9248:	4b03      	ldr	r3, [pc, #12]	; (9258 <pin_in_use_by_te+0x10>)
    924a:	3008      	adds	r0, #8
    924c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    9250:	f3c0 1040 	ubfx	r0, r0, #5, #1
    9254:	4770      	bx	lr
    9256:	bf00      	nop
    9258:	200000ec 	.word	0x200000ec

0000925c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    925c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    925e:	f100 0308 	add.w	r3, r0, #8
    9262:	4c0c      	ldr	r4, [pc, #48]	; (9294 <call_handler+0x38>)
    9264:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    9268:	05da      	lsls	r2, r3, #23
{
    926a:	4605      	mov	r5, r0
    926c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    926e:	d507      	bpl.n	9280 <call_handler+0x24>
    9270:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    9274:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    9278:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    927c:	6852      	ldr	r2, [r2, #4]
    927e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    9280:	68a3      	ldr	r3, [r4, #8]
    9282:	b12b      	cbz	r3, 9290 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    9284:	68e2      	ldr	r2, [r4, #12]
    9286:	4631      	mov	r1, r6
    9288:	4628      	mov	r0, r5
    }
}
    928a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    928e:	4718      	bx	r3
}
    9290:	bd70      	pop	{r4, r5, r6, pc}
    9292:	bf00      	nop
    9294:	200000ec 	.word	0x200000ec

00009298 <release_handler>:
{
    9298:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    929a:	4a12      	ldr	r2, [pc, #72]	; (92e4 <release_handler+0x4c>)
    929c:	3008      	adds	r0, #8
    929e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    92a2:	05d9      	lsls	r1, r3, #23
    92a4:	d51b      	bpl.n	92de <release_handler+0x46>
    92a6:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    92aa:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    92ae:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    92b2:	f102 040e 	add.w	r4, r2, #14
    92b6:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    92b8:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    92bc:	f413 7f80 	tst.w	r3, #256	; 0x100
    92c0:	d003      	beq.n	92ca <release_handler+0x32>
    92c2:	f3c3 2343 	ubfx	r3, r3, #9, #4
    92c6:	4299      	cmp	r1, r3
    92c8:	d009      	beq.n	92de <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    92ca:	3001      	adds	r0, #1
    92cc:	2820      	cmp	r0, #32
    92ce:	d1f3      	bne.n	92b8 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    92d0:	2300      	movs	r3, #0
    92d2:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    92d6:	4804      	ldr	r0, [pc, #16]	; (92e8 <release_handler+0x50>)
}
    92d8:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    92da:	f7ff bf07 	b.w	90ec <nrfx_flag32_free>
}
    92de:	bc10      	pop	{r4}
    92e0:	4770      	bx	lr
    92e2:	bf00      	nop
    92e4:	200000ec 	.word	0x200000ec
    92e8:	20000140 	.word	0x20000140

000092ec <pin_handler_trigger_uninit>:
{
    92ec:	b538      	push	{r3, r4, r5, lr}
    92ee:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    92f0:	f7ff ffaa 	bl	9248 <pin_in_use_by_te>
    92f4:	4c09      	ldr	r4, [pc, #36]	; (931c <pin_handler_trigger_uninit+0x30>)
    92f6:	f102 0508 	add.w	r5, r2, #8
    92fa:	b140      	cbz	r0, 930e <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    92fc:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    9300:	4907      	ldr	r1, [pc, #28]	; (9320 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    9302:	0b5b      	lsrs	r3, r3, #13
    9304:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    9308:	2000      	movs	r0, #0
    930a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    930e:	4610      	mov	r0, r2
    9310:	f7ff ffc2 	bl	9298 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    9314:	2300      	movs	r3, #0
    9316:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    931a:	bd38      	pop	{r3, r4, r5, pc}
    931c:	200000ec 	.word	0x200000ec
    9320:	40006000 	.word	0x40006000

00009324 <nrfx_gpiote_input_configure>:
{
    9324:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9328:	4604      	mov	r4, r0
    932a:	461d      	mov	r5, r3
    if (p_input_config)
    932c:	b309      	cbz	r1, 9372 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    932e:	4f4f      	ldr	r7, [pc, #316]	; (946c <nrfx_gpiote_input_configure+0x148>)
    9330:	f100 0808 	add.w	r8, r0, #8
    9334:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    9338:	07b3      	lsls	r3, r6, #30
    933a:	d506      	bpl.n	934a <nrfx_gpiote_input_configure+0x26>
    933c:	f7ff ff84 	bl	9248 <pin_in_use_by_te>
    9340:	b118      	cbz	r0, 934a <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    9342:	484b      	ldr	r0, [pc, #300]	; (9470 <nrfx_gpiote_input_configure+0x14c>)
}
    9344:	b002      	add	sp, #8
    9346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    934a:	f004 031f 	and.w	r3, r4, #31
    934e:	009b      	lsls	r3, r3, #2
    9350:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9354:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9356:	f8d3 0700 	ldr.w	r0, [r3, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    935a:	f026 0602 	bic.w	r6, r6, #2
    cnf &= ~to_update;
    935e:	f020 000f 	bic.w	r0, r0, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    9362:	f046 0601 	orr.w	r6, r6, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9366:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    936a:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    936e:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
    if (p_trigger_config)
    9372:	b19a      	cbz	r2, 939c <nrfx_gpiote_input_configure+0x78>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    9374:	4b3d      	ldr	r3, [pc, #244]	; (946c <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    9376:	7817      	ldrb	r7, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    9378:	6850      	ldr	r0, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    937a:	f104 0608 	add.w	r6, r4, #8
    937e:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    9382:	f011 0f02 	tst.w	r1, #2
    9386:	d00d      	beq.n	93a4 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    9388:	2800      	cmp	r0, #0
    938a:	d1da      	bne.n	9342 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    938c:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    9390:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    9394:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    9398:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    939c:	2d00      	cmp	r5, #0
    939e:	d13b      	bne.n	9418 <nrfx_gpiote_input_configure+0xf4>
        err = NRFX_SUCCESS;
    93a0:	4834      	ldr	r0, [pc, #208]	; (9474 <nrfx_gpiote_input_configure+0x150>)
    93a2:	e7cf      	b.n	9344 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    93a4:	f021 0120 	bic.w	r1, r1, #32
    93a8:	04c9      	lsls	r1, r1, #19
    93aa:	0cc9      	lsrs	r1, r1, #19
    93ac:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    93b0:	2800      	cmp	r0, #0
    93b2:	d0eb      	beq.n	938c <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    93b4:	2f03      	cmp	r7, #3
    93b6:	d8c4      	bhi.n	9342 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    93b8:	6852      	ldr	r2, [r2, #4]
    93ba:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    93be:	b92f      	cbnz	r7, 93cc <nrfx_gpiote_input_configure+0xa8>
    93c0:	4a2d      	ldr	r2, [pc, #180]	; (9478 <nrfx_gpiote_input_configure+0x154>)
    93c2:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    93c6:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
#if defined(NRF53_SERIES) || defined(NRF91_SERIES)
    p_reg->CONFIG[idx] = 0;
#endif
}
    93ca:	e7df      	b.n	938c <nrfx_gpiote_input_configure+0x68>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    93cc:	ea4f 028c 	mov.w	r2, ip, lsl #2
    93d0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    93d4:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    93d8:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    93dc:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    93e0:	f020 0003 	bic.w	r0, r0, #3
    93e4:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    93e8:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    93ec:	f420 3047 	bic.w	r0, r0, #203776	; 0x31c00
    93f0:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    93f4:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    93f8:	0220      	lsls	r0, r4, #8
    93fa:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    93fe:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
    9402:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    9406:	ea40 000e 	orr.w	r0, r0, lr
    940a:	f041 0120 	orr.w	r1, r1, #32
    940e:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    9412:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    9416:	e7b9      	b.n	938c <nrfx_gpiote_input_configure+0x68>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    9418:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    941c:	4620      	mov	r0, r4
    941e:	f7ff ff3b 	bl	9298 <release_handler>
    if (!handler)
    9422:	2e00      	cmp	r6, #0
    9424:	d0bc      	beq.n	93a0 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    9426:	4d11      	ldr	r5, [pc, #68]	; (946c <nrfx_gpiote_input_configure+0x148>)
    9428:	e9d5 2300 	ldrd	r2, r3, [r5]
    942c:	4296      	cmp	r6, r2
    942e:	d101      	bne.n	9434 <nrfx_gpiote_input_configure+0x110>
    9430:	429f      	cmp	r7, r3
    9432:	d019      	beq.n	9468 <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    9434:	4811      	ldr	r0, [pc, #68]	; (947c <nrfx_gpiote_input_configure+0x158>)
    9436:	f10d 0107 	add.w	r1, sp, #7
    943a:	f7ff fe37 	bl	90ac <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    943e:	4b0d      	ldr	r3, [pc, #52]	; (9474 <nrfx_gpiote_input_configure+0x150>)
    9440:	4298      	cmp	r0, r3
    9442:	f47f af7f 	bne.w	9344 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    9446:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    944a:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    944e:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    9452:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    9454:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    9456:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    945a:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    945e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    9462:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    9466:	e79b      	b.n	93a0 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    9468:	2200      	movs	r2, #0
    946a:	e7ee      	b.n	944a <nrfx_gpiote_input_configure+0x126>
    946c:	200000ec 	.word	0x200000ec
    9470:	0bad0004 	.word	0x0bad0004
    9474:	0bad0000 	.word	0x0bad0000
    9478:	40006000 	.word	0x40006000
    947c:	20000140 	.word	0x20000140

00009480 <nrfx_gpiote_output_configure>:
{
    9480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9482:	4604      	mov	r4, r0
    if (p_config)
    9484:	b389      	cbz	r1, 94ea <nrfx_gpiote_output_configure+0x6a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    9486:	4e3a      	ldr	r6, [pc, #232]	; (9570 <nrfx_gpiote_output_configure+0xf0>)
    9488:	f100 0708 	add.w	r7, r0, #8
    948c:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    9490:	07ab      	lsls	r3, r5, #30
    9492:	d404      	bmi.n	949e <nrfx_gpiote_output_configure+0x1e>
    9494:	f7ff fed8 	bl	9248 <pin_in_use_by_te>
    9498:	b108      	cbz	r0, 949e <nrfx_gpiote_output_configure+0x1e>
{
    949a:	4836      	ldr	r0, [pc, #216]	; (9574 <nrfx_gpiote_output_configure+0xf4>)
}
    949c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    949e:	f015 0f1c 	tst.w	r5, #28
    94a2:	784b      	ldrb	r3, [r1, #1]
    94a4:	d124      	bne.n	94f0 <nrfx_gpiote_output_configure+0x70>
    *p_pin = pin_number & 0x1F;
    94a6:	f004 001f 	and.w	r0, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    94aa:	f500 7ee0 	add.w	lr, r0, #448	; 0x1c0
    94ae:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    94b2:	005b      	lsls	r3, r3, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    94b4:	f85c c02e 	ldr.w	ip, [ip, lr, lsl #2]
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    94b8:	f891 e002 	ldrb.w	lr, [r1, #2]
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    94bc:	7809      	ldrb	r1, [r1, #0]
    cnf &= ~to_update;
    94be:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    94c2:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    94c6:	f02c 0c07 	bic.w	ip, ip, #7
    94ca:	ea43 030c 	orr.w	r3, r3, ip
    94ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    94d2:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    94d6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    94da:	f043 0301 	orr.w	r3, r3, #1
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    94de:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
    94e2:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    94e6:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    if (p_task_config)
    94ea:	b922      	cbnz	r2, 94f6 <nrfx_gpiote_output_configure+0x76>
    return NRFX_SUCCESS;
    94ec:	4822      	ldr	r0, [pc, #136]	; (9578 <nrfx_gpiote_output_configure+0xf8>)
    94ee:	e7d5      	b.n	949c <nrfx_gpiote_output_configure+0x1c>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    94f0:	2b01      	cmp	r3, #1
    94f2:	d1d8      	bne.n	94a6 <nrfx_gpiote_output_configure+0x26>
    94f4:	e7d1      	b.n	949a <nrfx_gpiote_output_configure+0x1a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    94f6:	4e1e      	ldr	r6, [pc, #120]	; (9570 <nrfx_gpiote_output_configure+0xf0>)
    94f8:	f104 0708 	add.w	r7, r4, #8
    94fc:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    9500:	0783      	lsls	r3, r0, #30
    9502:	d5ca      	bpl.n	949a <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    9504:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    9508:	4661      	mov	r1, ip
    950a:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    950c:	f020 0020 	bic.w	r0, r0, #32
    9510:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    9514:	04c0      	lsls	r0, r0, #19
    9516:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    951a:	0cc0      	lsrs	r0, r0, #19
    951c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    9520:	2300      	movs	r3, #0
    9522:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    9526:	7855      	ldrb	r5, [r2, #1]
    9528:	2d00      	cmp	r5, #0
    952a:	d0df      	beq.n	94ec <nrfx_gpiote_output_configure+0x6c>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    952c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    9530:	7892      	ldrb	r2, [r2, #2]
    9532:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    9536:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    953a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    953e:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    9542:	0223      	lsls	r3, r4, #8
    9544:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    9548:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    954a:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    954e:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    9552:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    9554:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    9556:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    955a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    955e:	4313      	orrs	r3, r2
    9560:	f040 0020 	orr.w	r0, r0, #32
    9564:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    9568:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    956c:	e7be      	b.n	94ec <nrfx_gpiote_output_configure+0x6c>
    956e:	bf00      	nop
    9570:	200000ec 	.word	0x200000ec
    9574:	0bad0004 	.word	0x0bad0004
    9578:	0bad0000 	.word	0x0bad0000

0000957c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    957c:	4b01      	ldr	r3, [pc, #4]	; (9584 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    957e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    9582:	4770      	bx	lr
    9584:	200000ec 	.word	0x200000ec

00009588 <nrfx_gpiote_channel_get>:
{
    9588:	b508      	push	{r3, lr}
    958a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    958c:	f7ff fe5c 	bl	9248 <pin_in_use_by_te>
    9590:	b138      	cbz	r0, 95a2 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    9592:	4b05      	ldr	r3, [pc, #20]	; (95a8 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    9594:	4805      	ldr	r0, [pc, #20]	; (95ac <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    9596:	3208      	adds	r2, #8
    9598:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    959c:	0b5b      	lsrs	r3, r3, #13
    959e:	700b      	strb	r3, [r1, #0]
}
    95a0:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    95a2:	4803      	ldr	r0, [pc, #12]	; (95b0 <nrfx_gpiote_channel_get+0x28>)
    95a4:	e7fc      	b.n	95a0 <nrfx_gpiote_channel_get+0x18>
    95a6:	bf00      	nop
    95a8:	200000ec 	.word	0x200000ec
    95ac:	0bad0000 	.word	0x0bad0000
    95b0:	0bad0004 	.word	0x0bad0004

000095b4 <nrfx_gpiote_init>:
{
    95b4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    95b6:	4c0f      	ldr	r4, [pc, #60]	; (95f4 <nrfx_gpiote_init+0x40>)
    95b8:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    95bc:	b9bd      	cbnz	r5, 95ee <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    95be:	2240      	movs	r2, #64	; 0x40
    95c0:	4629      	mov	r1, r5
    95c2:	f104 0010 	add.w	r0, r4, #16
    95c6:	f003 ffe6 	bl	d596 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    95ca:	2006      	movs	r0, #6
    95cc:	f7fa fd44 	bl	4058 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    95d0:	4b09      	ldr	r3, [pc, #36]	; (95f8 <nrfx_gpiote_init+0x44>)
    return err_code;
    95d2:	480a      	ldr	r0, [pc, #40]	; (95fc <nrfx_gpiote_init+0x48>)
    95d4:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    95d8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    95dc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    95e0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    95e4:	2301      	movs	r3, #1
    95e6:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    95ea:	6563      	str	r3, [r4, #84]	; 0x54
}
    95ec:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    95ee:	4804      	ldr	r0, [pc, #16]	; (9600 <nrfx_gpiote_init+0x4c>)
    95f0:	e7fc      	b.n	95ec <nrfx_gpiote_init+0x38>
    95f2:	bf00      	nop
    95f4:	200000ec 	.word	0x200000ec
    95f8:	40006000 	.word	0x40006000
    95fc:	0bad0000 	.word	0x0bad0000
    9600:	0bad0005 	.word	0x0bad0005

00009604 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    9604:	4b03      	ldr	r3, [pc, #12]	; (9614 <nrfx_gpiote_is_init+0x10>)
    9606:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    960a:	3800      	subs	r0, #0
    960c:	bf18      	it	ne
    960e:	2001      	movne	r0, #1
    9610:	4770      	bx	lr
    9612:	bf00      	nop
    9614:	200000ec 	.word	0x200000ec

00009618 <nrfx_gpiote_channel_free>:
{
    9618:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    961a:	4801      	ldr	r0, [pc, #4]	; (9620 <nrfx_gpiote_channel_free+0x8>)
    961c:	f7ff bd66 	b.w	90ec <nrfx_flag32_free>
    9620:	2000013c 	.word	0x2000013c

00009624 <nrfx_gpiote_channel_alloc>:
{
    9624:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    9626:	4801      	ldr	r0, [pc, #4]	; (962c <nrfx_gpiote_channel_alloc+0x8>)
    9628:	f7ff bd40 	b.w	90ac <nrfx_flag32_alloc>
    962c:	2000013c 	.word	0x2000013c

00009630 <nrfx_gpiote_trigger_enable>:
{
    9630:	b510      	push	{r4, lr}
    9632:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9634:	f7ff fe08 	bl	9248 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    9638:	f102 0408 	add.w	r4, r2, #8
    963c:	4b1c      	ldr	r3, [pc, #112]	; (96b0 <nrfx_gpiote_trigger_enable+0x80>)
    963e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9642:	b1e0      	cbz	r0, 967e <nrfx_gpiote_trigger_enable+0x4e>
    9644:	f013 0402 	ands.w	r4, r3, #2
    9648:	d119      	bne.n	967e <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    964a:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    964c:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    964e:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    9652:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    9656:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    965a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    965e:	6004      	str	r4, [r0, #0]
    9660:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    9662:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    9666:	f040 0001 	orr.w	r0, r0, #1
    966a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    966e:	b129      	cbz	r1, 967c <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    9670:	2201      	movs	r2, #1
    9672:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    9676:	4a0f      	ldr	r2, [pc, #60]	; (96b4 <nrfx_gpiote_trigger_enable+0x84>)
    9678:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    967c:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    967e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    9682:	2b04      	cmp	r3, #4
    9684:	d010      	beq.n	96a8 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    9686:	2b05      	cmp	r3, #5
    9688:	d010      	beq.n	96ac <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    968a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    968e:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    9692:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    9696:	40d9      	lsrs	r1, r3
    9698:	f001 0101 	and.w	r1, r1, #1
    969c:	3102      	adds	r1, #2
}
    969e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    96a2:	4610      	mov	r0, r2
    96a4:	f004 bb4c 	b.w	dd40 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    96a8:	2103      	movs	r1, #3
    96aa:	e7f8      	b.n	969e <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    96ac:	2102      	movs	r1, #2
    96ae:	e7f6      	b.n	969e <nrfx_gpiote_trigger_enable+0x6e>
    96b0:	200000ec 	.word	0x200000ec
    96b4:	40006000 	.word	0x40006000

000096b8 <nrfx_gpiote_trigger_disable>:
{
    96b8:	b508      	push	{r3, lr}
    96ba:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    96bc:	f7ff fdc4 	bl	9248 <pin_in_use_by_te>
    96c0:	b1c0      	cbz	r0, 96f4 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    96c2:	f102 0108 	add.w	r1, r2, #8
    96c6:	4b0e      	ldr	r3, [pc, #56]	; (9700 <nrfx_gpiote_trigger_disable+0x48>)
    96c8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    96cc:	0799      	lsls	r1, r3, #30
    96ce:	d411      	bmi.n	96f4 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    96d0:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    96d2:	2201      	movs	r2, #1
    96d4:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    96d6:	009b      	lsls	r3, r3, #2
    96d8:	490a      	ldr	r1, [pc, #40]	; (9704 <nrfx_gpiote_trigger_disable+0x4c>)
    96da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    96de:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    96e2:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    96e6:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    96ea:	f022 0203 	bic.w	r2, r2, #3
    96ee:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    96f2:	bd08      	pop	{r3, pc}
    96f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    96f8:	2100      	movs	r1, #0
    96fa:	4610      	mov	r0, r2
    96fc:	f004 bb20 	b.w	dd40 <nrf_gpio_cfg_sense_set>
    9700:	200000ec 	.word	0x200000ec
    9704:	40006000 	.word	0x40006000

00009708 <nrfx_gpiote_pin_uninit>:
{
    9708:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    970a:	4b0d      	ldr	r3, [pc, #52]	; (9740 <nrfx_gpiote_pin_uninit+0x38>)
    970c:	f100 0208 	add.w	r2, r0, #8
{
    9710:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    9712:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    9716:	07db      	lsls	r3, r3, #31
    9718:	d50f      	bpl.n	973a <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    971a:	f7ff ffcd 	bl	96b8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    971e:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    9720:	f004 041f 	and.w	r4, r4, #31
    9724:	f7ff fde2 	bl	92ec <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    9728:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    972c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9730:	2202      	movs	r2, #2
    9732:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    9736:	4803      	ldr	r0, [pc, #12]	; (9744 <nrfx_gpiote_pin_uninit+0x3c>)
}
    9738:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    973a:	4803      	ldr	r0, [pc, #12]	; (9748 <nrfx_gpiote_pin_uninit+0x40>)
    973c:	e7fc      	b.n	9738 <nrfx_gpiote_pin_uninit+0x30>
    973e:	bf00      	nop
    9740:	200000ec 	.word	0x200000ec
    9744:	0bad0000 	.word	0x0bad0000
    9748:	0bad0004 	.word	0x0bad0004

0000974c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    974c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9750:	4b4f      	ldr	r3, [pc, #316]	; (9890 <nrfx_gpiote_irq_handler+0x144>)
    return p_reg->INTENSET & mask;
    9752:	4850      	ldr	r0, [pc, #320]	; (9894 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    9754:	4950      	ldr	r1, [pc, #320]	; (9898 <nrfx_gpiote_irq_handler+0x14c>)
    uint32_t status = 0;
    9756:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    9758:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    975a:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    975c:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    975e:	b136      	cbz	r6, 976e <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    9760:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    9764:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9766:	bf1e      	ittt	ne
    9768:	601c      	strne	r4, [r3, #0]
    976a:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    976c:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    976e:	3304      	adds	r3, #4
    9770:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    9772:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    9776:	d1f1      	bne.n	975c <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9778:	4b46      	ldr	r3, [pc, #280]	; (9894 <nrfx_gpiote_irq_handler+0x148>)
    977a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    977e:	b1bb      	cbz	r3, 97b0 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    9780:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    9784:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    9788:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    978a:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    978e:	af01      	add	r7, sp, #4
    9790:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    9794:	9c01      	ldr	r4, [sp, #4]
    9796:	b98c      	cbnz	r4, 97bc <nrfx_gpiote_irq_handler+0x70>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9798:	4b3e      	ldr	r3, [pc, #248]	; (9894 <nrfx_gpiote_irq_handler+0x148>)
    979a:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    979e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    97a2:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    97a6:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    97a8:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    97ac:	2b00      	cmp	r3, #0
    97ae:	d1ee      	bne.n	978e <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    97b0:	2401      	movs	r4, #1
    while (mask)
    97b2:	2d00      	cmp	r5, #0
    97b4:	d153      	bne.n	985e <nrfx_gpiote_irq_handler+0x112>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    97b6:	b003      	add	sp, #12
    97b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    97bc:	fa94 f4a4 	rbit	r4, r4
    97c0:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    97c4:	4a35      	ldr	r2, [pc, #212]	; (989c <nrfx_gpiote_irq_handler+0x150>)
    97c6:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    97ca:	08e0      	lsrs	r0, r4, #3
    97cc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    97d0:	5c3b      	ldrb	r3, [r7, r0]
    bit = BITMASK_RELBIT_GET(bit);
    97d2:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    97d6:	fa08 f202 	lsl.w	r2, r8, r2
    97da:	ea23 0302 	bic.w	r3, r3, r2
    97de:	543b      	strb	r3, [r7, r0]
    97e0:	00a3      	lsls	r3, r4, #2
    97e2:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    97e6:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    97ea:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    97ee:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    97f0:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    97f2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    97f6:	d518      	bpl.n	982a <nrfx_gpiote_irq_handler+0xde>
        call_handler(pin, trigger);
    97f8:	4659      	mov	r1, fp
    97fa:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    97fc:	fa5f fa82 	uxtb.w	sl, r2
    9800:	f7ff fd2c 	bl	925c <call_handler>
    9804:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    9808:	f3c3 4301 	ubfx	r3, r3, #16, #2
    980c:	459a      	cmp	sl, r3
    980e:	d107      	bne.n	9820 <nrfx_gpiote_irq_handler+0xd4>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    9810:	2100      	movs	r1, #0
    9812:	4620      	mov	r0, r4
    9814:	f004 fa94 	bl	dd40 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    9818:	4651      	mov	r1, sl
    981a:	4620      	mov	r0, r4
    981c:	f004 fa90 	bl	dd40 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    9820:	fa08 f404 	lsl.w	r4, r8, r4
    9824:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    9828:	e7b4      	b.n	9794 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    982a:	2a02      	cmp	r2, #2
    982c:	d10c      	bne.n	9848 <nrfx_gpiote_irq_handler+0xfc>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    982e:	2103      	movs	r1, #3
    9830:	4620      	mov	r0, r4
    9832:	f004 fa85 	bl	dd40 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    9836:	f00a 0305 	and.w	r3, sl, #5
    983a:	2b01      	cmp	r3, #1
    983c:	d1f0      	bne.n	9820 <nrfx_gpiote_irq_handler+0xd4>
            call_handler(pin, trigger);
    983e:	4659      	mov	r1, fp
    9840:	4620      	mov	r0, r4
    9842:	f7ff fd0b 	bl	925c <call_handler>
    9846:	e7eb      	b.n	9820 <nrfx_gpiote_irq_handler+0xd4>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    9848:	2102      	movs	r1, #2
    984a:	4620      	mov	r0, r4
    984c:	f004 fa78 	bl	dd40 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    9850:	f1ba 0f03 	cmp.w	sl, #3
    9854:	d0f3      	beq.n	983e <nrfx_gpiote_irq_handler+0xf2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    9856:	2a03      	cmp	r2, #3
    9858:	d1e2      	bne.n	9820 <nrfx_gpiote_irq_handler+0xd4>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    985a:	458a      	cmp	sl, r1
    985c:	e7ee      	b.n	983c <nrfx_gpiote_irq_handler+0xf0>
        uint32_t ch = NRF_CTZ(mask);
    985e:	fa95 f3a5 	rbit	r3, r5
    9862:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    9866:	fa04 f203 	lsl.w	r2, r4, r3
    986a:	009b      	lsls	r3, r3, #2
    986c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    9870:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    9874:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    9878:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    987c:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    9880:	f3c0 2004 	ubfx	r0, r0, #8, #5
    9884:	f3c1 4101 	ubfx	r1, r1, #16, #2
    9888:	f7ff fce8 	bl	925c <call_handler>
    988c:	e791      	b.n	97b2 <nrfx_gpiote_irq_handler+0x66>
    988e:	bf00      	nop
    9890:	40006100 	.word	0x40006100
    9894:	40006000 	.word	0x40006000
    9898:	40006120 	.word	0x40006120
    989c:	200000ec 	.word	0x200000ec

000098a0 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
    98a0:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
    98a2:	4c0b      	ldr	r4, [pc, #44]	; (98d0 <nrfx_power_init+0x30>)
{
    98a4:	4603      	mov	r3, r0
    if (m_initialized)
    98a6:	7820      	ldrb	r0, [r4, #0]
    98a8:	b978      	cbnz	r0, 98ca <nrfx_power_init+0x2a>
#elif NRF_REGULATORS_HAS_DCDCEN_VDDH
    nrf_regulators_dcdcen_vddh_set(NRF_REGULATORS, p_config->dcdcenhv);
#endif

#if NRF_POWER_HAS_DCDCEN
    nrf_power_dcdcen_set(NRF_POWER, p_config->dcdcen);
    98aa:	781b      	ldrb	r3, [r3, #0]
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    98ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    98b0:	f003 0301 	and.w	r3, r3, #1
    98b4:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    98b8:	f7fa fbf0 	bl	409c <arch_irq_is_enabled>
    98bc:	b908      	cbnz	r0, 98c2 <nrfx_power_init+0x22>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    98be:	f7fa fbcb 	bl	4058 <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
    98c2:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
    98c4:	4803      	ldr	r0, [pc, #12]	; (98d4 <nrfx_power_init+0x34>)
    m_initialized = true;
    98c6:	7023      	strb	r3, [r4, #0]
}
    98c8:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
    98ca:	4803      	ldr	r0, [pc, #12]	; (98d8 <nrfx_power_init+0x38>)
    98cc:	e7fc      	b.n	98c8 <nrfx_power_init+0x28>
    98ce:	bf00      	nop
    98d0:	20001fec 	.word	0x20001fec
    98d4:	0bad0000 	.word	0x0bad0000
    98d8:	0bad000c 	.word	0x0bad000c

000098dc <nrfx_power_usbevt_uninit>:
    p_reg->INTENCLR = mask;
    98dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    98e0:	f44f 7260 	mov.w	r2, #896	; 0x380
    98e4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}

void nrfx_power_usbevt_uninit(void)
{
    nrfx_power_usbevt_disable();
    m_usbevt_handler = NULL;
    98e8:	4b01      	ldr	r3, [pc, #4]	; (98f0 <nrfx_power_usbevt_uninit+0x14>)
    98ea:	2200      	movs	r2, #0
    98ec:	601a      	str	r2, [r3, #0]
}
    98ee:	4770      	bx	lr
    98f0:	20001980 	.word	0x20001980

000098f4 <nrfx_power_usbevt_init>:
{
    98f4:	b508      	push	{r3, lr}
    nrfx_power_usbevt_uninit();
    98f6:	f7ff fff1 	bl	98dc <nrfx_power_usbevt_uninit>
    if (p_config->handler != NULL)
    98fa:	6803      	ldr	r3, [r0, #0]
    98fc:	b10b      	cbz	r3, 9902 <nrfx_power_usbevt_init+0xe>
        m_usbevt_handler = p_config->handler;
    98fe:	4a01      	ldr	r2, [pc, #4]	; (9904 <nrfx_power_usbevt_init+0x10>)
    9900:	6013      	str	r3, [r2, #0]
}
    9902:	bd08      	pop	{r3, pc}
    9904:	20001980 	.word	0x20001980

00009908 <nrfx_power_irq_handler>:

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
    9908:	b510      	push	{r4, lr}
    return p_reg->INTENSET;
    990a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    990e:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    9912:	0762      	lsls	r2, r4, #29
    9914:	d507      	bpl.n	9926 <nrfx_power_irq_handler+0x1e>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
    9916:	f44f 7084 	mov.w	r0, #264	; 0x108
    991a:	f004 fa1f 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    991e:	b110      	cbz	r0, 9926 <nrfx_power_irq_handler+0x1e>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
    9920:	4b1e      	ldr	r3, [pc, #120]	; (999c <nrfx_power_irq_handler+0x94>)
    9922:	681b      	ldr	r3, [r3, #0]
    9924:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    9926:	06a3      	lsls	r3, r4, #26
    9928:	d508      	bpl.n	993c <nrfx_power_irq_handler+0x34>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
    992a:	f44f 708a 	mov.w	r0, #276	; 0x114
    992e:	f004 fa15 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    9932:	b118      	cbz	r0, 993c <nrfx_power_irq_handler+0x34>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
    9934:	4b1a      	ldr	r3, [pc, #104]	; (99a0 <nrfx_power_irq_handler+0x98>)
    9936:	2000      	movs	r0, #0
    9938:	681b      	ldr	r3, [r3, #0]
    993a:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    993c:	0660      	lsls	r0, r4, #25
    993e:	d508      	bpl.n	9952 <nrfx_power_irq_handler+0x4a>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPEXIT))
    9940:	f44f 708c 	mov.w	r0, #280	; 0x118
    9944:	f004 fa0a 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    9948:	b118      	cbz	r0, 9952 <nrfx_power_irq_handler+0x4a>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
    994a:	4b15      	ldr	r3, [pc, #84]	; (99a0 <nrfx_power_irq_handler+0x98>)
    994c:	2001      	movs	r0, #1
    994e:	681b      	ldr	r3, [r3, #0]
    9950:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_USBREG
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    9952:	0621      	lsls	r1, r4, #24
    9954:	d508      	bpl.n	9968 <nrfx_power_irq_handler+0x60>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBDETECTED))
    9956:	f44f 708e 	mov.w	r0, #284	; 0x11c
    995a:	f004 f9ff 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    995e:	b118      	cbz	r0, 9968 <nrfx_power_irq_handler+0x60>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_DETECTED);
    9960:	4b10      	ldr	r3, [pc, #64]	; (99a4 <nrfx_power_irq_handler+0x9c>)
    9962:	2000      	movs	r0, #0
    9964:	681b      	ldr	r3, [r3, #0]
    9966:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    9968:	05e2      	lsls	r2, r4, #23
    996a:	d508      	bpl.n	997e <nrfx_power_irq_handler+0x76>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBREMOVED))
    996c:	f44f 7090 	mov.w	r0, #288	; 0x120
    9970:	f004 f9f4 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    9974:	b118      	cbz	r0, 997e <nrfx_power_irq_handler+0x76>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_REMOVED);
    9976:	4b0b      	ldr	r3, [pc, #44]	; (99a4 <nrfx_power_irq_handler+0x9c>)
    9978:	2001      	movs	r0, #1
    997a:	681b      	ldr	r3, [r3, #0]
    997c:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    997e:	05a3      	lsls	r3, r4, #22
    9980:	d50a      	bpl.n	9998 <nrfx_power_irq_handler+0x90>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBPWRRDY))
    9982:	f44f 7092 	mov.w	r0, #292	; 0x124
    9986:	f004 f9e9 	bl	dd5c <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    998a:	b128      	cbz	r0, 9998 <nrfx_power_irq_handler+0x90>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    998c:	4b05      	ldr	r3, [pc, #20]	; (99a4 <nrfx_power_irq_handler+0x9c>)
    }
#endif
}
    998e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    9992:	681b      	ldr	r3, [r3, #0]
    9994:	2002      	movs	r0, #2
    9996:	4718      	bx	r3
}
    9998:	bd10      	pop	{r4, pc}
    999a:	bf00      	nop
    999c:	20001988 	.word	0x20001988
    99a0:	20001984 	.word	0x20001984
    99a4:	20001980 	.word	0x20001980

000099a8 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    99a8:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    99aa:	4801      	ldr	r0, [pc, #4]	; (99b0 <nrfx_ppi_channel_alloc+0x8>)
    99ac:	f7ff bb7e 	b.w	90ac <nrfx_flag32_alloc>
    99b0:	2000014c 	.word	0x2000014c

000099b4 <nrfx_ppi_channel_free>:
NRFX_STATIC_INLINE uint32_t nrfx_ppi_task_addr_group_disable_get(nrf_ppi_channel_group_t group);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE uint32_t nrfx_ppi_channel_to_mask(nrf_ppi_channel_t channel)
{
    return (1uL << (uint32_t) channel);
    99b4:	2301      	movs	r3, #1
    99b6:	4083      	lsls	r3, r0
    return ((NRFX_PPI_PROG_APP_CHANNELS_MASK & nrfx_ppi_channel_to_mask(channel)) != 0);
    99b8:	f3c3 0213 	ubfx	r2, r3, #0, #20
}


nrfx_err_t nrfx_ppi_channel_free(nrf_ppi_channel_t channel)
{
    99bc:	4601      	mov	r1, r0
    if (!is_programmable_app_channel(channel))
    99be:	b12a      	cbz	r2, 99cc <nrfx_ppi_channel_free+0x18>
    p_reg->CHENCLR = PPI_CHENCLR_CH0_Clear << ((uint32_t) channel);
    99c0:	4a03      	ldr	r2, [pc, #12]	; (99d0 <nrfx_ppi_channel_free+0x1c>)
        return NRFX_ERROR_INVALID_PARAM;
    }

    nrf_ppi_channel_disable(NRF_PPI, channel);

    return nrfx_flag32_free(&m_channels_allocated, channel);
    99c2:	4804      	ldr	r0, [pc, #16]	; (99d4 <nrfx_ppi_channel_free+0x20>)
    99c4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    99c8:	f7ff bb90 	b.w	90ec <nrfx_flag32_free>
}
    99cc:	4802      	ldr	r0, [pc, #8]	; (99d8 <nrfx_ppi_channel_free+0x24>)
    99ce:	4770      	bx	lr
    99d0:	4001f000 	.word	0x4001f000
    99d4:	2000014c 	.word	0x2000014c
    99d8:	0bad0004 	.word	0x0bad0004

000099dc <nrfx_ppi_group_alloc>:
    return err_code;
}


nrfx_err_t nrfx_ppi_group_alloc(nrf_ppi_channel_group_t * p_group)
{
    99dc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_groups_allocated, (uint8_t *)p_group);
    99de:	4801      	ldr	r0, [pc, #4]	; (99e4 <nrfx_ppi_group_alloc+0x8>)
    99e0:	f7ff bb64 	b.w	90ac <nrfx_flag32_alloc>
    99e4:	20000148 	.word	0x20000148

000099e8 <nrfx_ppi_group_free>:
    p_reg->TASKS_CHG[(uint32_t) group].DIS = 1UL;
    99e8:	00c3      	lsls	r3, r0, #3
    99ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    99ee:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    99f2:	2201      	movs	r2, #1
}


nrfx_err_t nrfx_ppi_group_free(nrf_ppi_channel_group_t group)
{
    99f4:	4601      	mov	r1, r0
    99f6:	605a      	str	r2, [r3, #4]
    nrf_ppi_group_disable(NRF_PPI, group);
    return nrfx_flag32_free(&m_groups_allocated, group);
    99f8:	4801      	ldr	r0, [pc, #4]	; (9a00 <nrfx_ppi_group_free+0x18>)
    99fa:	f7ff bb77 	b.w	90ec <nrfx_flag32_free>
    99fe:	bf00      	nop
    9a00:	20000148 	.word	0x20000148

00009a04 <nrfx_qdec_irq_handler>:
static nrfx_qdec_event_handler_t m_qdec_event_handler = NULL;
static nrfx_drv_state_t m_state = NRFX_DRV_STATE_UNINITIALIZED;
static bool m_skip_gpio_cfg;

void nrfx_qdec_irq_handler(void)
{
    9a04:	b513      	push	{r0, r1, r4, lr}
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_qdec_event_check(NRF_QDEC_Type const * p_reg, nrf_qdec_event_t event)
{
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    9a06:	4c2a      	ldr	r4, [pc, #168]	; (9ab0 <nrfx_qdec_irq_handler+0xac>)
    9a08:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    nrfx_qdec_event_t event;
    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_SAMPLERDY) &&
    9a0c:	b1b3      	cbz	r3, 9a3c <nrfx_qdec_irq_handler+0x38>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    9a0e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    9a12:	07d9      	lsls	r1, r3, #31
    9a14:	d512      	bpl.n	9a3c <nrfx_qdec_irq_handler+0x38>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    9a16:	2300      	movs	r3, #0
    9a18:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    9a1c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_SAMPLERDY_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_SAMPLERDY);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_SAMPLERDY));

        event.type = NRF_QDEC_EVENT_SAMPLERDY;
    9a20:	f44f 7380 	mov.w	r3, #256	; 0x100
    9a24:	f8ad 3000 	strh.w	r3, [sp]
    return (nrf_qdec_sampleper_t)(p_reg->SAMPLEPER);
}

NRF_STATIC_INLINE int32_t nrf_qdec_sample_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->SAMPLE;
    9a28:	f8d4 350c 	ldr.w	r3, [r4, #1292]	; 0x50c
        event.data.sample.value = (int8_t)nrf_qdec_sample_get(NRF_QDEC);
    9a2c:	f88d 3002 	strb.w	r3, [sp, #2]
        m_qdec_event_handler(event);
    9a30:	4b20      	ldr	r3, [pc, #128]	; (9ab4 <nrfx_qdec_irq_handler+0xb0>)
    9a32:	aa02      	add	r2, sp, #8
    9a34:	e912 0003 	ldmdb	r2, {r0, r1}
    9a38:	681b      	ldr	r3, [r3, #0]
    9a3a:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    9a3c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    }

    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_REPORTRDY) &&
    9a40:	b1d3      	cbz	r3, 9a78 <nrfx_qdec_irq_handler+0x74>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    9a42:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    9a46:	079a      	lsls	r2, r3, #30
    9a48:	d516      	bpl.n	9a78 <nrfx_qdec_irq_handler+0x74>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    9a4a:	2300      	movs	r3, #0
    9a4c:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    9a50:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_REPORTRDY_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_REPORTRDY);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_REPORTRDY));

        event.type = NRF_QDEC_EVENT_REPORTRDY;
    9a54:	f44f 7382 	mov.w	r3, #260	; 0x104
    9a58:	f8ad 3000 	strh.w	r3, [sp]
    return p_reg->ACC;
}

NRF_STATIC_INLINE int32_t nrf_qdec_accread_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->ACCREAD;
    9a5c:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518

        event.data.report.acc    = (int16_t)nrf_qdec_accread_get(NRF_QDEC);
    9a60:	f8ad 3002 	strh.w	r3, [sp, #2]
    return p_reg->ACCDBL;
}

NRF_STATIC_INLINE uint32_t nrf_qdec_accdblread_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->ACCDBLREAD;
    9a64:	f8d4 3548 	ldr.w	r3, [r4, #1352]	; 0x548
        event.data.report.accdbl = (uint16_t)nrf_qdec_accdblread_get(NRF_QDEC);
    9a68:	f8ad 3004 	strh.w	r3, [sp, #4]
        m_qdec_event_handler(event);
    9a6c:	4b11      	ldr	r3, [pc, #68]	; (9ab4 <nrfx_qdec_irq_handler+0xb0>)
    9a6e:	aa02      	add	r2, sp, #8
    9a70:	e912 0003 	ldmdb	r2, {r0, r1}
    9a74:	681b      	ldr	r3, [r3, #0]
    9a76:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    9a78:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    }

    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_ACCOF) &&
    9a7c:	b1ab      	cbz	r3, 9aaa <nrfx_qdec_irq_handler+0xa6>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    9a7e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    9a82:	075b      	lsls	r3, r3, #29
    9a84:	d511      	bpl.n	9aaa <nrfx_qdec_irq_handler+0xa6>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    9a86:	2300      	movs	r3, #0
    9a88:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    9a8c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_ACCOF_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_ACCOF);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_ACCOF));

        event.type = NRF_QDEC_EVENT_ACCOF;
    9a90:	f44f 7384 	mov.w	r3, #264	; 0x108
    9a94:	f8ad 3000 	strh.w	r3, [sp]
        m_qdec_event_handler(event);
    9a98:	aa02      	add	r2, sp, #8
    9a9a:	4b06      	ldr	r3, [pc, #24]	; (9ab4 <nrfx_qdec_irq_handler+0xb0>)
    9a9c:	e912 0003 	ldmdb	r2, {r0, r1}
    9aa0:	681b      	ldr	r3, [r3, #0]
    }
}
    9aa2:	b002      	add	sp, #8
    9aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_qdec_event_handler(event);
    9aa8:	4718      	bx	r3
}
    9aaa:	b002      	add	sp, #8
    9aac:	bd10      	pop	{r4, pc}
    9aae:	bf00      	nop
    9ab0:	40012000 	.word	0x40012000
    9ab4:	2000198c 	.word	0x2000198c

00009ab8 <nrfx_qdec_init>:


nrfx_err_t nrfx_qdec_init(nrfx_qdec_config_t const * p_config,
                          nrfx_qdec_event_handler_t  event_handler)
{
    9ab8:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(p_config);
    NRFX_ASSERT(event_handler);
    nrfx_err_t err_code;

    if (m_state != NRFX_DRV_STATE_UNINITIALIZED)
    9aba:	4c30      	ldr	r4, [pc, #192]	; (9b7c <nrfx_qdec_init+0xc4>)
    9abc:	7823      	ldrb	r3, [r4, #0]
    9abe:	2b00      	cmp	r3, #0
    9ac0:	d159      	bne.n	9b76 <nrfx_qdec_init+0xbe>
                         __func__,
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }

    m_qdec_event_handler = event_handler;
    9ac2:	4b2f      	ldr	r3, [pc, #188]	; (9b80 <nrfx_qdec_init+0xc8>)
    m_skip_gpio_cfg = p_config->skip_gpio_cfg;
    9ac4:	7e02      	ldrb	r2, [r0, #24]
    m_qdec_event_handler = event_handler;
    9ac6:	6019      	str	r1, [r3, #0]
    m_skip_gpio_cfg = p_config->skip_gpio_cfg;
    9ac8:	4b2e      	ldr	r3, [pc, #184]	; (9b84 <nrfx_qdec_init+0xcc>)
    9aca:	701a      	strb	r2, [r3, #0]

    if (!p_config->skip_gpio_cfg)
    9acc:	b9c2      	cbnz	r2, 9b00 <nrfx_qdec_init+0x48>
    *p_pin = pin_number & 0x1F;
    9ace:	6843      	ldr	r3, [r0, #4]
    9ad0:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9ad4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9ad8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    9ae0:	6883      	ldr	r3, [r0, #8]
    9ae2:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9ae6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    {
        nrf_gpio_cfg_input(p_config->psela, NRF_GPIO_PIN_NOPULL);
        nrf_gpio_cfg_input(p_config->pselb, NRF_GPIO_PIN_NOPULL);
        if (p_config->pselled != NRF_QDEC_LED_NOT_CONNECTED)
    9aee:	68c3      	ldr	r3, [r0, #12]
    9af0:	1c5d      	adds	r5, r3, #1
    *p_pin = pin_number & 0x1F;
    9af2:	bf1e      	ittt	ne
    9af4:	f003 031f 	andne.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9af8:	f503 73e0 	addne.w	r3, r3, #448	; 0x1c0
    9afc:	f841 2023 	strne.w	r2, [r1, r3, lsl #2]
        {
            nrf_gpio_cfg_input(p_config->pselled, NRF_GPIO_PIN_NOPULL);
        }
    }
    if (!p_config->skip_psel_cfg)
    9b00:	7e42      	ldrb	r2, [r0, #25]
    9b02:	4b21      	ldr	r3, [pc, #132]	; (9b88 <nrfx_qdec_init+0xd0>)
    9b04:	b942      	cbnz	r2, 9b18 <nrfx_qdec_init+0x60>
    {
        nrf_qdec_pins_set(NRF_QDEC, p_config->psela, p_config->pselb, p_config->pselled);
    9b06:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    9b0a:	68c2      	ldr	r2, [r0, #12]
    p_reg->PSEL.A = phase_a_pin;
    9b0c:	f8c3 5520 	str.w	r5, [r3, #1312]	; 0x520
    p_reg->PSEL.B = phase_b_pin;
    9b10:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
    p_reg->PSEL.LED = led_pin;
    9b14:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->SAMPLEPER = sampleper;
    9b18:	7842      	ldrb	r2, [r0, #1]
    9b1a:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    return p_reg->PSEL.LED;
    9b1e:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    }

    nrf_qdec_sampleper_set(NRF_QDEC, p_config->sampleper);
    // Change the period and polarity of the LED only when it is used,
    // otherwise the ledpre field might have an invalid value.
    if (nrf_qdec_led_pin_get(NRF_QDEC) != NRF_QDEC_LED_NOT_CONNECTED)
    9b22:	3201      	adds	r2, #1
    {
        nrf_qdec_ledpre_set(NRF_QDEC, p_config->ledpre);
    9b24:	bf1f      	itttt	ne
    9b26:	6902      	ldrne	r2, [r0, #16]
}

NRF_STATIC_INLINE void nrf_qdec_ledpre_set(NRF_QDEC_Type * p_reg, uint32_t time_us)
{
    p_reg->LEDPRE = time_us;
    9b28:	f8c3 2540 	strne.w	r2, [r3, #1344]	; 0x540
    return (reportper == NRF_QDEC_REPORTPER_10) ? 10 : reportper * 40;
}

NRF_STATIC_INLINE void nrf_qdec_ledpol_set(NRF_QDEC_Type * p_reg, nrf_qdec_ledpol_t pol)
{
    p_reg->LEDPOL = pol;
    9b2c:	7d02      	ldrbne	r2, [r0, #20]
    9b2e:	f8c3 2504 	strne.w	r2, [r3, #1284]	; 0x504
        nrf_qdec_ledpol_set(NRF_QDEC, p_config->ledpol);
    }

    if (p_config->dbfen)
    9b32:	7d42      	ldrb	r2, [r0, #21]
    9b34:	b102      	cbz	r2, 9b38 <nrfx_qdec_init+0x80>
    p_reg->DBFEN = NRF_QDEC_DBFEN_ENABLE;
    9b36:	2201      	movs	r2, #1
    p_reg->DBFEN = NRF_QDEC_DBFEN_DISABLE;
    9b38:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
        nrf_qdec_dbfen_disable(NRF_QDEC);
    }

    uint32_t int_mask = NRF_QDEC_INT_ACCOF_MASK;

    if (p_config->reportper != NRF_QDEC_REPORTPER_DISABLED)
    9b3c:	7802      	ldrb	r2, [r0, #0]
    9b3e:	2a10      	cmp	r2, #16
    p_reg->SHORTS |= mask;
    9b40:	bf1f      	itttt	ne
    9b42:	f8d3 2200 	ldrne.w	r2, [r3, #512]	; 0x200
    9b46:	f042 0201 	orrne.w	r2, r2, #1
    9b4a:	f8c3 2200 	strne.w	r2, [r3, #512]	; 0x200
    p_reg->REPORTPER = reportper;
    9b4e:	7802      	ldrbne	r2, [r0, #0]
    9b50:	bf18      	it	ne
    9b52:	f8c3 2510 	strne.w	r2, [r3, #1296]	; 0x510
        nrf_qdec_shorts_enable(NRF_QDEC, NRF_QDEC_SHORT_REPORTRDY_READCLRACC_MASK);
        nrf_qdec_reportper_set(NRF_QDEC, p_config->reportper);
        int_mask |= NRF_QDEC_INT_REPORTRDY_MASK;
    }

    if (p_config->sample_inten)
    9b56:	7d81      	ldrb	r1, [r0, #22]
        int_mask |= NRF_QDEC_INT_REPORTRDY_MASK;
    9b58:	bf14      	ite	ne
    9b5a:	2206      	movne	r2, #6
    uint32_t int_mask = NRF_QDEC_INT_ACCOF_MASK;
    9b5c:	2204      	moveq	r2, #4
    if (p_config->sample_inten)
    9b5e:	b109      	cbz	r1, 9b64 <nrfx_qdec_init+0xac>
    {
        int_mask |= NRF_QDEC_INT_SAMPLERDY_MASK;
    9b60:	f042 0201 	orr.w	r2, r2, #1
    p_reg->INTENSET = mask; // writing 0 has no effect
    9b64:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    }

    nrf_qdec_int_enable(NRF_QDEC, int_mask);
    NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_QDEC), p_config->interrupt_priority);
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_QDEC));
    9b68:	2012      	movs	r0, #18
    9b6a:	f7fa fa75 	bl	4058 <arch_irq_enable>

    m_state = NRFX_DRV_STATE_INITIALIZED;
    9b6e:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    9b70:	4806      	ldr	r0, [pc, #24]	; (9b8c <nrfx_qdec_init+0xd4>)
    m_state = NRFX_DRV_STATE_INITIALIZED;
    9b72:	7023      	strb	r3, [r4, #0]
}
    9b74:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    9b76:	4806      	ldr	r0, [pc, #24]	; (9b90 <nrfx_qdec_init+0xd8>)
    9b78:	e7fc      	b.n	9b74 <nrfx_qdec_init+0xbc>
    9b7a:	bf00      	nop
    9b7c:	20001fee 	.word	0x20001fee
    9b80:	2000198c 	.word	0x2000198c
    9b84:	20001fed 	.word	0x20001fed
    9b88:	40012000 	.word	0x40012000
    9b8c:	0bad0000 	.word	0x0bad0000
    9b90:	0bad0005 	.word	0x0bad0005

00009b94 <nrfx_qdec_enable>:
    p_reg->ENABLE = NRF_QDEC_ENABLE;
    9b94:	4b04      	ldr	r3, [pc, #16]	; (9ba8 <nrfx_qdec_enable+0x14>)
    9b96:	2201      	movs	r2, #1
    9b98:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)task) ) = 1;
    9b9c:	601a      	str	r2, [r3, #0]
void nrfx_qdec_enable(void)
{
    NRFX_ASSERT(m_state == NRFX_DRV_STATE_INITIALIZED);
    nrf_qdec_enable(NRF_QDEC);
    nrf_qdec_task_trigger(NRF_QDEC, NRF_QDEC_TASK_START);
    m_state = NRFX_DRV_STATE_POWERED_ON;
    9b9e:	4b03      	ldr	r3, [pc, #12]	; (9bac <nrfx_qdec_enable+0x18>)
    9ba0:	2202      	movs	r2, #2
    9ba2:	701a      	strb	r2, [r3, #0]
    NRFX_LOG_INFO("Enabled.");
}
    9ba4:	4770      	bx	lr
    9ba6:	bf00      	nop
    9ba8:	40012000 	.word	0x40012000
    9bac:	20001fee 	.word	0x20001fee

00009bb0 <nrfx_qdec_accumulators_read>:
    9bb0:	4b04      	ldr	r3, [pc, #16]	; (9bc4 <nrfx_qdec_accumulators_read+0x14>)
    9bb2:	2201      	movs	r2, #1
    9bb4:	609a      	str	r2, [r3, #8]
    return p_reg->ACCREAD;
    9bb6:	f8d3 2518 	ldr.w	r2, [r3, #1304]	; 0x518
void nrfx_qdec_accumulators_read(int16_t * p_acc, int16_t * p_accdbl)
{
    NRFX_ASSERT(m_state == NRFX_DRV_STATE_POWERED_ON);
    nrf_qdec_task_trigger(NRF_QDEC, NRF_QDEC_TASK_READCLRACC);

    *p_acc    = (int16_t)nrf_qdec_accread_get(NRF_QDEC);
    9bba:	8002      	strh	r2, [r0, #0]
    return p_reg->ACCDBLREAD;
    9bbc:	f8d3 3548 	ldr.w	r3, [r3, #1352]	; 0x548
    *p_accdbl = (int16_t)nrf_qdec_accdblread_get(NRF_QDEC);
    9bc0:	800b      	strh	r3, [r1, #0]

    NRFX_LOG_DEBUG("Accumulators data, ACC register:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_acc, sizeof(p_acc[0]));
    NRFX_LOG_DEBUG("Accumulators data, ACCDBL register:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_accdbl, sizeof(p_accdbl[0]));
}
    9bc2:	4770      	bx	lr
    9bc4:	40012000 	.word	0x40012000

00009bc8 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
    9bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(p_config);
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9bcc:	4d52      	ldr	r5, [pc, #328]	; (9d18 <nrfx_spim_init+0x150>)
{
    9bce:	460c      	mov	r4, r1
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    9bd0:	7901      	ldrb	r1, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9bd2:	014f      	lsls	r7, r1, #5
    9bd4:	eb05 1141 	add.w	r1, r5, r1, lsl #5
{
    9bd8:	4606      	mov	r6, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9bda:	7f08      	ldrb	r0, [r1, #28]
    9bdc:	2800      	cmp	r0, #0
    9bde:	f040 8098 	bne.w	9d12 <nrfx_spim_init+0x14a>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    9be2:	f8d6 8000 	ldr.w	r8, [r6]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    9be6:	51ea      	str	r2, [r5, r7]
    p_cb->p_context = p_context;
    9be8:	604b      	str	r3, [r1, #4]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    9bea:	7be0      	ldrb	r0, [r4, #15]
    9bec:	7f8a      	ldrb	r2, [r1, #30]
    9bee:	f360 0200 	bfi	r2, r0, #0, #1
    9bf2:	778a      	strb	r2, [r1, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
    9bf4:	7920      	ldrb	r0, [r4, #4]
    9bf6:	b2d2      	uxtb	r2, r2
    9bf8:	f360 0241 	bfi	r2, r0, #1, #1
    9bfc:	778a      	strb	r2, [r1, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
#endif
    p_cb->ss_pin = p_config->ss_pin;
    9bfe:	78e3      	ldrb	r3, [r4, #3]
    9c00:	77cb      	strb	r3, [r1, #31]
    if (!p_config->skip_gpio_cfg)
    9c02:	7be3      	ldrb	r3, [r4, #15]
    9c04:	f8d6 9000 	ldr.w	r9, [r6]
    9c08:	2b00      	cmp	r3, #0
    9c0a:	d140      	bne.n	9c8e <nrfx_spim_init+0xc6>
        nrf_gpio_pin_write(p_config->sck_pin,
    9c0c:	7b21      	ldrb	r1, [r4, #12]
    9c0e:	7820      	ldrb	r0, [r4, #0]
    9c10:	2901      	cmp	r1, #1
    9c12:	bf94      	ite	ls
    9c14:	2100      	movls	r1, #0
    9c16:	2101      	movhi	r1, #1
    9c18:	f004 f8cd 	bl	ddb6 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    9c1c:	7823      	ldrb	r3, [r4, #0]
    9c1e:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9c22:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9c26:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9c2a:	2201      	movs	r2, #1
    9c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    9c30:	7863      	ldrb	r3, [r4, #1]
    9c32:	2bff      	cmp	r3, #255	; 0xff
    9c34:	d00c      	beq.n	9c50 <nrfx_spim_init+0x88>
    *p_pin = pin_number & 0x1F;
    9c36:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    9c3a:	409a      	lsls	r2, r3
    p_reg->OUTCLR = clr_mask;
    9c3c:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    9c40:	7863      	ldrb	r3, [r4, #1]
    9c42:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9c46:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9c4a:	2203      	movs	r2, #3
    9c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    9c50:	78a3      	ldrb	r3, [r4, #2]
    9c52:	2bff      	cmp	r3, #255	; 0xff
    9c54:	d009      	beq.n	9c6a <nrfx_spim_init+0xa2>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9c56:	7ba2      	ldrb	r2, [r4, #14]
    *p_pin = pin_number & 0x1F;
    9c58:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9c5c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9c60:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9c64:	0092      	lsls	r2, r2, #2
    reg->PIN_CNF[pin_number] = cnf;
    9c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    9c6a:	78e0      	ldrb	r0, [r4, #3]
    9c6c:	28ff      	cmp	r0, #255	; 0xff
    9c6e:	d00e      	beq.n	9c8e <nrfx_spim_init+0xc6>
                               p_config->ss_active_high ? 0 : 1);
    9c70:	7921      	ldrb	r1, [r4, #4]
            nrf_gpio_pin_write(p_config->ss_pin,
    9c72:	f081 0101 	eor.w	r1, r1, #1
    9c76:	f004 f89e 	bl	ddb6 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    9c7a:	78e3      	ldrb	r3, [r4, #3]
    9c7c:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9c80:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9c84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    9c88:	2103      	movs	r1, #3
    9c8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    9c8e:	7c23      	ldrb	r3, [r4, #16]
    9c90:	b993      	cbnz	r3, 9cb8 <nrfx_spim_init+0xf0>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    9c92:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
    9c94:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    9c96:	2bff      	cmp	r3, #255	; 0xff
    9c98:	bf18      	it	ne
    9c9a:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    9c9c:	78a3      	ldrb	r3, [r4, #2]
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
    9c9e:	f8c9 1508 	str.w	r1, [r9, #1288]	; 0x508
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    9ca2:	bf08      	it	eq
    9ca4:	f04f 32ff 	moveq.w	r2, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    9ca8:	2bff      	cmp	r3, #255	; 0xff
    9caa:	bf08      	it	eq
    9cac:	f04f 33ff 	moveq.w	r3, #4294967295
    p_reg->PSEL.MOSI = mosi_pin;
    9cb0:	f8c9 250c 	str.w	r2, [r9, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
    9cb4:	f8c9 3510 	str.w	r3, [r9, #1296]	; 0x510
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
    9cb8:	68a3      	ldr	r3, [r4, #8]
    9cba:	f8c8 3524 	str.w	r3, [r8, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
    9cbe:	7b63      	ldrb	r3, [r4, #13]
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
    9cc0:	7b22      	ldrb	r2, [r4, #12]
    9cc2:	3b00      	subs	r3, #0
    9cc4:	bf18      	it	ne
    9cc6:	2301      	movne	r3, #1
    switch (spi_mode)
    9cc8:	2a02      	cmp	r2, #2
    9cca:	d01c      	beq.n	9d06 <nrfx_spim_init+0x13e>
    9ccc:	2a03      	cmp	r2, #3
    9cce:	d01d      	beq.n	9d0c <nrfx_spim_init+0x144>
    9cd0:	2a01      	cmp	r2, #1
    9cd2:	d101      	bne.n	9cd8 <nrfx_spim_init+0x110>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
    9cd4:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
    9cd8:	f8c8 3554 	str.w	r3, [r8, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
    9cdc:	79a3      	ldrb	r3, [r4, #6]
    9cde:	f8c8 35c0 	str.w	r3, [r8, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
    9ce2:	2307      	movs	r3, #7
    9ce4:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
    9ce8:	59eb      	ldr	r3, [r5, r7]
    9cea:	b123      	cbz	r3, 9cf6 <nrfx_spim_init+0x12e>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    9cec:	6830      	ldr	r0, [r6, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    9cee:	f340 3007 	sbfx	r0, r0, #12, #8
    9cf2:	f7fa f9b1 	bl	4058 <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
    9cf6:	443d      	add	r5, r7
    9cf8:	2300      	movs	r3, #0
    9cfa:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    9cfc:	4807      	ldr	r0, [pc, #28]	; (9d1c <nrfx_spim_init+0x154>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    9cfe:	2301      	movs	r3, #1
    9d00:	772b      	strb	r3, [r5, #28]
}
    9d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    9d06:	f043 0304 	orr.w	r3, r3, #4
        break;
    9d0a:	e7e5      	b.n	9cd8 <nrfx_spim_init+0x110>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    9d0c:	f043 0306 	orr.w	r3, r3, #6
        break;
    9d10:	e7e2      	b.n	9cd8 <nrfx_spim_init+0x110>
        return err_code;
    9d12:	4803      	ldr	r0, [pc, #12]	; (9d20 <nrfx_spim_init+0x158>)
    9d14:	e7f5      	b.n	9d02 <nrfx_spim_init+0x13a>
    9d16:	bf00      	nop
    9d18:	20001990 	.word	0x20001990
    9d1c:	0bad0000 	.word	0x0bad0000
    9d20:	0bad0005 	.word	0x0bad0005

00009d24 <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
    9d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    9d26:	7903      	ldrb	r3, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
    9d28:	4d20      	ldr	r5, [pc, #128]	; (9dac <nrfx_spim_uninit+0x88>)
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
    9d2a:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
    9d2c:	015e      	lsls	r6, r3, #5
    9d2e:	eb05 1743 	add.w	r7, r5, r3, lsl #5
    9d32:	59ab      	ldr	r3, [r5, r6]
    9d34:	b1b3      	cbz	r3, 9d64 <nrfx_spim_uninit+0x40>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    9d36:	f344 3007 	sbfx	r0, r4, #12, #8
    9d3a:	f7fa f99b 	bl	4074 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    9d3e:	4b1c      	ldr	r3, [pc, #112]	; (9db0 <nrfx_spim_uninit+0x8c>)
    9d40:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
    9d44:	7f7b      	ldrb	r3, [r7, #29]
    9d46:	b16b      	cbz	r3, 9d64 <nrfx_spim_uninit+0x40>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9d48:	2301      	movs	r3, #1
    9d4a:	6163      	str	r3, [r4, #20]
    9d4c:	2764      	movs	r7, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9d4e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
    9d52:	b923      	cbnz	r3, 9d5e <nrfx_spim_uninit+0x3a>
    9d54:	2001      	movs	r0, #1
    9d56:	f003 ff5d 	bl	dc14 <nrfx_busy_wait>
    9d5a:	3f01      	subs	r7, #1
    9d5c:	d1f7      	bne.n	9d4e <nrfx_spim_uninit+0x2a>
    p_cb->transfer_in_progress = false;
    9d5e:	19ab      	adds	r3, r5, r6
    9d60:	2200      	movs	r2, #0
    9d62:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
    9d64:	2300      	movs	r3, #0
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
    9d66:	19a9      	adds	r1, r5, r6
    9d68:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    9d6c:	7f8b      	ldrb	r3, [r1, #30]
    9d6e:	07db      	lsls	r3, r3, #31
    9d70:	d417      	bmi.n	9da2 <nrfx_spim_uninit+0x7e>
    return p_reg->PSEL.SCK;
    9d72:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
    9d76:	f004 f812 	bl	dd9e <spim_pin_uninit>
    return p_reg->PSEL.MISO;
    9d7a:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
    9d7e:	f004 f80e 	bl	dd9e <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
    9d82:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
    9d86:	f004 f80a 	bl	dd9e <spim_pin_uninit>
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    9d8a:	7fcb      	ldrb	r3, [r1, #31]
    9d8c:	2bff      	cmp	r3, #255	; 0xff
    9d8e:	d008      	beq.n	9da2 <nrfx_spim_uninit+0x7e>
    *p_pin = pin_number & 0x1F;
    9d90:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    9d94:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    9d98:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    9d9c:	2102      	movs	r1, #2
    9d9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    9da2:	4435      	add	r5, r6
    9da4:	2300      	movs	r3, #0
    9da6:	772b      	strb	r3, [r5, #28]
}
    9da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9daa:	bf00      	nop
    9dac:	20001990 	.word	0x20001990
    9db0:	00080152 	.word	0x00080152

00009db4 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    9db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    9db8:	4f38      	ldr	r7, [pc, #224]	; (9e9c <nrfx_spim_xfer+0xe8>)
    9dba:	7903      	ldrb	r3, [r0, #4]
    9dbc:	eb07 1843 	add.w	r8, r7, r3, lsl #5
{
    9dc0:	4615      	mov	r5, r2
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
    9dc2:	f898 201d 	ldrb.w	r2, [r8, #29]
{
    9dc6:	4681      	mov	r9, r0
    9dc8:	460c      	mov	r4, r1
    if (p_cb->transfer_in_progress)
    9dca:	015e      	lsls	r6, r3, #5
    9dcc:	2a00      	cmp	r2, #0
    9dce:	d163      	bne.n	9e98 <nrfx_spim_xfer+0xe4>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
    9dd0:	59ba      	ldr	r2, [r7, r6]
    9dd2:	b12a      	cbz	r2, 9de0 <nrfx_spim_xfer+0x2c>
    9dd4:	f015 0f14 	tst.w	r5, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
    9dd8:	bf04      	itt	eq
    9dda:	2201      	moveq	r2, #1
    9ddc:	f888 201d 	strbeq.w	r2, [r8, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
    9de0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    9de4:	eb07 0c06 	add.w	ip, r7, r6
    9de8:	f10c 0c0c 	add.w	ip, ip, #12
    9dec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
    9df0:	2101      	movs	r1, #1
    9df2:	4640      	mov	r0, r8
    9df4:	f003 ffec 	bl	ddd0 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    9df8:	6821      	ldr	r1, [r4, #0]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
    9dfa:	f8d9 3000 	ldr.w	r3, [r9]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    9dfe:	b121      	cbz	r1, 9e0a <nrfx_spim_xfer+0x56>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    9e00:	f001 4260 	and.w	r2, r1, #3758096384	; 0xe0000000
    9e04:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    9e08:	d106      	bne.n	9e18 <nrfx_spim_xfer+0x64>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    9e0a:	68a2      	ldr	r2, [r4, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    9e0c:	b152      	cbz	r2, 9e24 <nrfx_spim_xfer+0x70>
    9e0e:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    9e12:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    9e16:	d005      	beq.n	9e24 <nrfx_spim_xfer+0x70>
        p_cb->transfer_in_progress = false;
    9e18:	443e      	add	r6, r7
    9e1a:	2300      	movs	r3, #0
        return err_code;
    9e1c:	4820      	ldr	r0, [pc, #128]	; (9ea0 <nrfx_spim_xfer+0xec>)
        p_cb->transfer_in_progress = false;
    9e1e:	7773      	strb	r3, [r6, #29]
}
    9e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
    9e24:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    9e26:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    9e2a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    9e2e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
    9e32:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    9e36:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9e3a:	2200      	movs	r2, #0
    9e3c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    9e40:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
    9e44:	f015 0201 	ands.w	r2, r5, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
    9e48:	bf18      	it	ne
    9e4a:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
    9e4c:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
    9e50:	f015 0202 	ands.w	r2, r5, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
    9e54:	bf18      	it	ne
    9e56:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
    9e58:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
    9e5c:	072a      	lsls	r2, r5, #28
    9e5e:	d507      	bpl.n	9e70 <nrfx_spim_xfer+0xbc>
    if (!p_cb->handler)
    9e60:	59ba      	ldr	r2, [r7, r6]
    9e62:	b972      	cbnz	r2, 9e82 <nrfx_spim_xfer+0xce>
        set_ss_pin_state(p_cb, false);
    9e64:	2100      	movs	r1, #0
    9e66:	4640      	mov	r0, r8
    9e68:	f003 ffb2 	bl	ddd0 <set_ss_pin_state>
    return err_code;
    9e6c:	480d      	ldr	r0, [pc, #52]	; (9ea4 <nrfx_spim_xfer+0xf0>)
    9e6e:	e7d7      	b.n	9e20 <nrfx_spim_xfer+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9e70:	2201      	movs	r2, #1
    9e72:	611a      	str	r2, [r3, #16]
    if (!p_cb->handler)
    9e74:	59ba      	ldr	r2, [r7, r6]
    9e76:	b922      	cbnz	r2, 9e82 <nrfx_spim_xfer+0xce>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9e78:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
            while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    9e7c:	2a00      	cmp	r2, #0
    9e7e:	d0fb      	beq.n	9e78 <nrfx_spim_xfer+0xc4>
    9e80:	e7f0      	b.n	9e64 <nrfx_spim_xfer+0xb0>
    if (!enable)
    9e82:	f015 0f04 	tst.w	r5, #4
    9e86:	f04f 0240 	mov.w	r2, #64	; 0x40
    9e8a:	d002      	beq.n	9e92 <nrfx_spim_xfer+0xde>
    p_reg->INTENCLR = mask;
    9e8c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    9e90:	e7ec      	b.n	9e6c <nrfx_spim_xfer+0xb8>
    p_reg->INTENSET = mask;
    9e92:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    9e96:	e7e9      	b.n	9e6c <nrfx_spim_xfer+0xb8>
        return err_code;
    9e98:	4803      	ldr	r0, [pc, #12]	; (9ea8 <nrfx_spim_xfer+0xf4>)
    9e9a:	e7c1      	b.n	9e20 <nrfx_spim_xfer+0x6c>
    9e9c:	20001990 	.word	0x20001990
    9ea0:	0bad000a 	.word	0x0bad000a
    9ea4:	0bad0000 	.word	0x0bad0000
    9ea8:	0bad000b 	.word	0x0bad000b

00009eac <nrfx_spim_0_irq_handler>:
    }
}

#if NRFX_CHECK(NRFX_SPIM0_ENABLED)
void nrfx_spim_0_irq_handler(void)
{
    9eac:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9eae:	4b0c      	ldr	r3, [pc, #48]	; (9ee0 <nrfx_spim_0_irq_handler+0x34>)
    9eb0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    9eb4:	b192      	cbz	r2, 9edc <nrfx_spim_0_irq_handler+0x30>
    set_ss_pin_state(p_cb, false);
    9eb6:	4c0b      	ldr	r4, [pc, #44]	; (9ee4 <nrfx_spim_0_irq_handler+0x38>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9eb8:	2500      	movs	r5, #0
    9eba:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
    9ebe:	4629      	mov	r1, r5
    9ec0:	4620      	mov	r0, r4
    9ec2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
    9ec6:	f003 ff83 	bl	ddd0 <set_ss_pin_state>
    p_cb->transfer_in_progress = false;
    9eca:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
    9ecc:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    9ece:	e9d4 3100 	ldrd	r3, r1, [r4]
    9ed2:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM0, &m_cb[NRFX_SPIM0_INST_IDX]);
}
    9ed6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    9eda:	4718      	bx	r3
}
    9edc:	bd70      	pop	{r4, r5, r6, pc}
    9ede:	bf00      	nop
    9ee0:	40003000 	.word	0x40003000
    9ee4:	20001990 	.word	0x20001990

00009ee8 <nrfx_timer_init>:
static timer_control_block_t m_cb[NRFX_TIMER_ENABLED_COUNT];

nrfx_err_t nrfx_timer_init(nrfx_timer_t const *        p_instance,
                           nrfx_timer_config_t const * p_config,
                           nrfx_timer_event_handler_t  timer_event_handler)
{
    9ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    timer_control_block_t * p_cb = &m_cb[p_instance->instance_id];
    9eea:	7907      	ldrb	r7, [r0, #4]
#endif
    NRFX_ASSERT(p_config);

    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9eec:	4e20      	ldr	r6, [pc, #128]	; (9f70 <nrfx_timer_init+0x88>)
{
    9eee:	460d      	mov	r5, r1
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9ef0:	210c      	movs	r1, #12
    9ef2:	4379      	muls	r1, r7
{
    9ef4:	4604      	mov	r4, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    9ef6:	1870      	adds	r0, r6, r1
    9ef8:	7a03      	ldrb	r3, [r0, #8]
    9efa:	2b00      	cmp	r3, #0
    9efc:	d135      	bne.n	9f6a <nrfx_timer_init+0x82>
        return err_code;
    }

    NRFX_ASSERT(NRF_TIMER_IS_BIT_WIDTH_VALID(p_instance->p_reg, p_config->bit_width));

    p_cb->handler = timer_event_handler;
    9efe:	5072      	str	r2, [r6, r1]
    p_cb->context = p_config->p_context;
    9f00:	686a      	ldr	r2, [r5, #4]
    9f02:	6042      	str	r2, [r0, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9f04:	469c      	mov	ip, r3

    uint8_t i;
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    9f06:	7961      	ldrb	r1, [r4, #5]
    {
        nrf_timer_event_clear(p_instance->p_reg,
    9f08:	6820      	ldr	r0, [r4, #0]
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    9f0a:	b2da      	uxtb	r2, r3
    9f0c:	4291      	cmp	r1, r2
    9f0e:	d824      	bhi.n	9f5a <nrfx_timer_init+0x72>
                              nrf_timer_compare_event_get(i));
    }

    NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
        p_config->interrupt_priority);
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    9f10:	f340 3007 	sbfx	r0, r0, #12, #8
    9f14:	f7fa f8a0 	bl	4058 <arch_irq_enable>

    nrf_timer_mode_set(p_instance->p_reg, p_config->mode);
    9f18:	6821      	ldr	r1, [r4, #0]
                    ((mode << TIMER_MODE_MODE_Pos) & TIMER_MODE_MODE_Msk);
    9f1a:	786b      	ldrb	r3, [r5, #1]
    p_reg->MODE = (p_reg->MODE & ~TIMER_MODE_MODE_Msk) |
    9f1c:	f8d1 2504 	ldr.w	r2, [r1, #1284]	; 0x504

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.",
                  __func__,
                  NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    9f20:	4814      	ldr	r0, [pc, #80]	; (9f74 <nrfx_timer_init+0x8c>)
    9f22:	f022 0203 	bic.w	r2, r2, #3
                    ((mode << TIMER_MODE_MODE_Pos) & TIMER_MODE_MODE_Msk);
    9f26:	f003 0303 	and.w	r3, r3, #3
    p_reg->MODE = (p_reg->MODE & ~TIMER_MODE_MODE_Msk) |
    9f2a:	4313      	orrs	r3, r2
    9f2c:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nrf_timer_bit_width_set(p_instance->p_reg, p_config->bit_width);
    9f30:	6821      	ldr	r1, [r4, #0]
                       ((bit_width << TIMER_BITMODE_BITMODE_Pos) &
    9f32:	78ab      	ldrb	r3, [r5, #2]
    p_reg->BITMODE = (p_reg->BITMODE & ~TIMER_BITMODE_BITMODE_Msk) |
    9f34:	f8d1 2508 	ldr.w	r2, [r1, #1288]	; 0x508
                       ((bit_width << TIMER_BITMODE_BITMODE_Pos) &
    9f38:	f003 0303 	and.w	r3, r3, #3
    p_reg->BITMODE = (p_reg->BITMODE & ~TIMER_BITMODE_BITMODE_Msk) |
    9f3c:	f022 0203 	bic.w	r2, r2, #3
    9f40:	4313      	orrs	r3, r2
    9f42:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508
    nrf_timer_prescaler_set(p_instance->p_reg, (uint32_t)p_config->frequency);
    9f46:	6823      	ldr	r3, [r4, #0]
    9f48:	782a      	ldrb	r2, [r5, #0]
    p_reg->PRESCALER = prescaler_factor;
    9f4a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    9f4e:	230c      	movs	r3, #12
    9f50:	fb03 6607 	mla	r6, r3, r7, r6
    9f54:	2301      	movs	r3, #1
    9f56:	7233      	strb	r3, [r6, #8]
}
    9f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (nrf_timer_task_t)NRFX_OFFSETOF(NRF_TIMER_Type, TASKS_CAPTURE[channel]);
}

NRF_STATIC_INLINE nrf_timer_event_t nrf_timer_compare_event_get(uint32_t channel)
{
    return (nrf_timer_event_t)NRFX_OFFSETOF(NRF_TIMER_Type, EVENTS_COMPARE[channel]);
    9f5a:	0092      	lsls	r2, r2, #2
    9f5c:	f502 72a0 	add.w	r2, r2, #320	; 0x140
    9f60:	3301      	adds	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9f62:	f840 c002 	str.w	ip, [r0, r2]
    9f66:	5882      	ldr	r2, [r0, r2]
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    9f68:	e7cd      	b.n	9f06 <nrfx_timer_init+0x1e>
        return err_code;
    9f6a:	4803      	ldr	r0, [pc, #12]	; (9f78 <nrfx_timer_init+0x90>)
    9f6c:	e7f4      	b.n	9f58 <nrfx_timer_init+0x70>
    9f6e:	bf00      	nop
    9f70:	200019b0 	.word	0x200019b0
    9f74:	0bad0000 	.word	0x0bad0000
    9f78:	0bad0005 	.word	0x0bad0005

00009f7c <nrfx_timer_disable>:
}

void nrfx_timer_disable(nrfx_timer_t const * p_instance)
{
    NRFX_ASSERT(m_cb[p_instance->instance_id].state != NRFX_DRV_STATE_UNINITIALIZED);
    nrf_timer_task_trigger(p_instance->p_reg, NRF_TIMER_TASK_SHUTDOWN);
    9f7c:	6803      	ldr	r3, [r0, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9f7e:	2201      	movs	r2, #1
    9f80:	611a      	str	r2, [r3, #16]
    m_cb[p_instance->instance_id].state = NRFX_DRV_STATE_INITIALIZED;
    9f82:	7901      	ldrb	r1, [r0, #4]
    9f84:	4b02      	ldr	r3, [pc, #8]	; (9f90 <nrfx_timer_disable+0x14>)
    9f86:	200c      	movs	r0, #12
    9f88:	fb00 3301 	mla	r3, r0, r1, r3
    9f8c:	721a      	strb	r2, [r3, #8]
    NRFX_LOG_INFO("Disabled instance: %d.", p_instance->instance_id);
}
    9f8e:	4770      	bx	lr
    9f90:	200019b0 	.word	0x200019b0

00009f94 <nrfx_timer_uninit>:
{
    9f94:	b538      	push	{r3, r4, r5, lr}
    9f96:	4604      	mov	r4, r0
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    9f98:	6800      	ldr	r0, [r0, #0]
    NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    9f9a:	f340 3007 	sbfx	r0, r0, #12, #8
    9f9e:	f7fa f869 	bl	4074 <arch_irq_disable>
    nrf_timer_shorts_disable(p_instance->p_reg, DISABLE_ALL);
    9fa2:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS &= ~(mask);
    9fa4:	2500      	movs	r5, #0
    9fa6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    9faa:	f8c3 5200 	str.w	r5, [r3, #512]	; 0x200
    nrf_timer_int_disable(p_instance->p_reg, DISABLE_ALL);
    9fae:	6823      	ldr	r3, [r4, #0]
    p_reg->INTENCLR = mask;
    9fb0:	f04f 32ff 	mov.w	r2, #4294967295
    9fb4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    nrfx_timer_disable(p_instance);
    9fb8:	4620      	mov	r0, r4
    9fba:	f7ff ffdf 	bl	9f7c <nrfx_timer_disable>
    m_cb[p_instance->instance_id].state = NRFX_DRV_STATE_UNINITIALIZED;
    9fbe:	7922      	ldrb	r2, [r4, #4]
    9fc0:	4b02      	ldr	r3, [pc, #8]	; (9fcc <nrfx_timer_uninit+0x38>)
    9fc2:	210c      	movs	r1, #12
    9fc4:	fb01 3302 	mla	r3, r1, r2, r3
    9fc8:	721d      	strb	r5, [r3, #8]
}
    9fca:	bd38      	pop	{r3, r4, r5, pc}
    9fcc:	200019b0 	.word	0x200019b0

00009fd0 <nrfx_timer_2_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TIMER2_ENABLED)
void nrfx_timer_2_irq_handler(void)
{
    9fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9fd4:	4c0f      	ldr	r4, [pc, #60]	; (a014 <nrfx_timer_2_irq_handler+0x44>)
    return p_reg->INTENSET & mask;
    9fd6:	4f10      	ldr	r7, [pc, #64]	; (a018 <nrfx_timer_2_irq_handler+0x48>)
            if (p_cb->handler)
    9fd8:	4e10      	ldr	r6, [pc, #64]	; (a01c <nrfx_timer_2_irq_handler+0x4c>)
{
    9fda:	2500      	movs	r5, #0
}

NRF_STATIC_INLINE nrf_timer_int_mask_t nrf_timer_compare_int_get(uint32_t channel)
{
    return (nrf_timer_int_mask_t)
    9fdc:	f44f 3880 	mov.w	r8, #65536	; 0x10000
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9fe0:	6823      	ldr	r3, [r4, #0]
        if (nrf_timer_event_check(p_reg, event) &&
    9fe2:	b17b      	cbz	r3, a004 <nrfx_timer_2_irq_handler+0x34>
    return p_reg->INTENSET & mask;
    9fe4:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
    return (nrf_timer_int_mask_t)
    9fe8:	fa08 f205 	lsl.w	r2, r8, r5
    9fec:	421a      	tst	r2, r3
    9fee:	d009      	beq.n	a004 <nrfx_timer_2_irq_handler+0x34>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9ff0:	2300      	movs	r3, #0
    9ff2:	6023      	str	r3, [r4, #0]
    9ff4:	6823      	ldr	r3, [r4, #0]
            if (p_cb->handler)
    9ff6:	6833      	ldr	r3, [r6, #0]
    9ff8:	b123      	cbz	r3, a004 <nrfx_timer_2_irq_handler+0x34>
                p_cb->handler(event, p_cb->context);
    9ffa:	f504 40c0 	add.w	r0, r4, #24576	; 0x6000
    9ffe:	6871      	ldr	r1, [r6, #4]
    a000:	b280      	uxth	r0, r0
    a002:	4798      	blx	r3
    for (i = 0; i < channel_count; ++i)
    a004:	3501      	adds	r5, #1
    a006:	2d04      	cmp	r5, #4
    a008:	f104 0404 	add.w	r4, r4, #4
    a00c:	d1e8      	bne.n	9fe0 <nrfx_timer_2_irq_handler+0x10>
    irq_handler(NRF_TIMER2, &m_cb[NRFX_TIMER2_INST_IDX],
        NRF_TIMER_CC_CHANNEL_COUNT(2));
}
    a00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a012:	bf00      	nop
    a014:	4000a140 	.word	0x4000a140
    a018:	4000a000 	.word	0x4000a000
    a01c:	200019b0 	.word	0x200019b0

0000a020 <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
    a020:	4b05      	ldr	r3, [pc, #20]	; (a038 <ep_state_access+0x18>)
    a022:	f010 0f80 	tst.w	r0, #128	; 0x80
    a026:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
    a02a:	bf08      	it	eq
    a02c:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
    a02e:	f000 000f 	and.w	r0, r0, #15
}
    a032:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    a036:	4770      	bx	lr
    a038:	20001b64 	.word	0x20001b64

0000a03c <ev_usbreset_handler>:
 * Interrupt runtimes that would be vectorized using @ref m_isr.
 * @{
 */

static void ev_usbreset_handler(void)
{
    a03c:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
    a03e:	4a07      	ldr	r2, [pc, #28]	; (a05c <ev_usbreset_handler+0x20>)
    a040:	2300      	movs	r3, #0
    a042:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    a044:	4a06      	ldr	r2, [pc, #24]	; (a060 <ev_usbreset_handler+0x24>)
    a046:	7013      	strb	r3, [r2, #0]

    const nrfx_usbd_evt_t evt = {
    a048:	2301      	movs	r3, #1
    a04a:	9301      	str	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
    a04c:	4b05      	ldr	r3, [pc, #20]	; (a064 <ev_usbreset_handler+0x28>)
    a04e:	a801      	add	r0, sp, #4
    a050:	681b      	ldr	r3, [r3, #0]
    a052:	4798      	blx	r3
}
    a054:	b003      	add	sp, #12
    a056:	f85d fb04 	ldr.w	pc, [sp], #4
    a05a:	bf00      	nop
    a05c:	20001ff1 	.word	0x20001ff1
    a060:	20001ff0 	.word	0x20001ff0
    a064:	20001bfc 	.word	0x20001bfc

0000a068 <ev_usbevent_handler>:
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
    a068:	b513      	push	{r0, r1, r4, lr}
    return p_reg->EVENTCAUSE;
    a06a:	4b19      	ldr	r3, [pc, #100]	; (a0d0 <ev_usbevent_handler+0x68>)
    a06c:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
    a070:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
    a074:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
    a076:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    a07a:	d508      	bpl.n	a08e <ev_usbevent_handler+0x26>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
    a07c:	4b15      	ldr	r3, [pc, #84]	; (a0d4 <ev_usbevent_handler+0x6c>)
    a07e:	2201      	movs	r2, #1
    a080:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    a082:	2302      	movs	r3, #2
    a084:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
    a086:	4b14      	ldr	r3, [pc, #80]	; (a0d8 <ev_usbevent_handler+0x70>)
    a088:	a801      	add	r0, sp, #4
    a08a:	681b      	ldr	r3, [r3, #0]
    a08c:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    a08e:	05a2      	lsls	r2, r4, #22
    a090:	d508      	bpl.n	a0a4 <ev_usbevent_handler+0x3c>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
    a092:	4b10      	ldr	r3, [pc, #64]	; (a0d4 <ev_usbevent_handler+0x6c>)
    a094:	2200      	movs	r2, #0
    a096:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    a098:	2303      	movs	r3, #3
    a09a:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
    a09c:	4b0e      	ldr	r3, [pc, #56]	; (a0d8 <ev_usbevent_handler+0x70>)
    a09e:	a801      	add	r0, sp, #4
    a0a0:	681b      	ldr	r3, [r3, #0]
    a0a2:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
    a0a4:	0563      	lsls	r3, r4, #21
    a0a6:	d510      	bpl.n	a0ca <ev_usbevent_handler+0x62>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
    a0a8:	4b0a      	ldr	r3, [pc, #40]	; (a0d4 <ev_usbevent_handler+0x6c>)
    a0aa:	781a      	ldrb	r2, [r3, #0]
    a0ac:	b16a      	cbz	r2, a0ca <ev_usbevent_handler+0x62>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
    a0ae:	2200      	movs	r2, #0
    a0b0:	701a      	strb	r2, [r3, #0]
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
    a0b2:	4b07      	ldr	r3, [pc, #28]	; (a0d0 <ev_usbevent_handler+0x68>)
    a0b4:	2201      	movs	r2, #1
    a0b6:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    a0ba:	659a      	str	r2, [r3, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    a0bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58

            nrf_usbd_dpdmvalue_set(NRF_USBD, NRF_USBD_DPDMVALUE_RESUME);
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
    a0be:	2304      	movs	r3, #4
    a0c0:	9301      	str	r3, [sp, #4]
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
    a0c2:	4b05      	ldr	r3, [pc, #20]	; (a0d8 <ev_usbevent_handler+0x70>)
    a0c4:	a801      	add	r0, sp, #4
    a0c6:	681b      	ldr	r3, [r3, #0]
    a0c8:	4798      	blx	r3
        }
    }
}
    a0ca:	b002      	add	sp, #8
    a0cc:	bd10      	pop	{r4, pc}
    a0ce:	bf00      	nop
    a0d0:	40027000 	.word	0x40027000
    a0d4:	20001ff1 	.word	0x20001ff1
    a0d8:	20001bfc 	.word	0x20001bfc

0000a0dc <usbd_errata_187_211_begin>:
	__asm__ volatile(
    a0dc:	f04f 0340 	mov.w	r3, #64	; 0x40
    a0e0:	f3ef 8011 	mrs	r0, BASEPRI
    a0e4:	f383 8812 	msr	BASEPRI_MAX, r3
    a0e8:	f3bf 8f6f 	isb	sy
 * @brief Begin erratas 187 and 211.
 */
static inline void usbd_errata_187_211_begin(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    a0ec:	4b0a      	ldr	r3, [pc, #40]	; (a118 <usbd_errata_187_211_begin+0x3c>)
    a0ee:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    a0f2:	2203      	movs	r2, #3
    a0f4:	b961      	cbnz	r1, a110 <usbd_errata_187_211_begin+0x34>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    a0f6:	f249 3175 	movw	r1, #37749	; 0x9375
    a0fa:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    a0fe:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    a102:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    a106:	f380 8811 	msr	BASEPRI, r0
    a10a:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    a10e:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    a110:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    a114:	e7f7      	b.n	a106 <usbd_errata_187_211_begin+0x2a>
    a116:	bf00      	nop
    a118:	4006e000 	.word	0x4006e000

0000a11c <usbd_errata_187_211_end>:
	__asm__ volatile(
    a11c:	f04f 0340 	mov.w	r3, #64	; 0x40
    a120:	f3ef 8011 	mrs	r0, BASEPRI
    a124:	f383 8812 	msr	BASEPRI_MAX, r3
    a128:	f3bf 8f6f 	isb	sy
 * @brief End erratas 187 and 211.
 */
static inline void usbd_errata_187_211_end(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    a12c:	4b0a      	ldr	r3, [pc, #40]	; (a158 <usbd_errata_187_211_end+0x3c>)
    a12e:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    a132:	b961      	cbnz	r1, a14e <usbd_errata_187_211_end+0x32>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    a134:	f249 3275 	movw	r2, #37749	; 0x9375
    a138:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    a13c:	f8c3 1d14 	str.w	r1, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    a140:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    a144:	f380 8811 	msr	BASEPRI, r0
    a148:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    a14c:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    a14e:	2200      	movs	r2, #0
    a150:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    a154:	e7f6      	b.n	a144 <usbd_errata_187_211_end+0x28>
    a156:	bf00      	nop
    a158:	4006e000 	.word	0x4006e000

0000a15c <nrfx_usbd_feeder_flash>:
{
    a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a15e:	684b      	ldr	r3, [r1, #4]
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    a160:	4f0b      	ldr	r7, [pc, #44]	; (a190 <nrfx_usbd_feeder_flash+0x34>)
    a162:	429a      	cmp	r2, r3
    a164:	bf28      	it	cs
    a166:	461a      	movcs	r2, r3
{
    a168:	460c      	mov	r4, r1
    a16a:	4615      	mov	r5, r2
    a16c:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    a16e:	6809      	ldr	r1, [r1, #0]
    a170:	4638      	mov	r0, r7
    a172:	f003 fa05 	bl	d580 <memcpy>
    p_next->size = tx_size;
    a176:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->size -= tx_size;
    a17a:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    a17c:	6823      	ldr	r3, [r4, #0]
    p_transfer->size -= tx_size;
    a17e:	1b40      	subs	r0, r0, r5
    p_transfer->p_data.addr += tx_size;
    a180:	442b      	add	r3, r5
    p_transfer->size -= tx_size;
    a182:	6060      	str	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    a184:	6023      	str	r3, [r4, #0]
}
    a186:	3800      	subs	r0, #0
    a188:	bf18      	it	ne
    a18a:	2001      	movne	r0, #1
    a18c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a18e:	bf00      	nop
    a190:	200019bc 	.word	0x200019bc

0000a194 <nrfx_usbd_feeder_flash_zlp>:
{
    a194:	b570      	push	{r4, r5, r6, lr}
    a196:	684b      	ldr	r3, [r1, #4]
    a198:	429a      	cmp	r2, r3
    a19a:	bf28      	it	cs
    a19c:	461a      	movcs	r2, r3
    a19e:	4606      	mov	r6, r0
    a1a0:	460d      	mov	r5, r1
    a1a2:	4614      	mov	r4, r2
    if (tx_size != 0)
    a1a4:	b182      	cbz	r2, a1c8 <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    a1a6:	6809      	ldr	r1, [r1, #0]
    a1a8:	4808      	ldr	r0, [pc, #32]	; (a1cc <nrfx_usbd_feeder_flash_zlp+0x38>)
    a1aa:	f003 f9e9 	bl	d580 <memcpy>
        p_next->p_data.tx = p_buffer;
    a1ae:	4b07      	ldr	r3, [pc, #28]	; (a1cc <nrfx_usbd_feeder_flash_zlp+0x38>)
    p_next->size = tx_size;
    a1b0:	e9c6 3400 	strd	r3, r4, [r6]
    p_transfer->size -= tx_size;
    a1b4:	686b      	ldr	r3, [r5, #4]
    a1b6:	1b1b      	subs	r3, r3, r4
    a1b8:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
    a1ba:	682b      	ldr	r3, [r5, #0]
    a1bc:	4423      	add	r3, r4
}
    a1be:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
    a1c0:	602b      	str	r3, [r5, #0]
}
    a1c2:	bf18      	it	ne
    a1c4:	2001      	movne	r0, #1
    a1c6:	bd70      	pop	{r4, r5, r6, pc}
    a1c8:	4613      	mov	r3, r2
    a1ca:	e7f1      	b.n	a1b0 <nrfx_usbd_feeder_flash_zlp+0x1c>
    a1cc:	200019bc 	.word	0x200019bc

0000a1d0 <ev_sof_handler>:
{
    a1d0:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
    a1d2:	2300      	movs	r3, #0
    a1d4:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
    a1d8:	4b0b      	ldr	r3, [pc, #44]	; (a208 <ev_sof_handler+0x38>)
    a1da:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
    a1de:	f8ad 2006 	strh.w	r2, [sp, #6]
    size_t size_isoout = p_reg->SIZE.ISOOUT;
    a1e2:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
    m_ep_ready |= iso_ready_mask;
    a1e6:	4a09      	ldr	r2, [pc, #36]	; (a20c <ev_sof_handler+0x3c>)
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    a1e8:	2b00      	cmp	r3, #0
    m_ep_ready |= iso_ready_mask;
    a1ea:	6813      	ldr	r3, [r2, #0]
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    a1ec:	bf14      	ite	ne
    a1ee:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    a1f2:	f44f 7180 	moveq.w	r1, #256	; 0x100
    m_ep_ready |= iso_ready_mask;
    a1f6:	430b      	orrs	r3, r1
    a1f8:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
    a1fa:	4b05      	ldr	r3, [pc, #20]	; (a210 <ev_sof_handler+0x40>)
    a1fc:	a801      	add	r0, sp, #4
    a1fe:	681b      	ldr	r3, [r3, #0]
    a200:	4798      	blx	r3
}
    a202:	b003      	add	sp, #12
    a204:	f85d fb04 	ldr.w	pc, [sp], #4
    a208:	40027000 	.word	0x40027000
    a20c:	20001bf8 	.word	0x20001bf8
    a210:	20001bfc 	.word	0x20001bfc

0000a214 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    a214:	4b06      	ldr	r3, [pc, #24]	; (a230 <atomic_and.constprop.0.isra.0+0x1c>)
    a216:	f3bf 8f5b 	dmb	ish
    a21a:	e853 1f00 	ldrex	r1, [r3]
    a21e:	4001      	ands	r1, r0
    a220:	e843 1200 	strex	r2, r1, [r3]
    a224:	2a00      	cmp	r2, #0
    a226:	d1f8      	bne.n	a21a <atomic_and.constprop.0.isra.0+0x6>
    a228:	f3bf 8f5b 	dmb	ish
}
    a22c:	4770      	bx	lr
    a22e:	bf00      	nop
    a230:	20001bf4 	.word	0x20001bf4

0000a234 <nrf_usbd_epin_dma_handler>:
{
    a234:	b508      	push	{r3, lr}
    m_dma_pending = false;
    a236:	4b0c      	ldr	r3, [pc, #48]	; (a268 <nrf_usbd_epin_dma_handler+0x34>)
    a238:	2200      	movs	r2, #0
    a23a:	701a      	strb	r2, [r3, #0]
{
    a23c:	4601      	mov	r1, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    a23e:	f7ff feef 	bl	a020 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a242:	7b83      	ldrb	r3, [r0, #14]
    a244:	2b03      	cmp	r3, #3
    a246:	d10a      	bne.n	a25e <nrf_usbd_epin_dma_handler+0x2a>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a248:	4608      	mov	r0, r1
    a24a:	f003 fe23 	bl	de94 <ep2bit>
    a24e:	2301      	movs	r3, #1
    a250:	fa03 f000 	lsl.w	r0, r3, r0
    a254:	43c0      	mvns	r0, r0
}
    a256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a25a:	f7ff bfdb 	b.w	a214 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    a25e:	6803      	ldr	r3, [r0, #0]
    a260:	2b00      	cmp	r3, #0
    a262:	d0f1      	beq.n	a248 <nrf_usbd_epin_dma_handler+0x14>
}
    a264:	bd08      	pop	{r3, pc}
    a266:	bf00      	nop
    a268:	20001fef 	.word	0x20001fef

0000a26c <nrf_usbd_ep0in_dma_handler>:
    m_dma_pending = false;
    a26c:	4b08      	ldr	r3, [pc, #32]	; (a290 <nrf_usbd_ep0in_dma_handler+0x24>)
    a26e:	2200      	movs	r2, #0
    a270:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a272:	4b08      	ldr	r3, [pc, #32]	; (a294 <nrf_usbd_ep0in_dma_handler+0x28>)
    a274:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
    a278:	2a03      	cmp	r2, #3
    a27a:	d103      	bne.n	a284 <nrf_usbd_ep0in_dma_handler+0x18>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a27c:	f06f 0001 	mvn.w	r0, #1
    a280:	f7ff bfc8 	b.w	a214 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    a284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    a288:	2b00      	cmp	r3, #0
    a28a:	d0f7      	beq.n	a27c <nrf_usbd_ep0in_dma_handler+0x10>
}
    a28c:	4770      	bx	lr
    a28e:	bf00      	nop
    a290:	20001fef 	.word	0x20001fef
    a294:	20001ad4 	.word	0x20001ad4

0000a298 <usbd_ep_data_handler>:
{
    a298:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
    a29a:	2201      	movs	r2, #1
    a29c:	fa02 f501 	lsl.w	r5, r2, r1
    a2a0:	491c      	ldr	r1, [pc, #112]	; (a314 <usbd_ep_data_handler+0x7c>)
    a2a2:	4e1d      	ldr	r6, [pc, #116]	; (a318 <usbd_ep_data_handler+0x80>)
    a2a4:	680b      	ldr	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    a2a6:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
    a2aa:	ea43 0305 	orr.w	r3, r3, r5
{
    a2ae:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
    a2b0:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    a2b2:	d024      	beq.n	a2fe <usbd_ep_data_handler+0x66>
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    a2b4:	f000 020f 	and.w	r2, r0, #15
    a2b8:	4b18      	ldr	r3, [pc, #96]	; (a31c <usbd_ep_data_handler+0x84>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    a2ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    a2be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    a2c2:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    a2c6:	681a      	ldr	r2, [r3, #0]
    if (ret)
    a2c8:	b132      	cbz	r2, a2d8 <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    a2ca:	2200      	movs	r2, #0
    a2cc:	601a      	str	r2, [r3, #0]
            if (ep != NRFX_USBD_EPIN0)
    a2ce:	2880      	cmp	r0, #128	; 0x80
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    a2d0:	681b      	ldr	r3, [r3, #0]
    a2d2:	d011      	beq.n	a2f8 <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
    a2d4:	f7ff ffae 	bl	a234 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    a2d8:	6833      	ldr	r3, [r6, #0]
    a2da:	402b      	ands	r3, r5
    a2dc:	d10a      	bne.n	a2f4 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a2de:	2206      	movs	r2, #6
    a2e0:	f88d 2004 	strb.w	r2, [sp, #4]
    a2e4:	f88d 4006 	strb.w	r4, [sp, #6]
    a2e8:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    a2ec:	4b0c      	ldr	r3, [pc, #48]	; (a320 <usbd_ep_data_handler+0x88>)
    a2ee:	a801      	add	r0, sp, #4
    a2f0:	681b      	ldr	r3, [r3, #0]
    a2f2:	4798      	blx	r3
}
    a2f4:	b002      	add	sp, #8
    a2f6:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
    a2f8:	f7ff ffb8 	bl	a26c <nrf_usbd_ep0in_dma_handler>
    a2fc:	e7ec      	b.n	a2d8 <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    a2fe:	6833      	ldr	r3, [r6, #0]
    a300:	421d      	tst	r5, r3
    a302:	d1f7      	bne.n	a2f4 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
    a304:	2306      	movs	r3, #6
    a306:	f88d 3004 	strb.w	r3, [sp, #4]
    a30a:	f88d 0006 	strb.w	r0, [sp, #6]
    a30e:	f88d 2007 	strb.w	r2, [sp, #7]
    a312:	e7eb      	b.n	a2ec <usbd_ep_data_handler+0x54>
    a314:	20001bf8 	.word	0x20001bf8
    a318:	20001bf4 	.word	0x20001bf4
    a31c:	0000ecd6 	.word	0x0000ecd6
    a320:	20001bfc 	.word	0x20001bfc

0000a324 <ev_setup_data_handler>:
{
    a324:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    a326:	4b05      	ldr	r3, [pc, #20]	; (a33c <ev_setup_data_handler+0x18>)
    a328:	781a      	ldrb	r2, [r3, #0]
    a32a:	4610      	mov	r0, r2
    a32c:	f003 fdb2 	bl	de94 <ep2bit>
}
    a330:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    a334:	4601      	mov	r1, r0
    a336:	4610      	mov	r0, r2
    a338:	f7ff bfae 	b.w	a298 <usbd_ep_data_handler>
    a33c:	20001ff0 	.word	0x20001ff0

0000a340 <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    a340:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    a342:	4b0e      	ldr	r3, [pc, #56]	; (a37c <ev_dma_epout8_handler+0x3c>)
    a344:	2200      	movs	r2, #0
    a346:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a348:	4b0d      	ldr	r3, [pc, #52]	; (a380 <ev_dma_epout8_handler+0x40>)
    a34a:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
    a34e:	2a03      	cmp	r2, #3
    a350:	d010      	beq.n	a374 <ev_dma_epout8_handler+0x34>
    else if (p_state->handler.consumer == NULL)
    a352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    a356:	b96b      	cbnz	r3, a374 <ev_dma_epout8_handler+0x34>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a358:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
    a35c:	f7ff ff5a 	bl	a214 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a360:	2306      	movs	r3, #6
    a362:	f88d 3004 	strb.w	r3, [sp, #4]
    a366:	2308      	movs	r3, #8
    a368:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    a36c:	4b05      	ldr	r3, [pc, #20]	; (a384 <ev_dma_epout8_handler+0x44>)
    a36e:	a801      	add	r0, sp, #4
    a370:	681b      	ldr	r3, [r3, #0]
    a372:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    a374:	b003      	add	sp, #12
    a376:	f85d fb04 	ldr.w	pc, [sp], #4
    a37a:	bf00      	nop
    a37c:	20001fef 	.word	0x20001fef
    a380:	20001ad4 	.word	0x20001ad4
    a384:	20001bfc 	.word	0x20001bfc

0000a388 <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    a388:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    a38a:	4b11      	ldr	r3, [pc, #68]	; (a3d0 <ev_dma_epin8_handler+0x48>)
    a38c:	2200      	movs	r2, #0
    a38e:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a390:	4b10      	ldr	r3, [pc, #64]	; (a3d4 <ev_dma_epin8_handler+0x4c>)
    a392:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
    a396:	2a03      	cmp	r2, #3
    a398:	d106      	bne.n	a3a8 <ev_dma_epin8_handler+0x20>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a39a:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    a39e:	b003      	add	sp, #12
    a3a0:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a3a4:	f7ff bf36 	b.w	a214 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    a3a8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    a3ac:	b96b      	cbnz	r3, a3ca <ev_dma_epin8_handler+0x42>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a3ae:	f46f 7080 	mvn.w	r0, #256	; 0x100
    a3b2:	f7ff ff2f 	bl	a214 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a3b6:	2306      	movs	r3, #6
    a3b8:	f88d 3004 	strb.w	r3, [sp, #4]
    a3bc:	2388      	movs	r3, #136	; 0x88
    a3be:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    a3c2:	4b05      	ldr	r3, [pc, #20]	; (a3d8 <ev_dma_epin8_handler+0x50>)
    a3c4:	a801      	add	r0, sp, #4
    a3c6:	681b      	ldr	r3, [r3, #0]
    a3c8:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    a3ca:	b003      	add	sp, #12
    a3cc:	f85d fb04 	ldr.w	pc, [sp], #4
    a3d0:	20001fef 	.word	0x20001fef
    a3d4:	20001ad4 	.word	0x20001ad4
    a3d8:	20001bfc 	.word	0x20001bfc

0000a3dc <usbd_enable>:

/**
 * @brief Enable USBD peripheral.
 */
static void usbd_enable(void)
{
    a3dc:	b508      	push	{r3, lr}
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    a3de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x10)
    a3e2:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    a3e6:	2b10      	cmp	r3, #16
    a3e8:	d101      	bne.n	a3ee <usbd_enable+0x12>
    if (nrfx_usbd_errata_187())
    {
        usbd_errata_187_211_begin();
    a3ea:	f7ff fe77 	bl	a0dc <usbd_errata_187_211_begin>
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
    a3ee:	4b0d      	ldr	r3, [pc, #52]	; (a424 <usbd_enable+0x48>)
    a3f0:	2201      	movs	r2, #1
    a3f2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    a3f6:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
    a3fa:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
    a3fe:	0512      	lsls	r2, r2, #20
    a400:	d5fb      	bpl.n	a3fa <usbd_enable+0x1e>
    p_reg->EVENTCAUSE = flags;
    a402:	f44f 6200 	mov.w	r2, #2048	; 0x800
    a406:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    a40a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    a40e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x10)
    a412:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    a416:	2b10      	cmp	r3, #16
    a418:	d103      	bne.n	a422 <usbd_enable+0x46>

    if (nrfx_usbd_errata_187())
    {
        usbd_errata_187_211_end();
    }
}
    a41a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        usbd_errata_187_211_end();
    a41e:	f7ff be7d 	b.w	a11c <usbd_errata_187_211_end>
}
    a422:	bd08      	pop	{r3, pc}
    a424:	40027000 	.word	0x40027000

0000a428 <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
    a428:	4a02      	ldr	r2, [pc, #8]	; (a434 <nrfx_usbd_uninit+0xc>)
    a42a:	2300      	movs	r3, #0
    a42c:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
    a42e:	4a02      	ldr	r2, [pc, #8]	; (a438 <nrfx_usbd_uninit+0x10>)
    a430:	7013      	strb	r3, [r2, #0]
    return;
}
    a432:	4770      	bx	lr
    a434:	20001bfc 	.word	0x20001bfc
    a438:	20001ff2 	.word	0x20001ff2

0000a43c <nrfx_usbd_enable>:


void nrfx_usbd_enable(void)
{
    a43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    p_reg->EVENTCAUSE = flags;
    a43e:	4c20      	ldr	r4, [pc, #128]	; (a4c0 <nrfx_usbd_enable+0x84>)
    a440:	f44f 6300 	mov.w	r3, #2048	; 0x800
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    a444:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    a448:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    a44c:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    /* Prepare for READY event receiving */
    nrf_usbd_eventcause_clear(NRF_USBD, NRF_USBD_EVENTCAUSE_READY_MASK);

    usbd_enable();
    a450:	f7ff ffc4 	bl	a3dc <usbd_enable>
            if (var1 == 0x10)
    a454:	f8d5 3130 	ldr.w	r3, [r5, #304]	; 0x130
    a458:	2b10      	cmp	r3, #16
    a45a:	d104      	bne.n	a466 <nrfx_usbd_enable+0x2a>

    if (nrfx_usbd_errata_223() && m_first_enable)
    a45c:	4e19      	ldr	r6, [pc, #100]	; (a4c4 <nrfx_usbd_enable+0x88>)
    a45e:	7833      	ldrb	r3, [r6, #0]
    a460:	b9fb      	cbnz	r3, a4a2 <nrfx_usbd_enable+0x66>
    if (nrfx_usbd_errata_187() || nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
#endif
    {
        usbd_errata_187_211_begin();
    a462:	f7ff fe3b 	bl	a0dc <usbd_errata_187_211_begin>
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
    a466:	4a16      	ldr	r2, [pc, #88]	; (a4c0 <nrfx_usbd_enable+0x84>)
    a468:	2380      	movs	r3, #128	; 0x80
    a46a:	f8c2 351c 	str.w	r3, [r2, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    a46e:	2300      	movs	r3, #0
    a470:	f8c2 3530 	str.w	r3, [r2, #1328]	; 0x530
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    a474:	4a14      	ldr	r2, [pc, #80]	; (a4c8 <nrfx_usbd_enable+0x8c>)
    a476:	f240 11ff 	movw	r1, #511	; 0x1ff
    a47a:	6011      	str	r1, [r2, #0]
    m_ep_dma_waiting = 0;
    a47c:	4a13      	ldr	r2, [pc, #76]	; (a4cc <nrfx_usbd_enable+0x90>)
    a47e:	6013      	str	r3, [r2, #0]
    m_dma_pending = false;
    a480:	4a13      	ldr	r2, [pc, #76]	; (a4d0 <nrfx_usbd_enable+0x94>)
    a482:	7013      	strb	r3, [r2, #0]
    usbd_dma_pending_clear();
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    a484:	4a13      	ldr	r2, [pc, #76]	; (a4d4 <nrfx_usbd_enable+0x98>)
    a486:	7013      	strb	r3, [r2, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
    a488:	4b13      	ldr	r3, [pc, #76]	; (a4d8 <nrfx_usbd_enable+0x9c>)
    a48a:	2202      	movs	r2, #2
    a48c:	701a      	strb	r2, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    a48e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x10)
    a492:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    a496:	2b10      	cmp	r3, #16
    a498:	d110      	bne.n	a4bc <nrfx_usbd_enable+0x80>
    if (nrfx_usbd_errata_187())
#endif
    {
        usbd_errata_187_211_end();
    }
}
    a49a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        usbd_errata_187_211_end();
    a49e:	f7ff be3d 	b.w	a11c <usbd_errata_187_211_end>
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    a4a2:	2700      	movs	r7, #0
    a4a4:	f8c4 7500 	str.w	r7, [r4, #1280]	; 0x500
    (void) p_reg->ENABLE;
    a4a8:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
         usbd_enable();
    a4ac:	f7ff ff96 	bl	a3dc <usbd_enable>
         m_first_enable = false;
    a4b0:	7037      	strb	r7, [r6, #0]
    a4b2:	f8d5 3130 	ldr.w	r3, [r5, #304]	; 0x130
    a4b6:	2b10      	cmp	r3, #16
    a4b8:	d1d5      	bne.n	a466 <nrfx_usbd_enable+0x2a>
    a4ba:	e7d2      	b.n	a462 <nrfx_usbd_enable+0x26>
}
    a4bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a4be:	bf00      	nop
    a4c0:	40027000 	.word	0x40027000
    a4c4:	200001a3 	.word	0x200001a3
    a4c8:	20001bf8 	.word	0x20001bf8
    a4cc:	20001bf4 	.word	0x20001bf4
    a4d0:	20001fef 	.word	0x20001fef
    a4d4:	20001ff0 	.word	0x20001ff0
    a4d8:	20001ff2 	.word	0x20001ff2

0000a4dc <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
    a4dc:	4b0a      	ldr	r3, [pc, #40]	; (a508 <nrfx_usbd_start+0x2c>)
    a4de:	2200      	movs	r2, #0
{
    a4e0:	b510      	push	{r4, lr}
    m_bus_suspend = false;
    a4e2:	701a      	strb	r2, [r3, #0]

    uint32_t ints_to_enable =
    a4e4:	4a09      	ldr	r2, [pc, #36]	; (a50c <nrfx_usbd_start+0x30>)
    a4e6:	4b0a      	ldr	r3, [pc, #40]	; (a510 <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
    a4e8:	4c0a      	ldr	r4, [pc, #40]	; (a514 <nrfx_usbd_start+0x38>)
    a4ea:	2800      	cmp	r0, #0
    a4ec:	bf08      	it	eq
    a4ee:	4613      	moveq	r3, r2
    a4f0:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
    a4f4:	2027      	movs	r0, #39	; 0x27
    a4f6:	f7f9 fdaf 	bl	4058 <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
    a4fa:	2301      	movs	r3, #1
    a4fc:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    a500:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
    a504:	bd10      	pop	{r4, pc}
    a506:	bf00      	nop
    a508:	20001ff1 	.word	0x20001ff1
    a50c:	01c01407 	.word	0x01c01407
    a510:	01e01407 	.word	0x01e01407
    a514:	40027000 	.word	0x40027000

0000a518 <nrfx_usbd_is_enabled>:
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
}

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
    a518:	4b03      	ldr	r3, [pc, #12]	; (a528 <nrfx_usbd_is_enabled+0x10>)
    a51a:	7818      	ldrb	r0, [r3, #0]
}
    a51c:	2801      	cmp	r0, #1
    a51e:	bf94      	ite	ls
    a520:	2000      	movls	r0, #0
    a522:	2001      	movhi	r0, #1
    a524:	4770      	bx	lr
    a526:	bf00      	nop
    a528:	20001ff2 	.word	0x20001ff2

0000a52c <nrfx_usbd_suspend>:
{
    return (nrfx_usbd_is_enabled() && NRFX_IRQ_IS_ENABLED(USBD_IRQn));
}

bool nrfx_usbd_suspend(void)
{
    a52c:	b510      	push	{r4, lr}
	__asm__ volatile(
    a52e:	f04f 0340 	mov.w	r3, #64	; 0x40
    a532:	f3ef 8111 	mrs	r1, BASEPRI
    a536:	f383 8812 	msr	BASEPRI_MAX, r3
    a53a:	f3bf 8f6f 	isb	sy
    bool suspended = false;

    NRFX_CRITICAL_SECTION_ENTER();
    if (m_bus_suspend)
    a53e:	4b0f      	ldr	r3, [pc, #60]	; (a57c <nrfx_usbd_suspend+0x50>)
    a540:	781b      	ldrb	r3, [r3, #0]
    a542:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    a546:	b193      	cbz	r3, a56e <nrfx_usbd_suspend+0x42>
    return p_reg->EVENTCAUSE;
    a548:	4b0d      	ldr	r3, [pc, #52]	; (a580 <nrfx_usbd_suspend+0x54>)
    a54a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    {
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
    a54e:	f412 7200 	ands.w	r2, r2, #512	; 0x200
    a552:	d10c      	bne.n	a56e <nrfx_usbd_suspend+0x42>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
    a554:	2401      	movs	r4, #1
    a556:	f8c3 452c 	str.w	r4, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    a55a:	f8d3 452c 	ldr.w	r4, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
    a55e:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
        {
            nrf_usbd_lowpower_enable(NRF_USBD);
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    a562:	05a4      	lsls	r4, r4, #22
    a564:	d504      	bpl.n	a570 <nrfx_usbd_suspend+0x44>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
    a566:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    a56a:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
    bool suspended = false;
    a56e:	2000      	movs	r0, #0
	__asm__ volatile(
    a570:	f381 8811 	msr	BASEPRI, r1
    a574:	f3bf 8f6f 	isb	sy
        }
    }
    NRFX_CRITICAL_SECTION_EXIT();

    return suspended;
}
    a578:	bd10      	pop	{r4, pc}
    a57a:	bf00      	nop
    a57c:	20001ff1 	.word	0x20001ff1
    a580:	40027000 	.word	0x40027000

0000a584 <nrfx_usbd_init>:
{
    a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
    a586:	4b1c      	ldr	r3, [pc, #112]	; (a5f8 <nrfx_usbd_init+0x74>)
    a588:	781c      	ldrb	r4, [r3, #0]
    a58a:	bb94      	cbnz	r4, a5f2 <nrfx_usbd_init+0x6e>
    m_event_handler = event_handler;
    a58c:	4a1b      	ldr	r2, [pc, #108]	; (a5fc <nrfx_usbd_init+0x78>)
    a58e:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    a590:	2201      	movs	r2, #1
    a592:	701a      	strb	r2, [r3, #0]
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    a594:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    a598:	4626      	mov	r6, r4
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    a59a:	f064 057f 	orn	r5, r4, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    a59e:	f014 0f08 	tst.w	r4, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    a5a2:	b2ed      	uxtb	r5, r5
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    a5a4:	bf14      	ite	ne
    a5a6:	4639      	movne	r1, r7
    a5a8:	2140      	moveq	r1, #64	; 0x40
    a5aa:	4628      	mov	r0, r5
    a5ac:	f003 fc92 	bl	ded4 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    a5b0:	4628      	mov	r0, r5
    a5b2:	f7ff fd35 	bl	a020 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    a5b6:	3401      	adds	r4, #1
    a5b8:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    a5ba:	7386      	strb	r6, [r0, #14]
        p_state->handler.feeder = NULL;
    a5bc:	6006      	str	r6, [r0, #0]
        p_state->transfer_cnt = 0;
    a5be:	6086      	str	r6, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    a5c0:	d1eb      	bne.n	a59a <nrfx_usbd_init+0x16>
    a5c2:	2400      	movs	r4, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    a5c4:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    a5c8:	4625      	mov	r5, r4
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    a5ca:	f014 0f08 	tst.w	r4, #8
    a5ce:	b2e6      	uxtb	r6, r4
    a5d0:	bf14      	ite	ne
    a5d2:	4639      	movne	r1, r7
    a5d4:	2140      	moveq	r1, #64	; 0x40
    a5d6:	4630      	mov	r0, r6
    a5d8:	f003 fc7c 	bl	ded4 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    a5dc:	4630      	mov	r0, r6
    a5de:	f7ff fd1f 	bl	a020 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    a5e2:	3401      	adds	r4, #1
    a5e4:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    a5e6:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
    a5e8:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
    a5ea:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    a5ec:	d1ed      	bne.n	a5ca <nrfx_usbd_init+0x46>
    return NRFX_SUCCESS;
    a5ee:	4804      	ldr	r0, [pc, #16]	; (a600 <nrfx_usbd_init+0x7c>)
}
    a5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_STATE;
    a5f2:	4804      	ldr	r0, [pc, #16]	; (a604 <nrfx_usbd_init+0x80>)
    a5f4:	e7fc      	b.n	a5f0 <nrfx_usbd_init+0x6c>
    a5f6:	bf00      	nop
    a5f8:	20001ff2 	.word	0x20001ff2
    a5fc:	20001bfc 	.word	0x20001bfc
    a600:	0bad0000 	.word	0x0bad0000
    a604:	0bad0005 	.word	0x0bad0005

0000a608 <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
    a608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a60c:	4604      	mov	r4, r0
	__asm__ volatile(
    a60e:	f04f 0340 	mov.w	r3, #64	; 0x40
    a612:	f3ef 8611 	mrs	r6, BASEPRI
    a616:	f383 8812 	msr	BASEPRI_MAX, r3
    a61a:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
    a61e:	f010 090f 	ands.w	r9, r0, #15
    a622:	d103      	bne.n	a62c <nrfx_usbd_ep_transfer+0x24>
    a624:	4b27      	ldr	r3, [pc, #156]	; (a6c4 <nrfx_usbd_ep_transfer+0xbc>)
    a626:	781b      	ldrb	r3, [r3, #0]
    a628:	4283      	cmp	r3, r0
    a62a:	d147      	bne.n	a6bc <nrfx_usbd_ep_transfer+0xb4>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    a62c:	4b26      	ldr	r3, [pc, #152]	; (a6c8 <nrfx_usbd_ep_transfer+0xc0>)
    a62e:	4f27      	ldr	r7, [pc, #156]	; (a6cc <nrfx_usbd_ep_transfer+0xc4>)
    a630:	681a      	ldr	r2, [r3, #0]
    a632:	683b      	ldr	r3, [r7, #0]
    a634:	43d2      	mvns	r2, r2
    a636:	b292      	uxth	r2, r2
    const uint8_t ep_bitpos = ep2bit(ep);
    a638:	4620      	mov	r0, r4
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    a63a:	431a      	orrs	r2, r3
    const uint8_t ep_bitpos = ep2bit(ep);
    a63c:	f003 fc2a 	bl	de94 <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    a640:	f04f 0801 	mov.w	r8, #1
    a644:	fa08 f800 	lsl.w	r8, r8, r0
    a648:	ea12 0f08 	tst.w	r2, r8
    a64c:	d138      	bne.n	a6c0 <nrfx_usbd_ep_transfer+0xb8>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    a64e:	4620      	mov	r0, r4
    a650:	f7ff fce6 	bl	a020 <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    a654:	230c      	movs	r3, #12
        if (NRF_USBD_EPIN_CHECK(ep))
    a656:	0622      	lsls	r2, r4, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    a658:	4605      	mov	r5, r0
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    a65a:	fb03 f309 	mul.w	r3, r3, r9
        if (NRF_USBD_EPIN_CHECK(ep))
    a65e:	d529      	bpl.n	a6b4 <nrfx_usbd_ep_transfer+0xac>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    a660:	680a      	ldr	r2, [r1, #0]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    a662:	6888      	ldr	r0, [r1, #8]
    a664:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    a668:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    a66c:	f000 0001 	and.w	r0, r0, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    a670:	d11d      	bne.n	a6ae <nrfx_usbd_ep_transfer+0xa6>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    a672:	4a17      	ldr	r2, [pc, #92]	; (a6d0 <nrfx_usbd_ep_transfer+0xc8>)
    a674:	4c17      	ldr	r4, [pc, #92]	; (a6d4 <nrfx_usbd_ep_transfer+0xcc>)
    a676:	2800      	cmp	r0, #0
    a678:	bf08      	it	eq
    a67a:	4622      	moveq	r2, r4
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    a67c:	4816      	ldr	r0, [pc, #88]	; (a6d8 <nrfx_usbd_ep_transfer+0xd0>)
    a67e:	4403      	add	r3, r0
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
    a680:	602a      	str	r2, [r5, #0]
        }
        *p_context = *p_transfer;
    a682:	c907      	ldmia	r1, {r0, r1, r2}
    a684:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        p_state->p_context = p_context;
    a688:	606b      	str	r3, [r5, #4]

        p_state->transfer_cnt = 0;
    a68a:	2300      	movs	r3, #0
    a68c:	60ab      	str	r3, [r5, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
    a68e:	73ab      	strb	r3, [r5, #14]
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    a690:	683b      	ldr	r3, [r7, #0]
        ret = NRFX_SUCCESS;
    a692:	4812      	ldr	r0, [pc, #72]	; (a6dc <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    a694:	ea43 0308 	orr.w	r3, r3, r8
    a698:	603b      	str	r3, [r7, #0]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a69a:	4b11      	ldr	r3, [pc, #68]	; (a6e0 <nrfx_usbd_ep_transfer+0xd8>)
    a69c:	2280      	movs	r2, #128	; 0x80
    a69e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
    a6a2:	f386 8811 	msr	BASEPRI, r6
    a6a6:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
    a6aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    a6ae:	4a0d      	ldr	r2, [pc, #52]	; (a6e4 <nrfx_usbd_ep_transfer+0xdc>)
    a6b0:	4c0d      	ldr	r4, [pc, #52]	; (a6e8 <nrfx_usbd_ep_transfer+0xe0>)
    a6b2:	e7e0      	b.n	a676 <nrfx_usbd_ep_transfer+0x6e>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
    a6b4:	4a0d      	ldr	r2, [pc, #52]	; (a6ec <nrfx_usbd_ep_transfer+0xe4>)
    a6b6:	4413      	add	r3, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
    a6b8:	4a0d      	ldr	r2, [pc, #52]	; (a6f0 <nrfx_usbd_ep_transfer+0xe8>)
    a6ba:	e7e1      	b.n	a680 <nrfx_usbd_ep_transfer+0x78>
        ret = NRFX_ERROR_INVALID_ADDR;
    a6bc:	480d      	ldr	r0, [pc, #52]	; (a6f4 <nrfx_usbd_ep_transfer+0xec>)
    a6be:	e7f0      	b.n	a6a2 <nrfx_usbd_ep_transfer+0x9a>
        ret = NRFX_ERROR_BUSY;
    a6c0:	480d      	ldr	r0, [pc, #52]	; (a6f8 <nrfx_usbd_ep_transfer+0xf0>)
    a6c2:	e7ee      	b.n	a6a2 <nrfx_usbd_ep_transfer+0x9a>
    a6c4:	20001ff0 	.word	0x20001ff0
    a6c8:	20001bf8 	.word	0x20001bf8
    a6cc:	20001bf4 	.word	0x20001bf4
    a6d0:	0000de6d 	.word	0x0000de6d
    a6d4:	0000de4b 	.word	0x0000de4b
    a6d8:	20001a68 	.word	0x20001a68
    a6dc:	0bad0000 	.word	0x0bad0000
    a6e0:	e000e100 	.word	0xe000e100
    a6e4:	0000a195 	.word	0x0000a195
    a6e8:	0000a15d 	.word	0x0000a15d
    a6ec:	200019fc 	.word	0x200019fc
    a6f0:	0000de19 	.word	0x0000de19
    a6f4:	0bad000a 	.word	0x0bad000a
    a6f8:	0bad000b 	.word	0x0bad000b

0000a6fc <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
    a6fc:	f010 0f08 	tst.w	r0, #8
    a700:	4b07      	ldr	r3, [pc, #28]	; (a720 <nrfx_usbd_epout_size_get+0x24>)
    a702:	d006      	beq.n	a712 <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
    a704:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
    a708:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    a70c:	bf18      	it	ne
    a70e:	2000      	movne	r0, #0
    a710:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    a712:	f000 000f 	and.w	r0, r0, #15
    a716:	f500 7094 	add.w	r0, r0, #296	; 0x128
    a71a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
    a71e:	4770      	bx	lr
    a720:	40027000 	.word	0x40027000

0000a724 <usbd_dmareq_process>:
{
    a724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
    a728:	4e54      	ldr	r6, [pc, #336]	; (a87c <usbd_dmareq_process+0x158>)
    a72a:	7833      	ldrb	r3, [r6, #0]
{
    a72c:	b085      	sub	sp, #20
    if (!m_dma_pending)
    a72e:	2b00      	cmp	r3, #0
    a730:	d169      	bne.n	a806 <usbd_dmareq_process+0xe2>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
    a732:	f8df 814c 	ldr.w	r8, [pc, #332]	; a880 <usbd_dmareq_process+0x15c>
    a736:	4d53      	ldr	r5, [pc, #332]	; (a884 <usbd_dmareq_process+0x160>)
    a738:	f8d8 4000 	ldr.w	r4, [r8]
    a73c:	682b      	ldr	r3, [r5, #0]
    a73e:	401c      	ands	r4, r3
    a740:	d061      	beq.n	a806 <usbd_dmareq_process+0xe2>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
    a742:	f014 2301 	ands.w	r3, r4, #16777472	; 0x1000100
    return NRF_CTZ(req);
    a746:	bf14      	ite	ne
    a748:	fa93 f4a3 	rbitne	r4, r3
    a74c:	fa94 f4a4 	rbiteq	r4, r4
    a750:	fab4 f484 	clz	r4, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    a754:	f04f 0901 	mov.w	r9, #1
    a758:	fa09 f904 	lsl.w	r9, r9, r4
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    a75c:	2c0f      	cmp	r4, #15
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    a75e:	ea6f 0909 	mvn.w	r9, r9
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    a762:	d953      	bls.n	a80c <usbd_dmareq_process+0xe8>
    a764:	3c10      	subs	r4, #16
    a766:	b2e4      	uxtb	r4, r4
            usbd_ep_state_t * p_state = ep_state_access(ep);
    a768:	4620      	mov	r0, r4
    a76a:	f7ff fc59 	bl	a020 <ep_state_access>
    a76e:	4682      	mov	sl, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    a770:	4620      	mov	r0, r4
    a772:	f7ff ffc3 	bl	a6fc <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
    a776:	f8da 7000 	ldr.w	r7, [sl]
    a77a:	f8ba 200c 	ldrh.w	r2, [sl, #12]
    a77e:	f8da 1004 	ldr.w	r1, [sl, #4]
    a782:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    a784:	4683      	mov	fp, r0
                continue_transfer = p_state->handler.consumer(
    a786:	a802      	add	r0, sp, #8
    a788:	47b8      	blx	r7
                if (transfer.p_data.rx == NULL)
    a78a:	9b02      	ldr	r3, [sp, #8]
    a78c:	2b00      	cmp	r3, #0
    a78e:	d149      	bne.n	a824 <usbd_dmareq_process+0x100>
                if (!continue_transfer)
    a790:	b908      	cbnz	r0, a796 <usbd_dmareq_process+0x72>
                    p_state->handler.consumer = NULL;
    a792:	f8ca 0000 	str.w	r0, [sl]
    m_dma_pending = true;
    a796:	2301      	movs	r3, #1
    a798:	7033      	strb	r3, [r6, #0]
            m_ep_ready &= ~(1U << pos);
    a79a:	682b      	ldr	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    a79c:	9a03      	ldr	r2, [sp, #12]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
    a79e:	9802      	ldr	r0, [sp, #8]
            m_ep_ready &= ~(1U << pos);
    a7a0:	ea03 0309 	and.w	r3, r3, r9
    a7a4:	602b      	str	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    a7a6:	f8da 3008 	ldr.w	r3, [sl, #8]
            if (NRF_USBD_EPIN_CHECK(ep))
    a7aa:	b261      	sxtb	r1, r4
            p_state->transfer_cnt += transfer.size;
    a7ac:	4413      	add	r3, r2
    if (NRF_USBD_EPIN_CHECK(ep))
    a7ae:	2900      	cmp	r1, #0
    a7b0:	f8ca 3008 	str.w	r3, [sl, #8]
    a7b4:	f004 0508 	and.w	r5, r4, #8
    a7b8:	4b33      	ldr	r3, [pc, #204]	; (a888 <usbd_dmareq_process+0x164>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    a7ba:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    a7be:	da4e      	bge.n	a85e <usbd_dmareq_process+0x13a>
        if (NRF_USBD_EPISO_CHECK(ep))
    a7c0:	2d00      	cmp	r5, #0
    a7c2:	d044      	beq.n	a84e <usbd_dmareq_process+0x12a>
            p_reg->ISOIN.PTR    = ptr;
    a7c4:	f8c3 06a0 	str.w	r0, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
    a7c8:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
    a7cc:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    a7ce:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    a7d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    a7d6:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    a7da:	2201      	movs	r2, #1
    a7dc:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    a7de:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    a7e0:	4a2a      	ldr	r2, [pc, #168]	; (a88c <usbd_dmareq_process+0x168>)
    a7e2:	4b2b      	ldr	r3, [pc, #172]	; (a890 <usbd_dmareq_process+0x16c>)
    a7e4:	ea13 0321 	ands.w	r3, r3, r1, asr #32
    a7e8:	bf38      	it	cc
    a7ea:	4613      	movcc	r3, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    a7ec:	4926      	ldr	r1, [pc, #152]	; (a888 <usbd_dmareq_process+0x164>)
    a7ee:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    a7f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    a7f6:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    a7fa:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
    a7fc:	b91a      	cbnz	r2, a806 <usbd_dmareq_process+0xe2>
    a7fe:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
    a802:	2a00      	cmp	r2, #0
    a804:	d0f9      	beq.n	a7fa <usbd_dmareq_process+0xd6>
}
    a806:	b005      	add	sp, #20
    a808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    a80c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            usbd_ep_state_t * p_state = ep_state_access(ep);
    a810:	4620      	mov	r0, r4
    a812:	f7ff fc05 	bl	a020 <ep_state_access>
                continue_transfer = p_state->handler.feeder(
    a816:	6803      	ldr	r3, [r0, #0]
    a818:	8982      	ldrh	r2, [r0, #12]
    a81a:	6841      	ldr	r1, [r0, #4]
            usbd_ep_state_t * p_state = ep_state_access(ep);
    a81c:	4682      	mov	sl, r0
                continue_transfer = p_state->handler.feeder(
    a81e:	a802      	add	r0, sp, #8
    a820:	4798      	blx	r3
    a822:	e7b5      	b.n	a790 <usbd_dmareq_process+0x6c>
                else if (transfer.size < rx_size)
    a824:	9b03      	ldr	r3, [sp, #12]
    a826:	459b      	cmp	fp, r3
    a828:	d9b2      	bls.n	a790 <usbd_dmareq_process+0x6c>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    a82a:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    a82c:	4648      	mov	r0, r9
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    a82e:	f88a 700e 	strb.w	r7, [sl, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    a832:	f7ff fcef 	bl	a214 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    a836:	2306      	movs	r3, #6
    a838:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
    a83c:	4b15      	ldr	r3, [pc, #84]	; (a894 <usbd_dmareq_process+0x170>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    a83e:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
    a842:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    a844:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
    a848:	a801      	add	r0, sp, #4
    a84a:	4798      	blx	r3
                    continue;
    a84c:	e774      	b.n	a738 <usbd_dmareq_process+0x14>
            p_reg->EPIN[epnr].PTR    = ptr;
    a84e:	2514      	movs	r5, #20
    a850:	fb05 3304 	mla	r3, r5, r4, r3
    a854:	f8c3 0600 	str.w	r0, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
    a858:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    return (nrf_usbd_task_t)(
    a85c:	e7b6      	b.n	a7cc <usbd_dmareq_process+0xa8>
        if (NRF_USBD_EPISO_CHECK(ep))
    a85e:	b12d      	cbz	r5, a86c <usbd_dmareq_process+0x148>
            p_reg->ISOOUT.PTR    = ptr;
    a860:	f8c3 07a0 	str.w	r0, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
    a864:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    a868:	2328      	movs	r3, #40	; 0x28
    a86a:	e7b0      	b.n	a7ce <usbd_dmareq_process+0xaa>
            p_reg->EPOUT[epnr].PTR    = ptr;
    a86c:	2514      	movs	r5, #20
    a86e:	fb05 3304 	mla	r3, r5, r4, r3
    a872:	f8c3 0700 	str.w	r0, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
    a876:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
    a87a:	e7f5      	b.n	a868 <usbd_dmareq_process+0x144>
    a87c:	20001fef 	.word	0x20001fef
    a880:	20001bf4 	.word	0x20001bf4
    a884:	20001bf8 	.word	0x20001bf8
    a888:	40027000 	.word	0x40027000
    a88c:	0000ecc4 	.word	0x0000ecc4
    a890:	0000ecd6 	.word	0x0000ecd6
    a894:	20001bfc 	.word	0x20001bfc

0000a898 <ev_epdata_handler>:
{
    a898:	b538      	push	{r3, r4, r5, lr}
    return p_reg->EPDATASTATUS;
    a89a:	4b0f      	ldr	r3, [pc, #60]	; (a8d8 <ev_epdata_handler+0x40>)
    a89c:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
    a8a0:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
        dataepstatus &= ~(1UL << bitpos);
    a8a4:	2501      	movs	r5, #1
    while (dataepstatus)
    a8a6:	b91c      	cbnz	r4, a8b0 <ev_epdata_handler+0x18>
}
    a8a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
    a8ac:	f7ff bf3a 	b.w	a724 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    a8b0:	fa94 f3a4 	rbit	r3, r4
    a8b4:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    a8b8:	2b0f      	cmp	r3, #15
    a8ba:	bfc8      	it	gt
    a8bc:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    a8c0:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    a8c2:	bfd4      	ite	le
    a8c4:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
    a8c8:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
    a8ca:	fa05 f303 	lsl.w	r3, r5, r3
    a8ce:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
    a8d2:	f7ff fce1 	bl	a298 <usbd_ep_data_handler>
    a8d6:	e7e6      	b.n	a8a6 <ev_epdata_handler+0xe>
    a8d8:	40027000 	.word	0x40027000

0000a8dc <nrf_usbd_epout_dma_handler>:
    m_dma_pending = false;
    a8dc:	4b17      	ldr	r3, [pc, #92]	; (a93c <nrf_usbd_epout_dma_handler+0x60>)
{
    a8de:	b537      	push	{r0, r1, r2, r4, r5, lr}
    m_dma_pending = false;
    a8e0:	2200      	movs	r2, #0
    a8e2:	701a      	strb	r2, [r3, #0]
{
    a8e4:	4604      	mov	r4, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    a8e6:	f7ff fb9b 	bl	a020 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a8ea:	7b83      	ldrb	r3, [r0, #14]
    a8ec:	2b03      	cmp	r3, #3
    a8ee:	d10d      	bne.n	a90c <nrf_usbd_epout_dma_handler+0x30>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a8f0:	4620      	mov	r0, r4
    a8f2:	f003 facf 	bl	de94 <ep2bit>
    a8f6:	2301      	movs	r3, #1
    a8f8:	fa03 f000 	lsl.w	r0, r3, r0
    a8fc:	43c0      	mvns	r0, r0
    a8fe:	f7ff fc89 	bl	a214 <atomic_and.constprop.0.isra.0>
}
    a902:	b003      	add	sp, #12
    a904:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
    a908:	f7ff bf0c 	b.w	a724 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
    a90c:	6805      	ldr	r5, [r0, #0]
    a90e:	2d00      	cmp	r5, #0
    a910:	d1f7      	bne.n	a902 <nrf_usbd_epout_dma_handler+0x26>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a912:	4620      	mov	r0, r4
    a914:	f003 fabe 	bl	de94 <ep2bit>
    a918:	2301      	movs	r3, #1
    a91a:	fa03 f000 	lsl.w	r0, r3, r0
    a91e:	43c0      	mvns	r0, r0
    a920:	f7ff fc78 	bl	a214 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a924:	2306      	movs	r3, #6
    a926:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    a92a:	4b05      	ldr	r3, [pc, #20]	; (a940 <nrf_usbd_epout_dma_handler+0x64>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a92c:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
    a930:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    a932:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
    a936:	a801      	add	r0, sp, #4
    a938:	4798      	blx	r3
    a93a:	e7e2      	b.n	a902 <nrf_usbd_epout_dma_handler+0x26>
    a93c:	20001fef 	.word	0x20001fef
    a940:	20001bfc 	.word	0x20001bfc

0000a944 <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
    a944:	4b02      	ldr	r3, [pc, #8]	; (a950 <nrfx_usbd_ep_stall+0xc>)
    a946:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    a94a:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
    a94e:	4770      	bx	lr
    a950:	40027000 	.word	0x40027000

0000a954 <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
    a954:	0702      	lsls	r2, r0, #28
    a956:	d413      	bmi.n	a980 <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
    a958:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    a95c:	f010 0f80 	tst.w	r0, #128	; 0x80
    a960:	4a08      	ldr	r2, [pc, #32]	; (a984 <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
    a962:	bf0b      	itete	eq
    a964:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
    a968:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
    a96c:	eb02 0283 	addeq.w	r2, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
    a970:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
    a974:	bf08      	it	eq
    a976:	6850      	ldreq	r0, [r2, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
    a978:	1e43      	subs	r3, r0, #1
    a97a:	4258      	negs	r0, r3
    a97c:	4158      	adcs	r0, r3
    a97e:	4770      	bx	lr
        return false;
    a980:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
    a982:	4770      	bx	lr
    a984:	40027000 	.word	0x40027000

0000a988 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
    a988:	4b04      	ldr	r3, [pc, #16]	; (a99c <nrfx_usbd_ep_dtoggle_clear+0x14>)
    a98a:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
    a98e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    a992:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
    a996:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
    a99a:	4770      	bx	lr
    a99c:	40027000 	.word	0x40027000

0000a9a0 <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
    a9a0:	b510      	push	{r4, lr}
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    a9a2:	2208      	movs	r2, #8
    a9a4:	2100      	movs	r1, #0
{
    a9a6:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    a9a8:	f002 fdf5 	bl	d596 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    a9ac:	4b0e      	ldr	r3, [pc, #56]	; (a9e8 <nrfx_usbd_setup_get+0x48>)
    a9ae:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    a9b2:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
    a9b4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    a9b8:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
    a9ba:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    a9be:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    a9c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
    a9c6:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
    a9c8:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    a9cc:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    a9d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
    a9d4:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
    a9d6:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    a9da:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    a9de:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
    a9e2:	80e3      	strh	r3, [r4, #6]
}
    a9e4:	bd10      	pop	{r4, pc}
    a9e6:	bf00      	nop
    a9e8:	40027000 	.word	0x40027000

0000a9ec <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    a9ec:	4b02      	ldr	r3, [pc, #8]	; (a9f8 <nrfx_usbd_setup_data_clear+0xc>)
    a9ee:	2201      	movs	r2, #1
    a9f0:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    a9f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
    a9f4:	4770      	bx	lr
    a9f6:	bf00      	nop
    a9f8:	40027000 	.word	0x40027000

0000a9fc <ev_dma_epout0_handler>:
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    a9fc:	b513      	push	{r0, r1, r4, lr}
    m_dma_pending = false;
    a9fe:	4b12      	ldr	r3, [pc, #72]	; (aa48 <ev_dma_epout0_handler+0x4c>)
    aa00:	2200      	movs	r2, #0
    aa02:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    aa04:	4b11      	ldr	r3, [pc, #68]	; (aa4c <ev_dma_epout0_handler+0x50>)
    aa06:	7b9a      	ldrb	r2, [r3, #14]
    aa08:	2a03      	cmp	r2, #3
    aa0a:	d106      	bne.n	aa1a <ev_dma_epout0_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    aa0c:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    aa10:	b002      	add	sp, #8
    aa12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    aa16:	f7ff bbfd 	b.w	a214 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
    aa1a:	681c      	ldr	r4, [r3, #0]
    aa1c:	b974      	cbnz	r4, aa3c <ev_dma_epout0_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    aa1e:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
    aa22:	f7ff fbf7 	bl	a214 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    aa26:	2306      	movs	r3, #6
    aa28:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    aa2c:	4b08      	ldr	r3, [pc, #32]	; (aa50 <ev_dma_epout0_handler+0x54>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    aa2e:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
    aa32:	681b      	ldr	r3, [r3, #0]
    aa34:	a801      	add	r0, sp, #4
    aa36:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    aa38:	b002      	add	sp, #8
    aa3a:	bd10      	pop	{r4, pc}
    aa3c:	b002      	add	sp, #8
    aa3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
    aa42:	f7ff bfd3 	b.w	a9ec <nrfx_usbd_setup_data_clear>
    aa46:	bf00      	nop
    aa48:	20001fef 	.word	0x20001fef
    aa4c:	20001ad4 	.word	0x20001ad4
    aa50:	20001bfc 	.word	0x20001bfc

0000aa54 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    aa54:	4b02      	ldr	r3, [pc, #8]	; (aa60 <nrfx_usbd_setup_clear+0xc>)
    aa56:	2201      	movs	r2, #1
    aa58:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    aa5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
    aa5c:	4770      	bx	lr
    aa5e:	bf00      	nop
    aa60:	40027000 	.word	0x40027000

0000aa64 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    aa64:	4b02      	ldr	r3, [pc, #8]	; (aa70 <nrfx_usbd_setup_stall+0xc>)
    aa66:	2201      	movs	r2, #1
    aa68:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    aa6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
    aa6c:	4770      	bx	lr
    aa6e:	bf00      	nop
    aa70:	40027000 	.word	0x40027000

0000aa74 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
    aa74:	4b01      	ldr	r3, [pc, #4]	; (aa7c <nrfx_usbd_last_setup_dir_get+0x8>)
    aa76:	7818      	ldrb	r0, [r3, #0]
    aa78:	4770      	bx	lr
    aa7a:	bf00      	nop
    aa7c:	20001ff0 	.word	0x20001ff0

0000aa80 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
    aa80:	b510      	push	{r4, lr}
    aa82:	4602      	mov	r2, r0
	__asm__ volatile(
    aa84:	f04f 0340 	mov.w	r3, #64	; 0x40
    aa88:	f3ef 8411 	mrs	r4, BASEPRI
    aa8c:	f383 8812 	msr	BASEPRI_MAX, r3
    aa90:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
    aa94:	f003 f9fe 	bl	de94 <ep2bit>
    aa98:	490d      	ldr	r1, [pc, #52]	; (aad0 <nrfx_usbd_transfer_out_drop+0x50>)
    aa9a:	2301      	movs	r3, #1
    aa9c:	fa03 f000 	lsl.w	r0, r3, r0
    aaa0:	680b      	ldr	r3, [r1, #0]
    aaa2:	ea23 0300 	bic.w	r3, r3, r0
    aaa6:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
    aaa8:	f012 0108 	ands.w	r1, r2, #8
    aaac:	d10a      	bne.n	aac4 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
    aaae:	f002 030f 	and.w	r3, r2, #15
    aab2:	009b      	lsls	r3, r3, #2
    aab4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    aab8:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    aabc:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    aac0:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
    aac4:	f384 8811 	msr	BASEPRI, r4
    aac8:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    aacc:	bd10      	pop	{r4, pc}
    aace:	bf00      	nop
    aad0:	20001bf8 	.word	0x20001bf8

0000aad4 <usbd_ep_abort>:
{
    aad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    aad6:	4601      	mov	r1, r0
	__asm__ volatile(
    aad8:	f04f 0340 	mov.w	r3, #64	; 0x40
    aadc:	f3ef 8511 	mrs	r5, BASEPRI
    aae0:	f383 8812 	msr	BASEPRI_MAX, r3
    aae4:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
    aae8:	f7ff fa9a 	bl	a020 <ep_state_access>
    aaec:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    aaee:	4608      	mov	r0, r1
    aaf0:	f003 f9d0 	bl	de94 <ep2bit>
    aaf4:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
    aaf6:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    aafa:	fa02 f200 	lsl.w	r2, r2, r0
    aafe:	482e      	ldr	r0, [pc, #184]	; (abb8 <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
    ab00:	d119      	bne.n	ab36 <usbd_ep_abort+0x62>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    ab02:	6803      	ldr	r3, [r0, #0]
    ab04:	ea32 0303 	bics.w	r3, r2, r3
    ab08:	d00a      	beq.n	ab20 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
    ab0a:	4608      	mov	r0, r1
    ab0c:	f7ff ffb8 	bl	aa80 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
    ab10:	2303      	movs	r3, #3
    ab12:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
    ab14:	f385 8811 	msr	BASEPRI, r5
    ab18:	f3bf 8f6f 	isb	sy
}
    ab1c:	b003      	add	sp, #12
    ab1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            p_state->handler.consumer = NULL;
    ab20:	6033      	str	r3, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    ab22:	6803      	ldr	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    ab24:	4925      	ldr	r1, [pc, #148]	; (abbc <usbd_ep_abort+0xe8>)
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    ab26:	ea23 0302 	bic.w	r3, r3, r2
    ab2a:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    ab2c:	680b      	ldr	r3, [r1, #0]
    ab2e:	ea23 0302 	bic.w	r3, r3, r2
    ab32:	600b      	str	r3, [r1, #0]
    ab34:	e7ec      	b.n	ab10 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
    ab36:	070b      	lsls	r3, r1, #28
    ab38:	d415      	bmi.n	ab66 <usbd_ep_abort+0x92>
            if(ep != NRFX_USBD_EPIN0)
    ab3a:	2980      	cmp	r1, #128	; 0x80
    ab3c:	4b20      	ldr	r3, [pc, #128]	; (abc0 <usbd_ep_abort+0xec>)
    ab3e:	d02f      	beq.n	aba0 <usbd_ep_abort+0xcc>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
    ab40:	f001 040f 	and.w	r4, r1, #15
    ab44:	f204 34da 	addw	r4, r4, #986	; 0x3da
    ab48:	0064      	lsls	r4, r4, #1
    ab4a:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    ab4e:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    ab52:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    ab56:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    ab58:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    ab5c:	433c      	orrs	r4, r7
    ab5e:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
    ab62:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
    ab66:	4f15      	ldr	r7, [pc, #84]	; (abbc <usbd_ep_abort+0xe8>)
    ab68:	6804      	ldr	r4, [r0, #0]
    ab6a:	683b      	ldr	r3, [r7, #0]
    ab6c:	ea64 0c03 	orn	ip, r4, r3
    ab70:	ea1c 0f02 	tst.w	ip, r2
    ab74:	d0ce      	beq.n	ab14 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
    ab76:	4313      	orrs	r3, r2
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    ab78:	ea24 0402 	bic.w	r4, r4, r2
            m_ep_ready       |=   1U << ep2bit(ep) ;
    ab7c:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
    ab7e:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    ab80:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
    ab82:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
    ab84:	2303      	movs	r3, #3
    ab86:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    ab88:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    ab8c:	4b0d      	ldr	r3, [pc, #52]	; (abc4 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    ab8e:	f88d 1006 	strb.w	r1, [sp, #6]
    ab92:	2206      	movs	r2, #6
            m_event_handler(&evt);
    ab94:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    ab96:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
    ab9a:	a801      	add	r0, sp, #4
    ab9c:	4798      	blx	r3
    ab9e:	e7b9      	b.n	ab14 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
    aba0:	f240 74b4 	movw	r4, #1972	; 0x7b4
    aba4:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    aba8:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    abac:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    abb0:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    abb2:	f044 0404 	orr.w	r4, r4, #4
    abb6:	e7d1      	b.n	ab5c <usbd_ep_abort+0x88>
    abb8:	20001bf4 	.word	0x20001bf4
    abbc:	20001bf8 	.word	0x20001bf8
    abc0:	40027000 	.word	0x40027000
    abc4:	20001bfc 	.word	0x20001bfc

0000abc8 <ev_setup_handler>:
{
    abc8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    abca:	4b14      	ldr	r3, [pc, #80]	; (ac1c <ev_setup_handler+0x54>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    abcc:	4c14      	ldr	r4, [pc, #80]	; (ac20 <ev_setup_handler+0x58>)
    abce:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
    abd2:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    abd4:	4e13      	ldr	r6, [pc, #76]	; (ac24 <ev_setup_handler+0x5c>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    abd6:	43da      	mvns	r2, r3
    abd8:	4b13      	ldr	r3, [pc, #76]	; (ac28 <ev_setup_handler+0x60>)
        & (1U <<ep2bit(m_last_setup_dir)))
    abda:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    abdc:	681b      	ldr	r3, [r3, #0]
    abde:	b292      	uxth	r2, r2
        & (1U <<ep2bit(m_last_setup_dir)))
    abe0:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    abe2:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
    abe4:	f003 f956 	bl	de94 <ep2bit>
    abe8:	2301      	movs	r3, #1
    abea:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    abec:	4213      	tst	r3, r2
    abee:	d002      	beq.n	abf6 <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
    abf0:	4608      	mov	r0, r1
    abf2:	f7ff ff6f 	bl	aad4 <usbd_ep_abort>
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
    abf6:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
    (void)(NRFX_ATOMIC_FETCH_AND(
    abfa:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
    m_last_setup_dir =
    abfe:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
    ac00:	f7ff fb08 	bl	a214 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    ac04:	6823      	ldr	r3, [r4, #0]
    ac06:	f043 0301 	orr.w	r3, r3, #1
    ac0a:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
    ac0c:	2305      	movs	r3, #5
    ac0e:	9301      	str	r3, [sp, #4]
    m_event_handler(&evt);
    ac10:	4b06      	ldr	r3, [pc, #24]	; (ac2c <ev_setup_handler+0x64>)
    ac12:	a801      	add	r0, sp, #4
    ac14:	681b      	ldr	r3, [r3, #0]
    ac16:	4798      	blx	r3
}
    ac18:	b002      	add	sp, #8
    ac1a:	bd70      	pop	{r4, r5, r6, pc}
    ac1c:	40027000 	.word	0x40027000
    ac20:	20001bf8 	.word	0x20001bf8
    ac24:	20001ff0 	.word	0x20001ff0
    ac28:	20001bf4 	.word	0x20001bf4
    ac2c:	20001bfc 	.word	0x20001bfc

0000ac30 <nrfx_usbd_irq_handler>:
{
    ac30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return p_reg->INTENSET;
    ac34:	4b1a      	ldr	r3, [pc, #104]	; (aca0 <nrfx_usbd_irq_handler+0x70>)
    ac36:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
    ac3a:	2300      	movs	r3, #0
            active |= 1UL << event_nr;
    ac3c:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    ac3e:	461d      	mov	r5, r3
    while (to_process)
    ac40:	b970      	cbnz	r0, ac60 <nrfx_usbd_irq_handler+0x30>
        m_isr[event_nr]();
    ac42:	4f18      	ldr	r7, [pc, #96]	; (aca4 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
    ac44:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
    ac48:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
        active &= ~(1UL << event_nr);
    ac4c:	f04f 0801 	mov.w	r8, #1
    while (active)
    ac50:	b9bc      	cbnz	r4, ac82 <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
    ac52:	f7ff fd67 	bl	a724 <usbd_dmareq_process>
    if (setup_active)
    ac56:	b306      	cbz	r6, ac9a <nrfx_usbd_irq_handler+0x6a>
}
    ac58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
    ac5c:	f7ff bfb4 	b.w	abc8 <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
    ac60:	fa90 f2a0 	rbit	r2, r0
    ac64:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    ac68:	490f      	ldr	r1, [pc, #60]	; (aca8 <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
    ac6a:	0096      	lsls	r6, r2, #2
    ac6c:	4431      	add	r1, r6
            active |= 1UL << event_nr;
    ac6e:	fa04 f202 	lsl.w	r2, r4, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    ac72:	680e      	ldr	r6, [r1, #0]
    if (ret)
    ac74:	b116      	cbz	r6, ac7c <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    ac76:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    ac78:	6809      	ldr	r1, [r1, #0]
    ac7a:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
    ac7c:	ea20 0002 	bic.w	r0, r0, r2
    ac80:	e7de      	b.n	ac40 <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
    ac82:	fa94 f5a4 	rbit	r5, r4
    ac86:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
    ac8a:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
    ac8e:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
    ac92:	4798      	blx	r3
        active &= ~(1UL << event_nr);
    ac94:	ea24 0405 	bic.w	r4, r4, r5
    ac98:	e7da      	b.n	ac50 <nrfx_usbd_irq_handler+0x20>
}
    ac9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ac9e:	bf00      	nop
    aca0:	40027000 	.word	0x40027000
    aca4:	0000ec30 	.word	0x0000ec30
    aca8:	40027100 	.word	0x40027100

0000acac <nrfx_usbd_stop>:
{
    acac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    acae:	4b1b      	ldr	r3, [pc, #108]	; (ad1c <nrfx_usbd_stop+0x70>)
    acb0:	2280      	movs	r2, #128	; 0x80
    acb2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
    acb6:	2027      	movs	r0, #39	; 0x27
    acb8:	f7f9 f9f0 	bl	409c <arch_irq_is_enabled>
    acbc:	b1b8      	cbz	r0, acee <nrfx_usbd_stop+0x42>
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
    acbe:	4e18      	ldr	r6, [pc, #96]	; (ad20 <nrfx_usbd_stop+0x74>)
    acc0:	4b18      	ldr	r3, [pc, #96]	; (ad24 <nrfx_usbd_stop+0x78>)
    acc2:	6834      	ldr	r4, [r6, #0]
    acc4:	681b      	ldr	r3, [r3, #0]
    acc6:	0c24      	lsrs	r4, r4, #16
    acc8:	0424      	lsls	r4, r4, #16
    acca:	431c      	orrs	r4, r3
        ep_waiting &= ~(1U << bitpos);
    accc:	2701      	movs	r7, #1
    while (0 != ep_waiting)
    acce:	b97c      	cbnz	r4, acf0 <nrfx_usbd_stop+0x44>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
    acd0:	4d15      	ldr	r5, [pc, #84]	; (ad28 <nrfx_usbd_stop+0x7c>)
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    acd2:	f240 13ff 	movw	r3, #511	; 0x1ff
    acd6:	6033      	str	r3, [r6, #0]
        NRFX_IRQ_DISABLE(USBD_IRQn);
    acd8:	2027      	movs	r0, #39	; 0x27
    acda:	f8c5 4504 	str.w	r4, [r5, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    acde:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504
    ace2:	f7f9 f9c7 	bl	4074 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    ace6:	f04f 33ff 	mov.w	r3, #4294967295
    acea:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
}
    acee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    acf0:	fa94 f5a4 	rbit	r5, r4
    acf4:	fab5 f585 	clz	r5, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    acf8:	2d0f      	cmp	r5, #15
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    acfa:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    acfc:	bfc6      	itte	gt
    acfe:	f1a5 0010 	subgt.w	r0, r5, #16
    ad02:	b2c0      	uxtbgt	r0, r0
    ad04:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
    ad08:	0703      	lsls	r3, r0, #28
    ad0a:	d401      	bmi.n	ad10 <nrfx_usbd_stop+0x64>
            usbd_ep_abort(bit2ep(bitpos));
    ad0c:	f7ff fee2 	bl	aad4 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
    ad10:	fa07 f505 	lsl.w	r5, r7, r5
    ad14:	ea24 0405 	bic.w	r4, r4, r5
    ad18:	e7d9      	b.n	acce <nrfx_usbd_stop+0x22>
    ad1a:	bf00      	nop
    ad1c:	e000e100 	.word	0xe000e100
    ad20:	20001bf8 	.word	0x20001bf8
    ad24:	20001bf4 	.word	0x20001bf4
    ad28:	40027000 	.word	0x40027000

0000ad2c <nrfx_usbd_disable>:
{
    ad2c:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
    ad2e:	f7ff ffbd 	bl	acac <nrfx_usbd_stop>
    return p_reg->INTENSET;
    ad32:	4b08      	ldr	r3, [pc, #32]	; (ad54 <nrfx_usbd_disable+0x28>)
    ad34:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
    ad38:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    ad3c:	2200      	movs	r2, #0
    ad3e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    ad42:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    m_dma_pending = false;
    ad46:	4b04      	ldr	r3, [pc, #16]	; (ad58 <nrfx_usbd_disable+0x2c>)
    ad48:	701a      	strb	r2, [r3, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    ad4a:	4b04      	ldr	r3, [pc, #16]	; (ad5c <nrfx_usbd_disable+0x30>)
    ad4c:	2201      	movs	r2, #1
    ad4e:	701a      	strb	r2, [r3, #0]
}
    ad50:	bd08      	pop	{r3, pc}
    ad52:	bf00      	nop
    ad54:	40027000 	.word	0x40027000
    ad58:	20001fef 	.word	0x20001fef
    ad5c:	20001ff2 	.word	0x20001ff2

0000ad60 <nrfx_usbd_ep_disable>:
{
    ad60:	b510      	push	{r4, lr}
    ad62:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
    ad64:	f7ff feb6 	bl	aad4 <usbd_ep_abort>
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    ad68:	4a10      	ldr	r2, [pc, #64]	; (adac <nrfx_usbd_ep_disable+0x4c>)
    if (NRF_USBD_EPIN_CHECK(ep))
    ad6a:	f014 0f80 	tst.w	r4, #128	; 0x80
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    ad6e:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
    ad72:	f04f 0301 	mov.w	r3, #1
    ad76:	bf14      	ite	ne
    ad78:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    ad7c:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
    ad80:	fa03 f300 	lsl.w	r3, r3, r0
    ad84:	ea6f 0303 	mvn.w	r3, r3
    ad88:	bf15      	itete	ne
    ad8a:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
    ad8c:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
    ad8e:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    ad92:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    ad96:	bf14      	ite	ne
    ad98:	4b05      	ldrne	r3, [pc, #20]	; (adb0 <nrfx_usbd_ep_disable+0x50>)
    ad9a:	4b06      	ldreq	r3, [pc, #24]	; (adb4 <nrfx_usbd_ep_disable+0x54>)
    ad9c:	5c1a      	ldrb	r2, [r3, r0]
    ad9e:	2301      	movs	r3, #1
    ada0:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
    ada2:	4a02      	ldr	r2, [pc, #8]	; (adac <nrfx_usbd_ep_disable+0x4c>)
    ada4:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
    ada8:	bd10      	pop	{r4, pc}
    adaa:	bf00      	nop
    adac:	40027000 	.word	0x40027000
    adb0:	000112f6 	.word	0x000112f6
    adb4:	000112ed 	.word	0x000112ed

0000adb8 <nrfx_usbd_ep_enable>:
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    adb8:	f010 0f80 	tst.w	r0, #128	; 0x80
{
    adbc:	b570      	push	{r4, r5, r6, lr}
    adbe:	4924      	ldr	r1, [pc, #144]	; (ae50 <nrfx_usbd_ep_enable+0x98>)
    adc0:	4604      	mov	r4, r0
    adc2:	f000 030f 	and.w	r3, r0, #15
    adc6:	f04f 0501 	mov.w	r5, #1
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    adca:	d012      	beq.n	adf2 <nrfx_usbd_ep_enable+0x3a>
    adcc:	4a21      	ldr	r2, [pc, #132]	; (ae54 <nrfx_usbd_ep_enable+0x9c>)
    adce:	5cd2      	ldrb	r2, [r2, r3]
    add0:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    add4:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPINEN & (1UL << epnr));
    add8:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    addc:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    adde:	07d0      	lsls	r0, r2, #31
    ade0:	d406      	bmi.n	adf0 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPINEN |= 1UL << epnr;
    ade2:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    ade6:	fa05 f303 	lsl.w	r3, r5, r3
    adea:	4313      	orrs	r3, r2
    adec:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
}
    adf0:	bd70      	pop	{r4, r5, r6, pc}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    adf2:	4a19      	ldr	r2, [pc, #100]	; (ae58 <nrfx_usbd_ep_enable+0xa0>)
    adf4:	5cd2      	ldrb	r2, [r2, r3]
    adf6:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    adfa:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
    adfe:	f8d1 2514 	ldr.w	r2, [r1, #1300]	; 0x514
    ae02:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    ae04:	07d2      	lsls	r2, r2, #31
    ae06:	d4f3      	bmi.n	adf0 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPOUTEN |= 1UL << epnr;
    ae08:	f8d1 6514 	ldr.w	r6, [r1, #1300]	; 0x514
    ae0c:	fa05 f203 	lsl.w	r2, r5, r3
    ae10:	4332      	orrs	r2, r6
    ae12:	f8c1 2514 	str.w	r2, [r1, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
    ae16:	2b00      	cmp	r3, #0
    ae18:	d0ea      	beq.n	adf0 <nrfx_usbd_ep_enable+0x38>
        NRF_USBD_EPOUT_CHECK(ep) &&
    ae1a:	0703      	lsls	r3, r0, #28
    ae1c:	d4e8      	bmi.n	adf0 <nrfx_usbd_ep_enable+0x38>
	__asm__ volatile(
    ae1e:	f04f 0340 	mov.w	r3, #64	; 0x40
    ae22:	f3ef 8611 	mrs	r6, BASEPRI
    ae26:	f383 8812 	msr	BASEPRI_MAX, r3
    ae2a:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
    ae2e:	f7ff fe27 	bl	aa80 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    ae32:	4620      	mov	r0, r4
    ae34:	f003 f82e 	bl	de94 <ep2bit>
    ae38:	4a08      	ldr	r2, [pc, #32]	; (ae5c <nrfx_usbd_ep_enable+0xa4>)
    ae3a:	6813      	ldr	r3, [r2, #0]
    ae3c:	fa05 f000 	lsl.w	r0, r5, r0
    ae40:	ea23 0300 	bic.w	r3, r3, r0
    ae44:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    ae46:	f386 8811 	msr	BASEPRI, r6
    ae4a:	f3bf 8f6f 	isb	sy
}
    ae4e:	e7cf      	b.n	adf0 <nrfx_usbd_ep_enable+0x38>
    ae50:	40027000 	.word	0x40027000
    ae54:	000112f6 	.word	0x000112f6
    ae58:	000112ed 	.word	0x000112ed
    ae5c:	20001bf4 	.word	0x20001bf4

0000ae60 <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    ae60:	0603      	lsls	r3, r0, #24
{
    ae62:	b510      	push	{r4, lr}
    ae64:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    ae66:	d405      	bmi.n	ae74 <nrfx_usbd_ep_stall_clear+0x14>
    ae68:	f7ff fd74 	bl	a954 <nrfx_usbd_ep_stall_check>
    ae6c:	b110      	cbz	r0, ae74 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
    ae6e:	4620      	mov	r0, r4
    ae70:	f7ff fe06 	bl	aa80 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
    ae74:	4b01      	ldr	r3, [pc, #4]	; (ae7c <nrfx_usbd_ep_stall_clear+0x1c>)
    ae76:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
    ae7a:	bd10      	pop	{r4, pc}
    ae7c:	40027000 	.word	0x40027000

0000ae80 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    ae80:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    ae82:	4c11      	ldr	r4, [pc, #68]	; (aec8 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    ae84:	4a11      	ldr	r2, [pc, #68]	; (aecc <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    ae86:	4912      	ldr	r1, [pc, #72]	; (aed0 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    ae88:	2303      	movs	r3, #3
    ae8a:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    ae8c:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    ae8e:	4b11      	ldr	r3, [pc, #68]	; (aed4 <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    ae90:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    ae92:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    ae94:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ae98:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    ae9a:	2300      	movs	r3, #0
    ae9c:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    ae9e:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    aea0:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    aea2:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    aea4:	4a0c      	ldr	r2, [pc, #48]	; (aed8 <_DoInit+0x58>)
    aea6:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    aea8:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    aeaa:	2210      	movs	r2, #16
    aeac:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    aeae:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    aeb0:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    aeb2:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    aeb4:	f002 fb3e 	bl	d534 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    aeb8:	4908      	ldr	r1, [pc, #32]	; (aedc <_DoInit+0x5c>)
    aeba:	4620      	mov	r0, r4
    aebc:	f002 fb3a 	bl	d534 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    aec0:	2320      	movs	r3, #32
    aec2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    aec4:	bd10      	pop	{r4, pc}
    aec6:	bf00      	nop
    aec8:	20001c00 	.word	0x20001c00
    aecc:	00011309 	.word	0x00011309
    aed0:	00011312 	.word	0x00011312
    aed4:	20002003 	.word	0x20002003
    aed8:	20001ff3 	.word	0x20001ff3
    aedc:	00011316 	.word	0x00011316

0000aee0 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    aee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    aee4:	4f21      	ldr	r7, [pc, #132]	; (af6c <SEGGER_RTT_WriteSkipNoLock+0x8c>)
    aee6:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    aeea:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    aeec:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    aef0:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    aef2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    aef4:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    aef6:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    aef8:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    aefa:	d831      	bhi.n	af60 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    aefc:	f8d2 a020 	ldr.w	sl, [r2, #32]
    af00:	ebaa 0905 	sub.w	r9, sl, r5
    af04:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
    af08:	4294      	cmp	r4, r2
    af0a:	d811      	bhi.n	af30 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    af0c:	2318      	movs	r3, #24
    af0e:	fb06 3303 	mla	r3, r6, r3, r3
    af12:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    af14:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    af16:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    af18:	4641      	mov	r1, r8
    af1a:	4428      	add	r0, r5
    af1c:	f002 fb30 	bl	d580 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    af20:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    af22:	2318      	movs	r3, #24
    af24:	fb03 7306 	mla	r3, r3, r6, r7
      return 1;
    af28:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
    af2a:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    af2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    af30:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    af32:	429c      	cmp	r4, r3
    af34:	d818      	bhi.n	af68 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    af36:	fb00 bb0b 	mla	fp, r0, fp, fp
    af3a:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    af3c:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    af3e:	f8db 0004 	ldr.w	r0, [fp, #4]
    af42:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    af44:	4428      	add	r0, r5
    af46:	f002 fb1b 	bl	d580 <memcpy>
      if (NumBytes) {
    af4a:	ebb4 040a 	subs.w	r4, r4, sl
    af4e:	d0e8      	beq.n	af22 <SEGGER_RTT_WriteSkipNoLock+0x42>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    af50:	f8db 0004 	ldr.w	r0, [fp, #4]
    af54:	4622      	mov	r2, r4
    af56:	eb08 0109 	add.w	r1, r8, r9
    af5a:	f002 fb11 	bl	d580 <memcpy>
      return 1;
    af5e:	e7e0      	b.n	af22 <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
    af60:	3b01      	subs	r3, #1
    af62:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    af64:	42a3      	cmp	r3, r4
    af66:	d2d1      	bcs.n	af0c <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    af68:	2000      	movs	r0, #0
    af6a:	e7df      	b.n	af2c <SEGGER_RTT_WriteSkipNoLock+0x4c>
    af6c:	20001c00 	.word	0x20001c00

0000af70 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    af70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    af72:	4b14      	ldr	r3, [pc, #80]	; (afc4 <SEGGER_RTT_WriteNoLock+0x54>)
    af74:	2718      	movs	r7, #24
    af76:	fb00 7507 	mla	r5, r0, r7, r7
    af7a:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    af7c:	fb07 3300 	mla	r3, r7, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    af80:	460e      	mov	r6, r1
  switch (pRing->Flags) {
    af82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    af84:	2b01      	cmp	r3, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    af86:	4614      	mov	r4, r2
  switch (pRing->Flags) {
    af88:	d00a      	beq.n	afa0 <SEGGER_RTT_WriteNoLock+0x30>
    af8a:	2b02      	cmp	r3, #2
    af8c:	d014      	beq.n	afb8 <SEGGER_RTT_WriteNoLock+0x48>
    af8e:	b923      	cbnz	r3, af9a <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    af90:	4628      	mov	r0, r5
    af92:	f002 ffd2 	bl	df3a <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    af96:	4284      	cmp	r4, r0
    af98:	d908      	bls.n	afac <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    af9a:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    af9c:	4620      	mov	r0, r4
    af9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    afa0:	4628      	mov	r0, r5
    afa2:	f002 ffca 	bl	df3a <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    afa6:	4284      	cmp	r4, r0
    afa8:	bf28      	it	cs
    afaa:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    afac:	4622      	mov	r2, r4
    afae:	4631      	mov	r1, r6
    afb0:	4628      	mov	r0, r5
    afb2:	f002 ffcb 	bl	df4c <_WriteNoCheck>
    break;
    afb6:	e7f1      	b.n	af9c <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    afb8:	4628      	mov	r0, r5
}
    afba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    afbe:	f002 bfe0 	b.w	df82 <_WriteBlocking>
    afc2:	bf00      	nop
    afc4:	20001c00 	.word	0x20001c00

0000afc8 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    afc8:	4b03      	ldr	r3, [pc, #12]	; (afd8 <SEGGER_RTT_HasDataUp+0x10>)
    afca:	2218      	movs	r2, #24
    afcc:	fb02 3300 	mla	r3, r2, r0, r3
    afd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    afd2:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    afd4:	1a80      	subs	r0, r0, r2
    afd6:	4770      	bx	lr
    afd8:	20001c00 	.word	0x20001c00

0000afdc <zephyr_rtt_mutex_lock>:
	return z_impl_k_mutex_lock(mutex, timeout);
    afdc:	4803      	ldr	r0, [pc, #12]	; (afec <zephyr_rtt_mutex_lock+0x10>)
    afde:	f04f 32ff 	mov.w	r2, #4294967295
    afe2:	f04f 33ff 	mov.w	r3, #4294967295
    afe6:	f000 bab7 	b.w	b558 <z_impl_k_mutex_lock>
    afea:	bf00      	nop
    afec:	20000398 	.word	0x20000398

0000aff0 <zephyr_rtt_mutex_unlock>:
	return z_impl_k_mutex_unlock(mutex);
    aff0:	4801      	ldr	r0, [pc, #4]	; (aff8 <zephyr_rtt_mutex_unlock+0x8>)
    aff2:	f000 bb2b 	b.w	b64c <z_impl_k_mutex_unlock>
    aff6:	bf00      	nop
    aff8:	20000398 	.word	0x20000398

0000affc <z_impl_device_get_binding>:
		++dev;
	}
}

const struct device *z_impl_device_get_binding(const char *name)
{
    affc:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    affe:	4605      	mov	r5, r0
    b000:	b910      	cbnz	r0, b008 <z_impl_device_get_binding+0xc>
		return NULL;
    b002:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    b004:	4620      	mov	r0, r4
    b006:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    b008:	7803      	ldrb	r3, [r0, #0]
    b00a:	2b00      	cmp	r3, #0
    b00c:	d0f9      	beq.n	b002 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    b00e:	4c0e      	ldr	r4, [pc, #56]	; (b048 <z_impl_device_get_binding+0x4c>)
    b010:	4e0e      	ldr	r6, [pc, #56]	; (b04c <z_impl_device_get_binding+0x50>)
    b012:	42b4      	cmp	r4, r6
    b014:	d108      	bne.n	b028 <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
    b016:	4c0c      	ldr	r4, [pc, #48]	; (b048 <z_impl_device_get_binding+0x4c>)
    b018:	42b4      	cmp	r4, r6
    b01a:	d0f2      	beq.n	b002 <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    b01c:	4620      	mov	r0, r4
    b01e:	f002 ffe2 	bl	dfe6 <z_device_is_ready>
    b022:	b950      	cbnz	r0, b03a <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
    b024:	3418      	adds	r4, #24
    b026:	e7f7      	b.n	b018 <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    b028:	4620      	mov	r0, r4
    b02a:	f002 ffdc 	bl	dfe6 <z_device_is_ready>
    b02e:	b110      	cbz	r0, b036 <z_impl_device_get_binding+0x3a>
    b030:	6823      	ldr	r3, [r4, #0]
    b032:	42ab      	cmp	r3, r5
    b034:	d0e6      	beq.n	b004 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    b036:	3418      	adds	r4, #24
    b038:	e7eb      	b.n	b012 <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    b03a:	6821      	ldr	r1, [r4, #0]
    b03c:	4628      	mov	r0, r5
    b03e:	f002 fa93 	bl	d568 <strcmp>
    b042:	2800      	cmp	r0, #0
    b044:	d1ee      	bne.n	b024 <z_impl_device_get_binding+0x28>
    b046:	e7dd      	b.n	b004 <z_impl_device_get_binding+0x8>
    b048:	0000e768 	.word	0x0000e768
    b04c:	0000e810 	.word	0x0000e810

0000b050 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    b050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b054:	b086      	sub	sp, #24
    b056:	4605      	mov	r5, r0
    b058:	af00      	add	r7, sp, #0
    b05a:	460e      	mov	r6, r1
	__asm__ volatile(
    b05c:	f04f 0340 	mov.w	r3, #64	; 0x40
    b060:	f3ef 8811 	mrs	r8, BASEPRI
    b064:	f383 8812 	msr	BASEPRI_MAX, r3
    b068:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    b06c:	f001 f838 	bl	c0e0 <z_impl_z_current_get>
    b070:	2d04      	cmp	r5, #4
    b072:	bf96      	itet	ls
    b074:	4b2c      	ldrls	r3, [pc, #176]	; (b128 <z_fatal_error+0xd8>)
    b076:	4b2d      	ldrhi	r3, [pc, #180]	; (b12c <z_fatal_error+0xdc>)
    b078:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    b07c:	46e9      	mov	r9, sp
    b07e:	b08a      	sub	sp, #40	; 0x28
    b080:	4604      	mov	r4, r0
    b082:	466a      	mov	r2, sp
    b084:	492a      	ldr	r1, [pc, #168]	; (b130 <z_fatal_error+0xe0>)
    b086:	61d3      	str	r3, [r2, #28]
    b088:	f240 3301 	movw	r3, #769	; 0x301
    b08c:	8493      	strh	r3, [r2, #36]	; 0x24
    b08e:	f04f 0a00 	mov.w	sl, #0
    b092:	4b28      	ldr	r3, [pc, #160]	; (b134 <z_fatal_error+0xe4>)
    b094:	f8c2 a020 	str.w	sl, [r2, #32]
    b098:	e9c2 1505 	strd	r1, r5, [r2, #20]
    b09c:	f842 3f10 	str.w	r3, [r2, #16]!
    b0a0:	4825      	ldr	r0, [pc, #148]	; (b138 <z_fatal_error+0xe8>)
    b0a2:	4653      	mov	r3, sl
    b0a4:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
    b0a8:	f7f7 fba0 	bl	27ec <z_impl_z_log_msg_static_create>
    b0ac:	46cd      	mov	sp, r9
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    b0ae:	b17e      	cbz	r6, b0d0 <z_fatal_error+0x80>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    b0b0:	69f3      	ldr	r3, [r6, #28]
    b0b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
    b0b6:	b15b      	cbz	r3, b0d0 <z_fatal_error+0x80>
		LOG_ERR("Fault during interrupt handling\n");
    b0b8:	4b20      	ldr	r3, [pc, #128]	; (b13c <z_fatal_error+0xec>)
    b0ba:	617b      	str	r3, [r7, #20]
    b0bc:	2302      	movs	r3, #2
    b0be:	613b      	str	r3, [r7, #16]
    b0c0:	481d      	ldr	r0, [pc, #116]	; (b138 <z_fatal_error+0xe8>)
    b0c2:	4653      	mov	r3, sl
    b0c4:	f107 0210 	add.w	r2, r7, #16
    b0c8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    b0cc:	f7f7 fb8e 	bl	27ec <z_impl_z_log_msg_static_create>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    b0d0:	b12c      	cbz	r4, b0de <z_fatal_error+0x8e>
    b0d2:	4620      	mov	r0, r4
    b0d4:	f002 ffde 	bl	e094 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    b0d8:	b108      	cbz	r0, b0de <z_fatal_error+0x8e>
    b0da:	7803      	ldrb	r3, [r0, #0]
    b0dc:	b903      	cbnz	r3, b0e0 <z_fatal_error+0x90>
		thread_name = "unknown";
    b0de:	4818      	ldr	r0, [pc, #96]	; (b140 <z_fatal_error+0xf0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    b0e0:	46e9      	mov	r9, sp
    b0e2:	b08a      	sub	sp, #40	; 0x28
    b0e4:	466a      	mov	r2, sp
    b0e6:	4b17      	ldr	r3, [pc, #92]	; (b144 <z_fatal_error+0xf4>)
    b0e8:	61d0      	str	r0, [r2, #28]
    b0ea:	e9c2 3405 	strd	r3, r4, [r2, #20]
    b0ee:	f240 3301 	movw	r3, #769	; 0x301
    b0f2:	8413      	strh	r3, [r2, #32]
    b0f4:	4b14      	ldr	r3, [pc, #80]	; (b148 <z_fatal_error+0xf8>)
    b0f6:	f842 3f10 	str.w	r3, [r2, #16]!
    b0fa:	2300      	movs	r3, #0
    b0fc:	480e      	ldr	r0, [pc, #56]	; (b138 <z_fatal_error+0xe8>)
    b0fe:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    b102:	f7f7 fb73 	bl	27ec <z_impl_z_log_msg_static_create>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    b106:	4631      	mov	r1, r6
    b108:	46cd      	mov	sp, r9
    b10a:	4628      	mov	r0, r5
    b10c:	f7fc f828 	bl	7160 <k_sys_fatal_error_handler>
	__asm__ volatile(
    b110:	f388 8811 	msr	BASEPRI, r8
    b114:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    b118:	4620      	mov	r0, r4
    b11a:	f7f9 fc2d 	bl	4978 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    b11e:	3718      	adds	r7, #24
    b120:	46bd      	mov	sp, r7
    b122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b126:	bf00      	nop
    b128:	0000ec98 	.word	0x0000ec98
    b12c:	0001131d 	.word	0x0001131d
    b130:	00011333 	.word	0x00011333
    b134:	01000005 	.word	0x01000005
    b138:	0000e8e0 	.word	0x0000e8e0
    b13c:	0001135b 	.word	0x0001135b
    b140:	0001132b 	.word	0x0001132b
    b144:	0001137c 	.word	0x0001137c
    b148:	01000004 	.word	0x01000004

0000b14c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b14c:	4b10      	ldr	r3, [pc, #64]	; (b190 <z_sys_init_run_level+0x44>)
{
    b14e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b150:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    b154:	3001      	adds	r0, #1
    b156:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    b15a:	42a6      	cmp	r6, r4
    b15c:	d800      	bhi.n	b160 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    b15e:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    b160:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    b164:	b18d      	cbz	r5, b18a <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    b166:	4628      	mov	r0, r5
    b168:	4798      	blx	r3
			if (rc != 0) {
    b16a:	b138      	cbz	r0, b17c <z_sys_init_run_level+0x30>
				if (rc < 0) {
    b16c:	2800      	cmp	r0, #0
    b16e:	bfb8      	it	lt
    b170:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    b172:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    b174:	28ff      	cmp	r0, #255	; 0xff
    b176:	bfa8      	it	ge
    b178:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    b17a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    b17c:	68ea      	ldr	r2, [r5, #12]
    b17e:	7853      	ldrb	r3, [r2, #1]
    b180:	f043 0301 	orr.w	r3, r3, #1
    b184:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    b186:	3408      	adds	r4, #8
    b188:	e7e7      	b.n	b15a <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    b18a:	4798      	blx	r3
    b18c:	e7fb      	b.n	b186 <z_sys_init_run_level+0x3a>
    b18e:	bf00      	nop
    b190:	0000ecac 	.word	0x0000ecac

0000b194 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    b194:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    b196:	4b0a      	ldr	r3, [pc, #40]	; (b1c0 <bg_thread_main+0x2c>)
    b198:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    b19a:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    b19c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    b19e:	f7ff ffd5 	bl	b14c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    b1a2:	f001 fa31 	bl	c608 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    b1a6:	2004      	movs	r0, #4
    b1a8:	f7ff ffd0 	bl	b14c <z_sys_init_run_level>

	z_init_static_threads();
    b1ac:	f000 f95c 	bl	b468 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    b1b0:	f7f5 fbc2 	bl	938 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    b1b4:	4a03      	ldr	r2, [pc, #12]	; (b1c4 <bg_thread_main+0x30>)
    b1b6:	7b13      	ldrb	r3, [r2, #12]
    b1b8:	f023 0301 	bic.w	r3, r3, #1
    b1bc:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    b1be:	bd08      	pop	{r3, pc}
    b1c0:	20002403 	.word	0x20002403
    b1c4:	20000b00 	.word	0x20000b00

0000b1c8 <z_bss_zero>:
{
    b1c8:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    b1ca:	4803      	ldr	r0, [pc, #12]	; (b1d8 <z_bss_zero+0x10>)
    b1cc:	4a03      	ldr	r2, [pc, #12]	; (b1dc <z_bss_zero+0x14>)
    b1ce:	2100      	movs	r1, #0
    b1d0:	1a12      	subs	r2, r2, r0
    b1d2:	f002 ff13 	bl	dffc <z_early_memset>
}
    b1d6:	bd08      	pop	{r3, pc}
    b1d8:	20000498 	.word	0x20000498
    b1dc:	20002408 	.word	0x20002408

0000b1e0 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    b1e0:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    b1e2:	2300      	movs	r3, #0
{
    b1e4:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    b1e6:	2201      	movs	r2, #1
    b1e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    b1ec:	4e13      	ldr	r6, [pc, #76]	; (b23c <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    b1ee:	4d14      	ldr	r5, [pc, #80]	; (b240 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    b1f0:	9301      	str	r3, [sp, #4]
    b1f2:	220f      	movs	r2, #15
    b1f4:	e9cd 3202 	strd	r3, r2, [sp, #8]
    b1f8:	4912      	ldr	r1, [pc, #72]	; (b244 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    b1fa:	2314      	movs	r3, #20
    b1fc:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    b200:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    b204:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    b206:	f44f 70a0 	mov.w	r0, #320	; 0x140
    b20a:	fb00 1104 	mla	r1, r0, r4, r1
    b20e:	4b0e      	ldr	r3, [pc, #56]	; (b248 <z_init_cpu+0x68>)
    b210:	9500      	str	r5, [sp, #0]
    b212:	f44f 7280 	mov.w	r2, #256	; 0x100
    b216:	4630      	mov	r0, r6
    b218:	f000 f8c8 	bl	b3ac <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    b21c:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    b21e:	4a0b      	ldr	r2, [pc, #44]	; (b24c <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    b220:	60ee      	str	r6, [r5, #12]
    b222:	f023 0304 	bic.w	r3, r3, #4
    b226:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    b228:	f44f 6304 	mov.w	r3, #2112	; 0x840
    b22c:	fb04 3303 	mla	r3, r4, r3, r3
    b230:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    b232:	742c      	strb	r4, [r5, #16]
	_kernel.cpus[id].irq_stack =
    b234:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    b236:	b006      	add	sp, #24
    b238:	bd70      	pop	{r4, r5, r6, pc}
    b23a:	bf00      	nop
    b23c:	20000a80 	.word	0x20000a80
    b240:	20001ca8 	.word	0x20001ca8
    b244:	20003400 	.word	0x20003400
    b248:	0000b521 	.word	0x0000b521
    b24c:	20002bc0 	.word	0x20002bc0

0000b250 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    b250:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    b252:	2000      	movs	r0, #0
{
    b254:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    b256:	f7ff ff79 	bl	b14c <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    b25a:	4b2d      	ldr	r3, [pc, #180]	; (b310 <z_cstart+0xc0>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    b25c:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    b260:	4d2c      	ldr	r5, [pc, #176]	; (b314 <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    b262:	4e2d      	ldr	r6, [pc, #180]	; (b318 <z_cstart+0xc8>)
    b264:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    b266:	4f2d      	ldr	r7, [pc, #180]	; (b31c <z_cstart+0xcc>)
    b268:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    b26c:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    b26e:	23e0      	movs	r3, #224	; 0xe0
    b270:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    b274:	2400      	movs	r4, #0
    b276:	2320      	movs	r3, #32
    b278:	77eb      	strb	r3, [r5, #31]
    b27a:	762c      	strb	r4, [r5, #24]
    b27c:	766c      	strb	r4, [r5, #25]
    b27e:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    b280:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    b282:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    b286:	626b      	str	r3, [r5, #36]	; 0x24
    b288:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    b28c:	f7f9 fae8 	bl	4860 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    b290:	f7f8 fe5c 	bl	3f4c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    b294:	f04f 33ff 	mov.w	r3, #4294967295
    b298:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    b29a:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    b29c:	f7f9 fc3c 	bl	4b18 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    b2a0:	f7f9 fb80 	bl	49a4 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    b2a4:	f7f7 f92e 	bl	2504 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    b2a8:	f240 1301 	movw	r3, #257	; 0x101
    b2ac:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    b2b0:	ab06      	add	r3, sp, #24
    b2b2:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    b2b4:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    b2b8:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    b2ba:	f002 fe93 	bl	dfe4 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    b2be:	2001      	movs	r0, #1
    b2c0:	f7ff ff44 	bl	b14c <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    b2c4:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    b2c6:	4d16      	ldr	r5, [pc, #88]	; (b320 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    b2c8:	f7ff ff40 	bl	b14c <z_sys_init_run_level>
	z_sched_init();
    b2cc:	f000 fe4a 	bl	bf64 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    b2d0:	4b14      	ldr	r3, [pc, #80]	; (b324 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    b2d2:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    b2d4:	9305      	str	r3, [sp, #20]
    b2d6:	2301      	movs	r3, #1
    b2d8:	4913      	ldr	r1, [pc, #76]	; (b328 <z_cstart+0xd8>)
    b2da:	9400      	str	r4, [sp, #0]
    b2dc:	e9cd 4303 	strd	r4, r3, [sp, #12]
    b2e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b2e4:	463b      	mov	r3, r7
    b2e6:	e9cd 4401 	strd	r4, r4, [sp, #4]
    b2ea:	4628      	mov	r0, r5
    b2ec:	f000 f85e 	bl	b3ac <z_setup_new_thread>
    b2f0:	7b6a      	ldrb	r2, [r5, #13]
    b2f2:	4606      	mov	r6, r0
    b2f4:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    b2f8:	4628      	mov	r0, r5
    b2fa:	736a      	strb	r2, [r5, #13]
    b2fc:	f003 f816 	bl	e32c <z_ready_thread>
	z_init_cpu(0);
    b300:	4620      	mov	r0, r4
    b302:	f7ff ff6d 	bl	b1e0 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    b306:	463a      	mov	r2, r7
    b308:	4631      	mov	r1, r6
    b30a:	4628      	mov	r0, r5
    b30c:	f7f8 ff9c 	bl	4248 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    b310:	20003400 	.word	0x20003400
    b314:	e000ed00 	.word	0xe000ed00
    b318:	20001ca8 	.word	0x20001ca8
    b31c:	0000b195 	.word	0x0000b195
    b320:	20000b00 	.word	0x20000b00
    b324:	0000edca 	.word	0x0000edca
    b328:	20003540 	.word	0x20003540

0000b32c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(void)
{
    b32c:	b538      	push	{r3, r4, r5, lr}
	int rc = 0;

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b32e:	4c06      	ldr	r4, [pc, #24]	; (b348 <init_mem_slab_module+0x1c>)
    b330:	4d06      	ldr	r5, [pc, #24]	; (b34c <init_mem_slab_module+0x20>)
	int rc = 0;
    b332:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b334:	42ac      	cmp	r4, r5
    b336:	d300      	bcc.n	b33a <init_mem_slab_module+0xe>
		z_object_init(slab);
	}

out:
	return rc;
}
    b338:	bd38      	pop	{r3, r4, r5, pc}
		rc = create_free_list(slab);
    b33a:	4620      	mov	r0, r4
    b33c:	f002 fe62 	bl	e004 <create_free_list>
		if (rc < 0) {
    b340:	2800      	cmp	r0, #0
    b342:	dbf9      	blt.n	b338 <init_mem_slab_module+0xc>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    b344:	341c      	adds	r4, #28
    b346:	e7f5      	b.n	b334 <init_mem_slab_module+0x8>
    b348:	20000368 	.word	0x20000368
    b34c:	20000384 	.word	0x20000384

0000b350 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    b350:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b352:	460c      	mov	r4, r1
	__asm__ volatile(
    b354:	f04f 0540 	mov.w	r5, #64	; 0x40
    b358:	f3ef 8111 	mrs	r1, BASEPRI
    b35c:	f385 8812 	msr	BASEPRI_MAX, r5
    b360:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    b364:	6945      	ldr	r5, [r0, #20]
    b366:	b15d      	cbz	r5, b380 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    b368:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    b36a:	682b      	ldr	r3, [r5, #0]
    b36c:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    b36e:	6983      	ldr	r3, [r0, #24]
    b370:	3301      	adds	r3, #1
    b372:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    b374:	2000      	movs	r0, #0
	__asm__ volatile(
    b376:	f381 8811 	msr	BASEPRI, r1
    b37a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    b37e:	e011      	b.n	b3a4 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    b380:	ea52 0603 	orrs.w	r6, r2, r3
    b384:	d103      	bne.n	b38e <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    b386:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    b388:	f06f 000b 	mvn.w	r0, #11
    b38c:	e7f3      	b.n	b376 <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    b38e:	e9cd 2300 	strd	r2, r3, [sp]
    b392:	4602      	mov	r2, r0
    b394:	3008      	adds	r0, #8
    b396:	f000 fcef 	bl	bd78 <z_pend_curr>
		if (result == 0) {
    b39a:	b918      	cbnz	r0, b3a4 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    b39c:	4b02      	ldr	r3, [pc, #8]	; (b3a8 <k_mem_slab_alloc+0x58>)
    b39e:	689b      	ldr	r3, [r3, #8]
    b3a0:	695b      	ldr	r3, [r3, #20]
    b3a2:	6023      	str	r3, [r4, #0]
}
    b3a4:	b002      	add	sp, #8
    b3a6:	bd70      	pop	{r4, r5, r6, pc}
    b3a8:	20001ca8 	.word	0x20001ca8

0000b3ac <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    b3ac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    b3b0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    b3b2:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    b3b4:	2604      	movs	r6, #4
    b3b6:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    b3b8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    b3ba:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    b3bc:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    b3c0:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    b3c2:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    b3c4:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b3c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    b3ca:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    b3cc:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    b3d0:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    b3d2:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    b3d6:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    b3da:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    b3dc:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    b3de:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    b3e0:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b3e4:	9202      	str	r2, [sp, #8]
    b3e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b3e8:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    b3ea:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b3ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b3ee:	9200      	str	r2, [sp, #0]
    b3f0:	4642      	mov	r2, r8
{
    b3f2:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    b3f4:	f7f8 fef6 	bl	41e4 <arch_new_thread>
	if (!_current) {
    b3f8:	4b04      	ldr	r3, [pc, #16]	; (b40c <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    b3fa:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    b3fc:	689b      	ldr	r3, [r3, #8]
    b3fe:	b103      	cbz	r3, b402 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    b400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    b402:	6723      	str	r3, [r4, #112]	; 0x70
}
    b404:	4640      	mov	r0, r8
    b406:	b004      	add	sp, #16
    b408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b40c:	20001ca8 	.word	0x20001ca8

0000b410 <z_impl_k_thread_create>:
{
    b410:	b5f0      	push	{r4, r5, r6, r7, lr}
    b412:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    b414:	2500      	movs	r5, #0
    b416:	9505      	str	r5, [sp, #20]
    b418:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b41a:	9504      	str	r5, [sp, #16]
    b41c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b41e:	9503      	str	r5, [sp, #12]
    b420:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    b422:	9502      	str	r5, [sp, #8]
{
    b424:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    b428:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    b42a:	9501      	str	r5, [sp, #4]
    b42c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    b42e:	9500      	str	r5, [sp, #0]
{
    b430:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    b432:	f7ff ffbb 	bl	b3ac <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    b436:	f1b6 3fff 	cmp.w	r6, #4294967295
    b43a:	bf08      	it	eq
    b43c:	f1b7 3fff 	cmpeq.w	r7, #4294967295
    b440:	d005      	beq.n	b44e <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b442:	ea56 0307 	orrs.w	r3, r6, r7
    b446:	d105      	bne.n	b454 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    b448:	4620      	mov	r0, r4
    b44a:	f000 fd0b 	bl	be64 <z_sched_start>
}
    b44e:	4620      	mov	r0, r4
    b450:	b007      	add	sp, #28
    b452:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    b454:	4903      	ldr	r1, [pc, #12]	; (b464 <z_impl_k_thread_create+0x54>)
    b456:	463a      	mov	r2, r7
    b458:	4633      	mov	r3, r6
    b45a:	f104 0018 	add.w	r0, r4, #24
    b45e:	f000 ff17 	bl	c290 <z_add_timeout>
    b462:	e7f4      	b.n	b44e <z_impl_k_thread_create+0x3e>
    b464:	0000e3b5 	.word	0x0000e3b5

0000b468 <z_init_static_threads>:
{
    b468:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b46c:	4c29      	ldr	r4, [pc, #164]	; (b514 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    b46e:	4d2a      	ldr	r5, [pc, #168]	; (b518 <z_init_static_threads+0xb0>)
{
    b470:	b087      	sub	sp, #28
    b472:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    b474:	42ae      	cmp	r6, r5
    b476:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    b47a:	d30f      	bcc.n	b49c <z_init_static_threads+0x34>
	k_sched_lock();
    b47c:	f000 fd42 	bl	bf04 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    b480:	4c24      	ldr	r4, [pc, #144]	; (b514 <z_init_static_threads+0xac>)
    b482:	f8df 9098 	ldr.w	r9, [pc, #152]	; b51c <z_init_static_threads+0xb4>
    b486:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    b48a:	f240 37e7 	movw	r7, #999	; 0x3e7
    b48e:	42ac      	cmp	r4, r5
    b490:	d320      	bcc.n	b4d4 <z_init_static_threads+0x6c>
}
    b492:	b007      	add	sp, #28
    b494:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    b498:	f000 bd48 	b.w	bf2c <k_sched_unlock>
		z_setup_new_thread(
    b49c:	f854 3c04 	ldr.w	r3, [r4, #-4]
    b4a0:	9305      	str	r3, [sp, #20]
    b4a2:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    b4a6:	9304      	str	r3, [sp, #16]
    b4a8:	f854 3c10 	ldr.w	r3, [r4, #-16]
    b4ac:	9303      	str	r3, [sp, #12]
    b4ae:	f854 3c14 	ldr.w	r3, [r4, #-20]
    b4b2:	9302      	str	r3, [sp, #8]
    b4b4:	f854 3c18 	ldr.w	r3, [r4, #-24]
    b4b8:	9301      	str	r3, [sp, #4]
    b4ba:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    b4be:	9300      	str	r3, [sp, #0]
    b4c0:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    b4c4:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    b4c8:	f7ff ff70 	bl	b3ac <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    b4cc:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    b4d0:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    b4d2:	e7ce      	b.n	b472 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    b4d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b4d6:	1c5a      	adds	r2, r3, #1
    b4d8:	d00d      	beq.n	b4f6 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    b4da:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    b4de:	2100      	movs	r1, #0
    b4e0:	4638      	mov	r0, r7
    b4e2:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b4e6:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    b4ea:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    b4ee:	d104      	bne.n	b4fa <z_init_static_threads+0x92>
	z_sched_start(thread);
    b4f0:	4640      	mov	r0, r8
    b4f2:	f000 fcb7 	bl	be64 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    b4f6:	342c      	adds	r4, #44	; 0x2c
    b4f8:	e7c9      	b.n	b48e <z_init_static_threads+0x26>
    b4fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b4fe:	2300      	movs	r3, #0
    b500:	f7f4 fdee 	bl	e0 <__aeabi_uldivmod>
    b504:	4602      	mov	r2, r0
    b506:	460b      	mov	r3, r1
    b508:	f108 0018 	add.w	r0, r8, #24
    b50c:	4649      	mov	r1, r9
    b50e:	f000 febf 	bl	c290 <z_add_timeout>
    b512:	e7f0      	b.n	b4f6 <z_init_static_threads+0x8e>
    b514:	0000e810 	.word	0x0000e810
    b518:	0000e810 	.word	0x0000e810
    b51c:	0000e3b5 	.word	0x0000e3b5

0000b520 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    b520:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    b522:	4c0b      	ldr	r4, [pc, #44]	; (b550 <idle+0x30>)
	return !z_sys_post_kernel;
    b524:	4d0b      	ldr	r5, [pc, #44]	; (b554 <idle+0x34>)
	__asm__ volatile(
    b526:	f04f 0240 	mov.w	r2, #64	; 0x40
    b52a:	f3ef 8311 	mrs	r3, BASEPRI
    b52e:	f382 8812 	msr	BASEPRI_MAX, r2
    b532:	f3bf 8f6f 	isb	sy
    b536:	f002 ffeb 	bl	e510 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    b53a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    b53c:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    b53e:	b913      	cbnz	r3, b546 <idle+0x26>
	arch_cpu_idle();
    b540:	f7f8 fd0a 	bl	3f58 <arch_cpu_idle>
}
    b544:	e7ef      	b.n	b526 <idle+0x6>
    b546:	f7f7 fcf3 	bl	2f30 <pm_system_suspend>
    b54a:	2800      	cmp	r0, #0
    b54c:	d1eb      	bne.n	b526 <idle+0x6>
    b54e:	e7f7      	b.n	b540 <idle+0x20>
    b550:	20001ca8 	.word	0x20001ca8
    b554:	20002403 	.word	0x20002403

0000b558 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    b558:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    b55c:	4604      	mov	r4, r0
    b55e:	4617      	mov	r7, r2
    b560:	461e      	mov	r6, r3
    b562:	f04f 0340 	mov.w	r3, #64	; 0x40
    b566:	f3ef 8811 	mrs	r8, BASEPRI
    b56a:	f383 8812 	msr	BASEPRI_MAX, r3
    b56e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    b572:	68c3      	ldr	r3, [r0, #12]
    b574:	4a33      	ldr	r2, [pc, #204]	; (b644 <z_impl_k_mutex_lock+0xec>)
    b576:	b17b      	cbz	r3, b598 <z_impl_k_mutex_lock+0x40>
    b578:	6880      	ldr	r0, [r0, #8]
    b57a:	6891      	ldr	r1, [r2, #8]
    b57c:	4288      	cmp	r0, r1
    b57e:	d019      	beq.n	b5b4 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    b580:	ea57 0306 	orrs.w	r3, r7, r6
    b584:	d118      	bne.n	b5b8 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    b586:	f388 8811 	msr	BASEPRI, r8
    b58a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    b58e:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    b592:	b002      	add	sp, #8
    b594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    b598:	6891      	ldr	r1, [r2, #8]
    b59a:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    b59e:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    b5a0:	3301      	adds	r3, #1
    b5a2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    b5a4:	6893      	ldr	r3, [r2, #8]
    b5a6:	60a3      	str	r3, [r4, #8]
    b5a8:	f388 8811 	msr	BASEPRI, r8
    b5ac:	f3bf 8f6f 	isb	sy
		return 0;
    b5b0:	2000      	movs	r0, #0
    b5b2:	e7ee      	b.n	b592 <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    b5b4:	6921      	ldr	r1, [r4, #16]
    b5b6:	e7f2      	b.n	b59e <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    b5b8:	f991 100e 	ldrsb.w	r1, [r1, #14]
    b5bc:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    b5c0:	4299      	cmp	r1, r3
    b5c2:	bfa8      	it	ge
    b5c4:	4619      	movge	r1, r3
    b5c6:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    b5ca:	4291      	cmp	r1, r2
    b5cc:	bfb8      	it	lt
    b5ce:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    b5d0:	428b      	cmp	r3, r1
    b5d2:	dd2e      	ble.n	b632 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    b5d4:	f002 fd69 	bl	e0aa <adjust_owner_prio.isra.0>
    b5d8:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    b5da:	e9cd 7600 	strd	r7, r6, [sp]
    b5de:	481a      	ldr	r0, [pc, #104]	; (b648 <z_impl_k_mutex_lock+0xf0>)
    b5e0:	4622      	mov	r2, r4
    b5e2:	4641      	mov	r1, r8
    b5e4:	f000 fbc8 	bl	bd78 <z_pend_curr>
	if (got_mutex == 0) {
    b5e8:	2800      	cmp	r0, #0
    b5ea:	d0e1      	beq.n	b5b0 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    b5ec:	f04f 0340 	mov.w	r3, #64	; 0x40
    b5f0:	f3ef 8611 	mrs	r6, BASEPRI
    b5f4:	f383 8812 	msr	BASEPRI_MAX, r3
    b5f8:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    b5fc:	68a0      	ldr	r0, [r4, #8]
    b5fe:	b1d0      	cbz	r0, b636 <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    b600:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    b602:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b604:	429c      	cmp	r4, r3
    b606:	d00a      	beq.n	b61e <z_impl_k_mutex_lock+0xc6>
    b608:	b14b      	cbz	r3, b61e <z_impl_k_mutex_lock+0xc6>
    b60a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    b60e:	4299      	cmp	r1, r3
    b610:	bfa8      	it	ge
    b612:	4619      	movge	r1, r3
    b614:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    b618:	4299      	cmp	r1, r3
    b61a:	bfb8      	it	lt
    b61c:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    b61e:	f002 fd44 	bl	e0aa <adjust_owner_prio.isra.0>
    b622:	b140      	cbz	r0, b636 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    b624:	4808      	ldr	r0, [pc, #32]	; (b648 <z_impl_k_mutex_lock+0xf0>)
    b626:	4631      	mov	r1, r6
    b628:	f000 fc0a 	bl	be40 <z_reschedule>
	return -EAGAIN;
    b62c:	f06f 000a 	mvn.w	r0, #10
    b630:	e7af      	b.n	b592 <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    b632:	2500      	movs	r5, #0
    b634:	e7d1      	b.n	b5da <z_impl_k_mutex_lock+0x82>
	if (resched) {
    b636:	2d00      	cmp	r5, #0
    b638:	d1f4      	bne.n	b624 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    b63a:	f386 8811 	msr	BASEPRI, r6
    b63e:	f3bf 8f6f 	isb	sy
    b642:	e7f3      	b.n	b62c <z_impl_k_mutex_lock+0xd4>
    b644:	20001ca8 	.word	0x20001ca8
    b648:	20002404 	.word	0x20002404

0000b64c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    b64c:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    b64e:	6883      	ldr	r3, [r0, #8]
{
    b650:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    b652:	b36b      	cbz	r3, b6b0 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    b654:	4a19      	ldr	r2, [pc, #100]	; (b6bc <z_impl_k_mutex_unlock+0x70>)
    b656:	6892      	ldr	r2, [r2, #8]
    b658:	4293      	cmp	r3, r2
    b65a:	d12c      	bne.n	b6b6 <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    b65c:	68c3      	ldr	r3, [r0, #12]
    b65e:	2b01      	cmp	r3, #1
    b660:	d903      	bls.n	b66a <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    b662:	3b01      	subs	r3, #1
    b664:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    b666:	2000      	movs	r0, #0
}
    b668:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    b66a:	f04f 0340 	mov.w	r3, #64	; 0x40
    b66e:	f3ef 8511 	mrs	r5, BASEPRI
    b672:	f383 8812 	msr	BASEPRI_MAX, r3
    b676:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    b67a:	6901      	ldr	r1, [r0, #16]
    b67c:	6880      	ldr	r0, [r0, #8]
    b67e:	f002 fd14 	bl	e0aa <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    b682:	4620      	mov	r0, r4
    b684:	f002 feb1 	bl	e3ea <z_unpend_first_thread>
	mutex->owner = new_owner;
    b688:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    b68a:	b158      	cbz	r0, b6a4 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    b68c:	f990 200e 	ldrsb.w	r2, [r0, #14]
    b690:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    b692:	2200      	movs	r2, #0
    b694:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    b696:	f002 fe49 	bl	e32c <z_ready_thread>
		z_reschedule(&lock, key);
    b69a:	4809      	ldr	r0, [pc, #36]	; (b6c0 <z_impl_k_mutex_unlock+0x74>)
    b69c:	4629      	mov	r1, r5
    b69e:	f000 fbcf 	bl	be40 <z_reschedule>
    b6a2:	e7e0      	b.n	b666 <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    b6a4:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    b6a6:	f385 8811 	msr	BASEPRI, r5
    b6aa:	f3bf 8f6f 	isb	sy
    b6ae:	e7da      	b.n	b666 <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    b6b0:	f06f 0015 	mvn.w	r0, #21
    b6b4:	e7d8      	b.n	b668 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    b6b6:	f04f 30ff 	mov.w	r0, #4294967295
    b6ba:	e7d5      	b.n	b668 <z_impl_k_mutex_unlock+0x1c>
    b6bc:	20001ca8 	.word	0x20001ca8
    b6c0:	20002404 	.word	0x20002404

0000b6c4 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    b6c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b6c6:	4611      	mov	r1, r2
	__asm__ volatile(
    b6c8:	f04f 0240 	mov.w	r2, #64	; 0x40
    b6cc:	f3ef 8511 	mrs	r5, BASEPRI
    b6d0:	f382 8812 	msr	BASEPRI_MAX, r2
    b6d4:	f3bf 8f6f 	isb	sy
    b6d8:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    b6da:	b19c      	cbz	r4, b704 <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    b6dc:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    b6de:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    b6e0:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    b6e4:	4294      	cmp	r4, r2
	list->head = node;
    b6e6:	6003      	str	r3, [r0, #0]
	list->tail = node;
    b6e8:	bf08      	it	eq
    b6ea:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    b6ec:	2101      	movs	r1, #1
    b6ee:	4620      	mov	r0, r4
    b6f0:	f002 fd4c 	bl	e18c <z_queue_node_peek>
    b6f4:	4604      	mov	r4, r0
	__asm__ volatile(
    b6f6:	f385 8811 	msr	BASEPRI, r5
    b6fa:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    b6fe:	4620      	mov	r0, r4
    b700:	b003      	add	sp, #12
    b702:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b704:	ea51 0203 	orrs.w	r2, r1, r3
    b708:	d0f5      	beq.n	b6f6 <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    b70a:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    b70e:	e9cd 1300 	strd	r1, r3, [sp]
    b712:	4610      	mov	r0, r2
    b714:	4629      	mov	r1, r5
    b716:	f000 fb2f 	bl	bd78 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    b71a:	2800      	cmp	r0, #0
    b71c:	d1ef      	bne.n	b6fe <z_impl_k_queue_get+0x3a>
    b71e:	4b02      	ldr	r3, [pc, #8]	; (b728 <z_impl_k_queue_get+0x64>)
    b720:	689b      	ldr	r3, [r3, #8]
    b722:	695c      	ldr	r4, [r3, #20]
    b724:	e7eb      	b.n	b6fe <z_impl_k_queue_get+0x3a>
    b726:	bf00      	nop
    b728:	20001ca8 	.word	0x20001ca8

0000b72c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    b72c:	b538      	push	{r3, r4, r5, lr}
    b72e:	4604      	mov	r4, r0
	__asm__ volatile(
    b730:	f04f 0340 	mov.w	r3, #64	; 0x40
    b734:	f3ef 8511 	mrs	r5, BASEPRI
    b738:	f383 8812 	msr	BASEPRI_MAX, r3
    b73c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    b740:	f002 fe53 	bl	e3ea <z_unpend_first_thread>

	if (thread != NULL) {
    b744:	b148      	cbz	r0, b75a <z_impl_k_sem_give+0x2e>
    b746:	2200      	movs	r2, #0
    b748:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    b74a:	f002 fdef 	bl	e32c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    b74e:	4629      	mov	r1, r5
    b750:	4805      	ldr	r0, [pc, #20]	; (b768 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    b752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    b756:	f000 bb73 	b.w	be40 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    b75a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    b75e:	429a      	cmp	r2, r3
    b760:	bf18      	it	ne
    b762:	3301      	addne	r3, #1
    b764:	60a3      	str	r3, [r4, #8]
}
    b766:	e7f2      	b.n	b74e <z_impl_k_sem_give+0x22>
    b768:	20002404 	.word	0x20002404

0000b76c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    b76c:	b513      	push	{r0, r1, r4, lr}
    b76e:	f04f 0440 	mov.w	r4, #64	; 0x40
    b772:	f3ef 8111 	mrs	r1, BASEPRI
    b776:	f384 8812 	msr	BASEPRI_MAX, r4
    b77a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    b77e:	6884      	ldr	r4, [r0, #8]
    b780:	b144      	cbz	r4, b794 <z_impl_k_sem_take+0x28>
		sem->count--;
    b782:	3c01      	subs	r4, #1
    b784:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    b786:	f381 8811 	msr	BASEPRI, r1
    b78a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    b78e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    b790:	b002      	add	sp, #8
    b792:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b794:	ea52 0403 	orrs.w	r4, r2, r3
    b798:	d106      	bne.n	b7a8 <z_impl_k_sem_take+0x3c>
    b79a:	f381 8811 	msr	BASEPRI, r1
    b79e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    b7a2:	f06f 000f 	mvn.w	r0, #15
    b7a6:	e7f3      	b.n	b790 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    b7a8:	e9cd 2300 	strd	r2, r3, [sp]
    b7ac:	4602      	mov	r2, r0
    b7ae:	4802      	ldr	r0, [pc, #8]	; (b7b8 <z_impl_k_sem_take+0x4c>)
    b7b0:	f000 fae2 	bl	bd78 <z_pend_curr>
	return ret;
    b7b4:	e7ec      	b.n	b790 <z_impl_k_sem_take+0x24>
    b7b6:	bf00      	nop
    b7b8:	20002404 	.word	0x20002404

0000b7bc <z_impl_k_sem_reset>:

void z_impl_k_sem_reset(struct k_sem *sem)
{
    b7bc:	b570      	push	{r4, r5, r6, lr}
    b7be:	4604      	mov	r4, r0
	__asm__ volatile(
    b7c0:	f04f 0340 	mov.w	r3, #64	; 0x40
    b7c4:	f3ef 8511 	mrs	r5, BASEPRI
    b7c8:	f383 8812 	msr	BASEPRI_MAX, r3
    b7cc:	f3bf 8f6f 	isb	sy
    b7d0:	f06f 060a 	mvn.w	r6, #10
	struct k_thread *thread;
	k_spinlock_key_t key = k_spin_lock(&lock);

	while (true) {
		thread = z_unpend_first_thread(&sem->wait_q);
    b7d4:	4620      	mov	r0, r4
    b7d6:	f002 fe08 	bl	e3ea <z_unpend_first_thread>
		if (thread == NULL) {
    b7da:	b118      	cbz	r0, b7e4 <z_impl_k_sem_reset+0x28>
    b7dc:	6786      	str	r6, [r0, #120]	; 0x78
			break;
		}
		arch_thread_return_value_set(thread, -EAGAIN);
		z_ready_thread(thread);
    b7de:	f002 fda5 	bl	e32c <z_ready_thread>
		thread = z_unpend_first_thread(&sem->wait_q);
    b7e2:	e7f7      	b.n	b7d4 <z_impl_k_sem_reset+0x18>
	}
	sem->count = 0;
    b7e4:	60a0      	str	r0, [r4, #8]

	SYS_PORT_TRACING_OBJ_FUNC(k_sem, reset, sem);

	handle_poll_events(sem);

	z_reschedule(&lock, key);
    b7e6:	4629      	mov	r1, r5
    b7e8:	4802      	ldr	r0, [pc, #8]	; (b7f4 <z_impl_k_sem_reset+0x38>)
}
    b7ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
    b7ee:	f000 bb27 	b.w	be40 <z_reschedule>
    b7f2:	bf00      	nop
    b7f4:	20002404 	.word	0x20002404

0000b7f8 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(void)
{
    b7f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_work_queue_config cfg = {
    b7fa:	4b09      	ldr	r3, [pc, #36]	; (b820 <k_sys_work_q_init+0x28>)
    b7fc:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    b7fe:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    b800:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    b802:	9300      	str	r3, [sp, #0]
    b804:	4907      	ldr	r1, [pc, #28]	; (b824 <k_sys_work_q_init+0x2c>)
    b806:	4808      	ldr	r0, [pc, #32]	; (b828 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    b808:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    b80c:	f04f 33ff 	mov.w	r3, #4294967295
    b810:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b814:	f000 f906 	bl	ba24 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    b818:	4620      	mov	r0, r4
    b81a:	b004      	add	sp, #16
    b81c:	bd10      	pop	{r4, pc}
    b81e:	bf00      	nop
    b820:	000113e1 	.word	0x000113e1
    b824:	20003980 	.word	0x20003980
    b828:	20000b80 	.word	0x20000b80

0000b82c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    b830:	4e4a      	ldr	r6, [pc, #296]	; (b95c <work_queue_main+0x130>)
    b832:	b085      	sub	sp, #20
    b834:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    b836:	f04f 38ff 	mov.w	r8, #4294967295
    b83a:	f04f 39ff 	mov.w	r9, #4294967295
    b83e:	f04f 0340 	mov.w	r3, #64	; 0x40
    b842:	f3ef 8711 	mrs	r7, BASEPRI
    b846:	f383 8812 	msr	BASEPRI_MAX, r3
    b84a:	f3bf 8f6f 	isb	sy
    b84e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    b852:	b98d      	cbnz	r5, b878 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    b854:	2102      	movs	r1, #2
    b856:	f104 0098 	add.w	r0, r4, #152	; 0x98
    b85a:	f002 fcc2 	bl	e1e2 <flag_test_and_clear>
    b85e:	2800      	cmp	r0, #0
    b860:	d143      	bne.n	b8ea <work_queue_main+0xbe>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    b862:	2300      	movs	r3, #0
    b864:	e9cd 8900 	strd	r8, r9, [sp]
    b868:	9302      	str	r3, [sp, #8]
    b86a:	f104 0288 	add.w	r2, r4, #136	; 0x88
    b86e:	4639      	mov	r1, r7
    b870:	483b      	ldr	r0, [pc, #236]	; (b960 <work_queue_main+0x134>)
    b872:	f000 fc9b 	bl	c1ac <z_sched_wait>
			continue;
    b876:	e7e2      	b.n	b83e <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    b878:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    b87c:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    b87e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    b882:	4295      	cmp	r5, r2
	list->tail = node;
    b884:	bf08      	it	eq
    b886:	f8c4 3084 	streq.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    b88a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    b88e:	f043 0302 	orr.w	r3, r3, #2
    b892:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    b896:	68eb      	ldr	r3, [r5, #12]
    b898:	f023 0304 	bic.w	r3, r3, #4
    b89c:	f043 0301 	orr.w	r3, r3, #1
    b8a0:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    b8a2:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    b8a4:	f387 8811 	msr	BASEPRI, r7
    b8a8:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    b8ac:	4628      	mov	r0, r5
    b8ae:	4798      	blx	r3
	__asm__ volatile(
    b8b0:	f04f 0340 	mov.w	r3, #64	; 0x40
    b8b4:	f3ef 8b11 	mrs	fp, BASEPRI
    b8b8:	f383 8812 	msr	BASEPRI_MAX, r3
    b8bc:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    b8c0:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    b8c2:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    b8c4:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    b8c8:	d419      	bmi.n	b8fe <work_queue_main+0xd2>
	*flagp &= ~BIT(bit);
    b8ca:	60ea      	str	r2, [r5, #12]
    b8cc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    b8d0:	f023 0302 	bic.w	r3, r3, #2
    b8d4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    b8d8:	f38b 8811 	msr	BASEPRI, fp
    b8dc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    b8e0:	05db      	lsls	r3, r3, #23
    b8e2:	d4ac      	bmi.n	b83e <work_queue_main+0x12>
	z_impl_k_yield();
    b8e4:	f000 fb46 	bl	bf74 <z_impl_k_yield>
}
    b8e8:	e7a9      	b.n	b83e <work_queue_main+0x12>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    b8ea:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    b8ee:	2200      	movs	r2, #0
    b8f0:	2101      	movs	r1, #1
    b8f2:	4628      	mov	r0, r5
    b8f4:	f002 fdd3 	bl	e49e <z_sched_wake>
    b8f8:	2800      	cmp	r0, #0
    b8fa:	d1f8      	bne.n	b8ee <work_queue_main+0xc2>
    b8fc:	e7b1      	b.n	b862 <work_queue_main+0x36>
	return list->head;
    b8fe:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    b900:	f023 0303 	bic.w	r3, r3, #3
    b904:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    b906:	2800      	cmp	r0, #0
    b908:	d0e0      	beq.n	b8cc <work_queue_main+0xa0>
	return node->next;
    b90a:	2700      	movs	r7, #0
    b90c:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    b910:	463b      	mov	r3, r7
    b912:	2800      	cmp	r0, #0
    b914:	d0da      	beq.n	b8cc <work_queue_main+0xa0>
		if (wc->work == work) {
    b916:	6842      	ldr	r2, [r0, #4]
    b918:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    b91a:	4601      	mov	r1, r0
		if (wc->work == work) {
    b91c:	d10c      	bne.n	b938 <work_queue_main+0x10c>
	return node->next;
    b91e:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    b920:	b99f      	cbnz	r7, b94a <work_queue_main+0x11e>
    b922:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    b924:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    b926:	4282      	cmp	r2, r0
    b928:	d100      	bne.n	b92c <work_queue_main+0x100>
	list->tail = node;
    b92a:	6071      	str	r1, [r6, #4]
	parent->next = child;
    b92c:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    b930:	f7ff fefc 	bl	b72c <z_impl_k_sem_give>
}
    b934:	4639      	mov	r1, r7
    b936:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    b938:	f1ba 0f00 	cmp.w	sl, #0
    b93c:	d00b      	beq.n	b956 <work_queue_main+0x12a>
	return node->next;
    b93e:	f8da 2000 	ldr.w	r2, [sl]
    b942:	4650      	mov	r0, sl
    b944:	460f      	mov	r7, r1
    b946:	4692      	mov	sl, r2
    b948:	e7e3      	b.n	b912 <work_queue_main+0xe6>
	parent->next = child;
    b94a:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    b94c:	6872      	ldr	r2, [r6, #4]
    b94e:	4282      	cmp	r2, r0
	list->tail = node;
    b950:	bf08      	it	eq
    b952:	6077      	streq	r7, [r6, #4]
}
    b954:	e7ea      	b.n	b92c <work_queue_main+0x100>
    b956:	4652      	mov	r2, sl
    b958:	e7f3      	b.n	b942 <work_queue_main+0x116>
    b95a:	bf00      	nop
    b95c:	20001ccc 	.word	0x20001ccc
    b960:	20002404 	.word	0x20002404

0000b964 <submit_to_queue_locked>:
{
    b964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    b966:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    b968:	079a      	lsls	r2, r3, #30
{
    b96a:	4604      	mov	r4, r0
    b96c:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    b96e:	f3c3 0640 	ubfx	r6, r3, #1, #1
    b972:	d42c      	bmi.n	b9ce <submit_to_queue_locked+0x6a>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    b974:	075b      	lsls	r3, r3, #29
    b976:	d41a      	bmi.n	b9ae <submit_to_queue_locked+0x4a>
		if (*queuep == NULL) {
    b978:	680b      	ldr	r3, [r1, #0]
    b97a:	b90b      	cbnz	r3, b980 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    b97c:	6883      	ldr	r3, [r0, #8]
    b97e:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
    b980:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    b982:	07dd      	lsls	r5, r3, #31
			*queuep = work->queue;
    b984:	bf44      	itt	mi
    b986:	68a3      	ldrmi	r3, [r4, #8]
    b988:	603b      	strmi	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
    b98a:	683d      	ldr	r5, [r7, #0]
			ret = 2;
    b98c:	bf4c      	ite	mi
    b98e:	2602      	movmi	r6, #2
		ret = 1;
    b990:	2601      	movpl	r6, #1
	if (queue == NULL) {
    b992:	2d00      	cmp	r5, #0
    b994:	d03a      	beq.n	ba0c <submit_to_queue_locked+0xa8>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    b996:	4b1f      	ldr	r3, [pc, #124]	; (ba14 <submit_to_queue_locked+0xb0>)
    b998:	689b      	ldr	r3, [r3, #8]
    b99a:	42ab      	cmp	r3, r5
    b99c:	d00a      	beq.n	b9b4 <submit_to_queue_locked+0x50>
	return (*flagp & BIT(bit)) != 0U;
    b99e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    b9a2:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    b9a4:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    b9a8:	d414      	bmi.n	b9d4 <submit_to_queue_locked+0x70>
		ret = -EBUSY;
    b9aa:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
    b9ae:	2300      	movs	r3, #0
    b9b0:	603b      	str	r3, [r7, #0]
	return ret;
    b9b2:	e025      	b.n	ba00 <submit_to_queue_locked+0x9c>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    b9b4:	f002 fb65 	bl	e082 <k_is_in_isr>
    b9b8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    b9bc:	2800      	cmp	r0, #0
    b9be:	d1f0      	bne.n	b9a2 <submit_to_queue_locked+0x3e>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    b9c0:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    b9c2:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    b9c6:	d5f0      	bpl.n	b9aa <submit_to_queue_locked+0x46>
	} else if (plugged && !draining) {
    b9c8:	b152      	cbz	r2, b9e0 <submit_to_queue_locked+0x7c>
    b9ca:	075b      	lsls	r3, r3, #29
    b9cc:	d408      	bmi.n	b9e0 <submit_to_queue_locked+0x7c>
		ret = -EBUSY;
    b9ce:	f06f 060f 	mvn.w	r6, #15
    b9d2:	e7ec      	b.n	b9ae <submit_to_queue_locked+0x4a>
	} else if (draining && !chained) {
    b9d4:	2a00      	cmp	r2, #0
    b9d6:	d1fa      	bne.n	b9ce <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
    b9d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
    b9dc:	2b00      	cmp	r3, #0
    b9de:	d1f6      	bne.n	b9ce <submit_to_queue_locked+0x6a>
	parent->next = child;
    b9e0:	2300      	movs	r3, #0
    b9e2:	6023      	str	r3, [r4, #0]
	return list->tail;
    b9e4:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    b9e8:	b963      	cbnz	r3, ba04 <submit_to_queue_locked+0xa0>
	list->head = node;
    b9ea:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
		(void)notify_queue_locked(queue);
    b9ee:	4628      	mov	r0, r5
    b9f0:	f002 fc02 	bl	e1f8 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    b9f4:	68e3      	ldr	r3, [r4, #12]
    b9f6:	f043 0304 	orr.w	r3, r3, #4
    b9fa:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    b9fc:	683b      	ldr	r3, [r7, #0]
    b9fe:	60a3      	str	r3, [r4, #8]
}
    ba00:	4630      	mov	r0, r6
    ba02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    ba04:	601c      	str	r4, [r3, #0]
	list->tail = node;
    ba06:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
}
    ba0a:	e7f0      	b.n	b9ee <submit_to_queue_locked+0x8a>
		return -EINVAL;
    ba0c:	f06f 0615 	mvn.w	r6, #21
    ba10:	e7cd      	b.n	b9ae <submit_to_queue_locked+0x4a>
    ba12:	bf00      	nop
    ba14:	20001ca8 	.word	0x20001ca8

0000ba18 <k_work_submit>:
{
    ba18:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
    ba1a:	4801      	ldr	r0, [pc, #4]	; (ba20 <k_work_submit+0x8>)
    ba1c:	f002 bc2f 	b.w	e27e <k_work_submit_to_queue>
    ba20:	20000b80 	.word	0x20000b80

0000ba24 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    ba24:	b5f0      	push	{r4, r5, r6, r7, lr}
    ba26:	b089      	sub	sp, #36	; 0x24
    ba28:	4604      	mov	r4, r0
	list->head = NULL;
    ba2a:	2000      	movs	r0, #0
	list->tail = NULL;
    ba2c:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    ba30:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    ba32:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    ba36:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    ba3a:	f104 0090 	add.w	r0, r4, #144	; 0x90
    ba3e:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    ba42:	b31d      	cbz	r5, ba8c <k_work_queue_start+0x68>
    ba44:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    ba46:	2800      	cmp	r0, #0
    ba48:	f240 1001 	movw	r0, #257	; 0x101
    ba4c:	bf08      	it	eq
    ba4e:	2001      	moveq	r0, #1
	*flagp = flags;
    ba50:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    ba54:	2000      	movs	r0, #0
    ba56:	f04f 36ff 	mov.w	r6, #4294967295
    ba5a:	f04f 37ff 	mov.w	r7, #4294967295
    ba5e:	e9cd 3003 	strd	r3, r0, [sp, #12]
    ba62:	e9cd 0001 	strd	r0, r0, [sp, #4]
    ba66:	e9cd 6706 	strd	r6, r7, [sp, #24]
    ba6a:	4b09      	ldr	r3, [pc, #36]	; (ba90 <k_work_queue_start+0x6c>)
    ba6c:	9400      	str	r4, [sp, #0]
    ba6e:	4620      	mov	r0, r4
    ba70:	f7ff fcce 	bl	b410 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    ba74:	b125      	cbz	r5, ba80 <k_work_queue_start+0x5c>
    ba76:	6829      	ldr	r1, [r5, #0]
    ba78:	b111      	cbz	r1, ba80 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    ba7a:	4620      	mov	r0, r4
    ba7c:	f002 fb07 	bl	e08e <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    ba80:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    ba82:	b009      	add	sp, #36	; 0x24
    ba84:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    ba88:	f002 bb06 	b.w	e098 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    ba8c:	2001      	movs	r0, #1
    ba8e:	e7df      	b.n	ba50 <k_work_queue_start+0x2c>
    ba90:	0000b82d 	.word	0x0000b82d

0000ba94 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    ba94:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ba96:	9001      	str	r0, [sp, #4]
    ba98:	4608      	mov	r0, r1
	__asm__ volatile(
    ba9a:	f04f 0140 	mov.w	r1, #64	; 0x40
    ba9e:	f3ef 8411 	mrs	r4, BASEPRI
    baa2:	f381 8812 	msr	BASEPRI_MAX, r1
    baa6:	f3bf 8f6f 	isb	sy
	return *flagp;
    baaa:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    baac:	f011 0f0e 	tst.w	r1, #14
    bab0:	d116      	bne.n	bae0 <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    bab2:	ea53 0502 	orrs.w	r5, r3, r2
    bab6:	d108      	bne.n	baca <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
    bab8:	a901      	add	r1, sp, #4
    baba:	f7ff ff53 	bl	b964 <submit_to_queue_locked>
	__asm__ volatile(
    babe:	f384 8811 	msr	BASEPRI, r4
    bac2:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    bac6:	b003      	add	sp, #12
    bac8:	bd30      	pop	{r4, r5, pc}
	*flagp |= BIT(bit);
    baca:	f041 0108 	orr.w	r1, r1, #8
    bace:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    bad0:	9901      	ldr	r1, [sp, #4]
    bad2:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    bad4:	3010      	adds	r0, #16
    bad6:	4903      	ldr	r1, [pc, #12]	; (bae4 <k_work_schedule_for_queue+0x50>)
    bad8:	f000 fbda 	bl	c290 <z_add_timeout>
	return ret;
    badc:	2001      	movs	r0, #1
    bade:	e7ee      	b.n	babe <k_work_schedule_for_queue+0x2a>
	int ret = 0;
    bae0:	2000      	movs	r0, #0
    bae2:	e7ec      	b.n	babe <k_work_schedule_for_queue+0x2a>
    bae4:	0000e207 	.word	0x0000e207

0000bae8 <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
    bae8:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
    baea:	4801      	ldr	r0, [pc, #4]	; (baf0 <k_work_schedule+0x8>)
    baec:	f7ff bfd2 	b.w	ba94 <k_work_schedule_for_queue>
    baf0:	20000b80 	.word	0x20000b80

0000baf4 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    baf4:	89c3      	ldrh	r3, [r0, #14]
    baf6:	2b7f      	cmp	r3, #127	; 0x7f
    baf8:	d812      	bhi.n	bb20 <sliceable+0x2c>
	int ret = slice_ticks;
    bafa:	4b0a      	ldr	r3, [pc, #40]	; (bb24 <sliceable+0x30>)
    bafc:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    bafe:	b163      	cbz	r3, bb1a <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    bb00:	4b09      	ldr	r3, [pc, #36]	; (bb28 <sliceable+0x34>)
    bb02:	f990 200e 	ldrsb.w	r2, [r0, #14]
    bb06:	681b      	ldr	r3, [r3, #0]
    bb08:	429a      	cmp	r2, r3
    bb0a:	db09      	blt.n	bb20 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    bb0c:	7b43      	ldrb	r3, [r0, #13]
    bb0e:	06db      	lsls	r3, r3, #27
    bb10:	d106      	bne.n	bb20 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    bb12:	4b06      	ldr	r3, [pc, #24]	; (bb2c <sliceable+0x38>)
    bb14:	1ac3      	subs	r3, r0, r3
    bb16:	bf18      	it	ne
    bb18:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    bb1a:	f003 0001 	and.w	r0, r3, #1
    bb1e:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    bb20:	2300      	movs	r3, #0
    bb22:	e7fa      	b.n	bb1a <sliceable+0x26>
    bb24:	20001cdc 	.word	0x20001cdc
    bb28:	20001cd8 	.word	0x20001cd8
    bb2c:	20000a80 	.word	0x20000a80

0000bb30 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    bb30:	4b04      	ldr	r3, [pc, #16]	; (bb44 <slice_timeout+0x14>)
    bb32:	1ac0      	subs	r0, r0, r3
    bb34:	4b04      	ldr	r3, [pc, #16]	; (bb48 <slice_timeout+0x18>)
    bb36:	10c0      	asrs	r0, r0, #3
    bb38:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    bb3a:	4b04      	ldr	r3, [pc, #16]	; (bb4c <slice_timeout+0x1c>)
    bb3c:	2201      	movs	r2, #1
    bb3e:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    bb40:	4770      	bx	lr
    bb42:	bf00      	nop
    bb44:	20000c20 	.word	0x20000c20
    bb48:	aaaaaaab 	.word	0xaaaaaaab
    bb4c:	20002404 	.word	0x20002404

0000bb50 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    bb50:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    bb52:	4b0e      	ldr	r3, [pc, #56]	; (bb8c <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    bb54:	4c0e      	ldr	r4, [pc, #56]	; (bb90 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    bb56:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    bb58:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    bb5c:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    bb60:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    bb62:	4620      	mov	r0, r4
    bb64:	f002 fcbe 	bl	e4e4 <z_abort_timeout>
	slice_expired[cpu] = false;
    bb68:	4b0a      	ldr	r3, [pc, #40]	; (bb94 <z_reset_time_slice+0x44>)
    bb6a:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    bb6c:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    bb6e:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    bb70:	f7ff ffc0 	bl	baf4 <sliceable>
    bb74:	b148      	cbz	r0, bb8a <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    bb76:	4b08      	ldr	r3, [pc, #32]	; (bb98 <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    bb78:	4908      	ldr	r1, [pc, #32]	; (bb9c <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    bb7a:	681a      	ldr	r2, [r3, #0]
    bb7c:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    bb7e:	4620      	mov	r0, r4
    bb80:	17d3      	asrs	r3, r2, #31
	}
}
    bb82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    bb86:	f000 bb83 	b.w	c290 <z_add_timeout>
}
    bb8a:	bd70      	pop	{r4, r5, r6, pc}
    bb8c:	20001ca8 	.word	0x20001ca8
    bb90:	20000c20 	.word	0x20000c20
    bb94:	20002404 	.word	0x20002404
    bb98:	20001cdc 	.word	0x20001cdc
    bb9c:	0000bb31 	.word	0x0000bb31

0000bba0 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    bba0:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    bba2:	4d0d      	ldr	r5, [pc, #52]	; (bbd8 <update_cache+0x38>)
    bba4:	462b      	mov	r3, r5
    bba6:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bbaa:	429c      	cmp	r4, r3
    bbac:	d000      	beq.n	bbb0 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    bbae:	b904      	cbnz	r4, bbb2 <update_cache+0x12>
    bbb0:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    bbb2:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    bbb4:	b938      	cbnz	r0, bbc6 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    bbb6:	7b5a      	ldrb	r2, [r3, #13]
    bbb8:	06d2      	lsls	r2, r2, #27
    bbba:	d104      	bne.n	bbc6 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    bbbc:	69a2      	ldr	r2, [r4, #24]
    bbbe:	b912      	cbnz	r2, bbc6 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    bbc0:	89da      	ldrh	r2, [r3, #14]
    bbc2:	2a7f      	cmp	r2, #127	; 0x7f
    bbc4:	d805      	bhi.n	bbd2 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    bbc6:	429c      	cmp	r4, r3
    bbc8:	d002      	beq.n	bbd0 <update_cache+0x30>
			z_reset_time_slice(thread);
    bbca:	4620      	mov	r0, r4
    bbcc:	f7ff ffc0 	bl	bb50 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    bbd0:	4623      	mov	r3, r4
    bbd2:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    bbd4:	bd38      	pop	{r3, r4, r5, pc}
    bbd6:	bf00      	nop
    bbd8:	20001ca8 	.word	0x20001ca8

0000bbdc <move_thread_to_end_of_prio_q>:
{
    bbdc:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    bbde:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    bbe2:	7b43      	ldrb	r3, [r0, #13]
    bbe4:	2a00      	cmp	r2, #0
{
    bbe6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    bbe8:	da04      	bge.n	bbf4 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bbea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bbee:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    bbf0:	f002 fb62 	bl	e2b8 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    bbf4:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    bbf6:	4a15      	ldr	r2, [pc, #84]	; (bc4c <move_thread_to_end_of_prio_q+0x70>)
    bbf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bbfc:	4610      	mov	r0, r2
    bbfe:	734b      	strb	r3, [r1, #13]
    bc00:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    bc04:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bc06:	4283      	cmp	r3, r0
    bc08:	bf08      	it	eq
    bc0a:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bc0c:	b923      	cbnz	r3, bc18 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    bc0e:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    bc12:	6021      	str	r1, [r4, #0]
	list->tail = node;
    bc14:	6211      	str	r1, [r2, #32]
}
    bc16:	e00c      	b.n	bc32 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    bc18:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    bc1c:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    bc20:	42b5      	cmp	r5, r6
    bc22:	d00e      	beq.n	bc42 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bc24:	42ae      	cmp	r6, r5
    bc26:	dd0c      	ble.n	bc42 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    bc28:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    bc2a:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    bc2e:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    bc30:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    bc32:	6890      	ldr	r0, [r2, #8]
    bc34:	1a43      	subs	r3, r0, r1
    bc36:	4258      	negs	r0, r3
}
    bc38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    bc3c:	4158      	adcs	r0, r3
    bc3e:	f7ff bfaf 	b.w	bba0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    bc42:	429c      	cmp	r4, r3
    bc44:	d0e3      	beq.n	bc0e <move_thread_to_end_of_prio_q+0x32>
    bc46:	681b      	ldr	r3, [r3, #0]
    bc48:	e7e0      	b.n	bc0c <move_thread_to_end_of_prio_q+0x30>
    bc4a:	bf00      	nop
    bc4c:	20001ca8 	.word	0x20001ca8

0000bc50 <ready_thread>:
{
    bc50:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    bc52:	f990 300d 	ldrsb.w	r3, [r0, #13]
    bc56:	7b42      	ldrb	r2, [r0, #13]
    bc58:	2b00      	cmp	r3, #0
    bc5a:	db29      	blt.n	bcb0 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bc5c:	06d3      	lsls	r3, r2, #27
    bc5e:	d127      	bne.n	bcb0 <ready_thread+0x60>
	return node->next != NULL;
    bc60:	6983      	ldr	r3, [r0, #24]
    bc62:	bb2b      	cbnz	r3, bcb0 <ready_thread+0x60>
	return list->head == list;
    bc64:	4913      	ldr	r1, [pc, #76]	; (bcb4 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    bc66:	f062 027f 	orn	r2, r2, #127	; 0x7f
    bc6a:	7342      	strb	r2, [r0, #13]
    bc6c:	460a      	mov	r2, r1
    bc6e:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bc72:	4294      	cmp	r4, r2
    bc74:	bf18      	it	ne
    bc76:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    bc78:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bc7a:	b923      	cbnz	r3, bc86 <ready_thread+0x36>
	node->prev = tail;
    bc7c:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    bc80:	6020      	str	r0, [r4, #0]
	list->tail = node;
    bc82:	6208      	str	r0, [r1, #32]
}
    bc84:	e00c      	b.n	bca0 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    bc86:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    bc8a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    bc8e:	42b5      	cmp	r5, r6
    bc90:	d00a      	beq.n	bca8 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bc92:	42ae      	cmp	r6, r5
    bc94:	dd08      	ble.n	bca8 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    bc96:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    bc98:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    bc9c:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    bc9e:	6058      	str	r0, [r3, #4]
}
    bca0:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    bca2:	2000      	movs	r0, #0
    bca4:	f7ff bf7c 	b.w	bba0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    bca8:	42a3      	cmp	r3, r4
    bcaa:	d0e7      	beq.n	bc7c <ready_thread+0x2c>
    bcac:	681b      	ldr	r3, [r3, #0]
    bcae:	e7e4      	b.n	bc7a <ready_thread+0x2a>
}
    bcb0:	bc70      	pop	{r4, r5, r6}
    bcb2:	4770      	bx	lr
    bcb4:	20001ca8 	.word	0x20001ca8

0000bcb8 <unready_thread>:
{
    bcb8:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    bcba:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    bcbe:	7b43      	ldrb	r3, [r0, #13]
    bcc0:	2a00      	cmp	r2, #0
{
    bcc2:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    bcc4:	da04      	bge.n	bcd0 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bcc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bcca:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    bccc:	f002 faf4 	bl	e2b8 <sys_dlist_remove>
	update_cache(thread == _current);
    bcd0:	4b04      	ldr	r3, [pc, #16]	; (bce4 <unready_thread+0x2c>)
    bcd2:	6898      	ldr	r0, [r3, #8]
    bcd4:	1a43      	subs	r3, r0, r1
    bcd6:	4258      	negs	r0, r3
    bcd8:	4158      	adcs	r0, r3
}
    bcda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    bcde:	f7ff bf5f 	b.w	bba0 <update_cache>
    bce2:	bf00      	nop
    bce4:	20001ca8 	.word	0x20001ca8

0000bce8 <pend_locked>:
{
    bce8:	b570      	push	{r4, r5, r6, lr}
    bcea:	4615      	mov	r5, r2
    bcec:	461c      	mov	r4, r3
    bcee:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    bcf0:	f002 faf4 	bl	e2dc <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bcf4:	f1b4 3fff 	cmp.w	r4, #4294967295
    bcf8:	bf08      	it	eq
    bcfa:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    bcfe:	d008      	beq.n	bd12 <pend_locked+0x2a>
    bd00:	462a      	mov	r2, r5
    bd02:	4623      	mov	r3, r4
    bd04:	f106 0018 	add.w	r0, r6, #24
    bd08:	4902      	ldr	r1, [pc, #8]	; (bd14 <pend_locked+0x2c>)
}
    bd0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    bd0e:	f000 babf 	b.w	c290 <z_add_timeout>
    bd12:	bd70      	pop	{r4, r5, r6, pc}
    bd14:	0000e3b5 	.word	0x0000e3b5

0000bd18 <z_time_slice>:
{
    bd18:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    bd1a:	f04f 0340 	mov.w	r3, #64	; 0x40
    bd1e:	f3ef 8511 	mrs	r5, BASEPRI
    bd22:	f383 8812 	msr	BASEPRI_MAX, r3
    bd26:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    bd2a:	4b10      	ldr	r3, [pc, #64]	; (bd6c <z_time_slice+0x54>)
	if (pending_current == curr) {
    bd2c:	4a10      	ldr	r2, [pc, #64]	; (bd70 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    bd2e:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    bd30:	6810      	ldr	r0, [r2, #0]
    bd32:	42a0      	cmp	r0, r4
    bd34:	d106      	bne.n	bd44 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    bd36:	f7ff ff0b 	bl	bb50 <z_reset_time_slice>
	__asm__ volatile(
    bd3a:	f385 8811 	msr	BASEPRI, r5
    bd3e:	f3bf 8f6f 	isb	sy
}
    bd42:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    bd44:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    bd46:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    bd48:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    bd4a:	4a0a      	ldr	r2, [pc, #40]	; (bd74 <z_time_slice+0x5c>)
    bd4c:	5cd3      	ldrb	r3, [r2, r3]
    bd4e:	2b00      	cmp	r3, #0
    bd50:	d0f3      	beq.n	bd3a <z_time_slice+0x22>
    bd52:	4620      	mov	r0, r4
    bd54:	f7ff fece 	bl	baf4 <sliceable>
    bd58:	2800      	cmp	r0, #0
    bd5a:	d0ee      	beq.n	bd3a <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    bd5c:	7b63      	ldrb	r3, [r4, #13]
    bd5e:	06db      	lsls	r3, r3, #27
    bd60:	d102      	bne.n	bd68 <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    bd62:	4620      	mov	r0, r4
    bd64:	f7ff ff3a 	bl	bbdc <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    bd68:	4620      	mov	r0, r4
    bd6a:	e7e4      	b.n	bd36 <z_time_slice+0x1e>
    bd6c:	20001ca8 	.word	0x20001ca8
    bd70:	20001cd4 	.word	0x20001cd4
    bd74:	20002404 	.word	0x20002404

0000bd78 <z_pend_curr>:
{
    bd78:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    bd7a:	480c      	ldr	r0, [pc, #48]	; (bdac <z_pend_curr+0x34>)
    bd7c:	4d0c      	ldr	r5, [pc, #48]	; (bdb0 <z_pend_curr+0x38>)
    bd7e:	6886      	ldr	r6, [r0, #8]
    bd80:	602e      	str	r6, [r5, #0]
{
    bd82:	460c      	mov	r4, r1
    bd84:	4611      	mov	r1, r2
    bd86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    bd8a:	f04f 0640 	mov.w	r6, #64	; 0x40
    bd8e:	f3ef 8511 	mrs	r5, BASEPRI
    bd92:	f386 8812 	msr	BASEPRI_MAX, r6
    bd96:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    bd9a:	6880      	ldr	r0, [r0, #8]
    bd9c:	f7ff ffa4 	bl	bce8 <pend_locked>
	ret = arch_swap(key);
    bda0:	4620      	mov	r0, r4
}
    bda2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    bda6:	f7f8 b9c9 	b.w	413c <arch_swap>
    bdaa:	bf00      	nop
    bdac:	20001ca8 	.word	0x20001ca8
    bdb0:	20001cd4 	.word	0x20001cd4

0000bdb4 <z_set_prio>:
{
    bdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bdb6:	4604      	mov	r4, r0
    bdb8:	f04f 0340 	mov.w	r3, #64	; 0x40
    bdbc:	f3ef 8611 	mrs	r6, BASEPRI
    bdc0:	f383 8812 	msr	BASEPRI_MAX, r3
    bdc4:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    bdc8:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bdca:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    bdcc:	b249      	sxtb	r1, r1
    bdce:	d119      	bne.n	be04 <z_set_prio+0x50>
	return node->next != NULL;
    bdd0:	6985      	ldr	r5, [r0, #24]
    bdd2:	b9bd      	cbnz	r5, be04 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bdd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bdd8:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    bdda:	f002 fa6d 	bl	e2b8 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    bdde:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    bde0:	4a16      	ldr	r2, [pc, #88]	; (be3c <z_set_prio+0x88>)
				thread->base.prio = prio;
    bde2:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    bde4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bde8:	7343      	strb	r3, [r0, #13]
    bdea:	4613      	mov	r3, r2
    bdec:	f853 0f1c 	ldr.w	r0, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bdf0:	4298      	cmp	r0, r3
    bdf2:	bf18      	it	ne
    bdf4:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    bdf6:	6a10      	ldr	r0, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bdf8:	b95d      	cbnz	r5, be12 <z_set_prio+0x5e>
	node->prev = tail;
    bdfa:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    bdfe:	6004      	str	r4, [r0, #0]
	list->tail = node;
    be00:	6214      	str	r4, [r2, #32]
}
    be02:	e011      	b.n	be28 <z_set_prio+0x74>
			thread->base.prio = prio;
    be04:	73a1      	strb	r1, [r4, #14]
    be06:	2000      	movs	r0, #0
	__asm__ volatile(
    be08:	f386 8811 	msr	BASEPRI, r6
    be0c:	f3bf 8f6f 	isb	sy
}
    be10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    be12:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    be16:	42b9      	cmp	r1, r7
    be18:	d00b      	beq.n	be32 <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    be1a:	428f      	cmp	r7, r1
    be1c:	dd09      	ble.n	be32 <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    be1e:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    be20:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    be24:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    be26:	606c      	str	r4, [r5, #4]
			update_cache(1);
    be28:	2001      	movs	r0, #1
    be2a:	f7ff feb9 	bl	bba0 <update_cache>
    be2e:	2001      	movs	r0, #1
    be30:	e7ea      	b.n	be08 <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    be32:	42a8      	cmp	r0, r5
    be34:	d0e1      	beq.n	bdfa <z_set_prio+0x46>
    be36:	682d      	ldr	r5, [r5, #0]
    be38:	e7de      	b.n	bdf8 <z_set_prio+0x44>
    be3a:	bf00      	nop
    be3c:	20001ca8 	.word	0x20001ca8

0000be40 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    be40:	b949      	cbnz	r1, be56 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    be42:	f3ef 8005 	mrs	r0, IPSR
    be46:	b930      	cbnz	r0, be56 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    be48:	4b05      	ldr	r3, [pc, #20]	; (be60 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    be4a:	699a      	ldr	r2, [r3, #24]
    be4c:	689b      	ldr	r3, [r3, #8]
    be4e:	429a      	cmp	r2, r3
    be50:	d001      	beq.n	be56 <z_reschedule+0x16>
    be52:	f7f8 b973 	b.w	413c <arch_swap>
    be56:	f381 8811 	msr	BASEPRI, r1
    be5a:	f3bf 8f6f 	isb	sy
}
    be5e:	4770      	bx	lr
    be60:	20001ca8 	.word	0x20001ca8

0000be64 <z_sched_start>:
{
    be64:	b510      	push	{r4, lr}
	__asm__ volatile(
    be66:	f04f 0240 	mov.w	r2, #64	; 0x40
    be6a:	f3ef 8411 	mrs	r4, BASEPRI
    be6e:	f382 8812 	msr	BASEPRI_MAX, r2
    be72:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    be76:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    be78:	0751      	lsls	r1, r2, #29
    be7a:	d404      	bmi.n	be86 <z_sched_start+0x22>
	__asm__ volatile(
    be7c:	f384 8811 	msr	BASEPRI, r4
    be80:	f3bf 8f6f 	isb	sy
}
    be84:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    be86:	f022 0204 	bic.w	r2, r2, #4
    be8a:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    be8c:	f7ff fee0 	bl	bc50 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    be90:	4621      	mov	r1, r4
    be92:	4802      	ldr	r0, [pc, #8]	; (be9c <z_sched_start+0x38>)
}
    be94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    be98:	f7ff bfd2 	b.w	be40 <z_reschedule>
    be9c:	20002405 	.word	0x20002405

0000bea0 <z_impl_k_thread_suspend>:
{
    bea0:	b570      	push	{r4, r5, r6, lr}
    bea2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    bea4:	3018      	adds	r0, #24
    bea6:	f002 fb1d 	bl	e4e4 <z_abort_timeout>
	__asm__ volatile(
    beaa:	f04f 0340 	mov.w	r3, #64	; 0x40
    beae:	f3ef 8611 	mrs	r6, BASEPRI
    beb2:	f383 8812 	msr	BASEPRI_MAX, r3
    beb6:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    beba:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    bebe:	7b63      	ldrb	r3, [r4, #13]
    bec0:	2a00      	cmp	r2, #0
    bec2:	da05      	bge.n	bed0 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bec8:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    beca:	4620      	mov	r0, r4
    becc:	f002 f9f4 	bl	e2b8 <sys_dlist_remove>
		update_cache(thread == _current);
    bed0:	4d0b      	ldr	r5, [pc, #44]	; (bf00 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bed2:	7b63      	ldrb	r3, [r4, #13]
    bed4:	68a8      	ldr	r0, [r5, #8]
    bed6:	f043 0310 	orr.w	r3, r3, #16
    beda:	7363      	strb	r3, [r4, #13]
    bedc:	1b03      	subs	r3, r0, r4
    bede:	4258      	negs	r0, r3
    bee0:	4158      	adcs	r0, r3
    bee2:	f7ff fe5d 	bl	bba0 <update_cache>
	__asm__ volatile(
    bee6:	f386 8811 	msr	BASEPRI, r6
    beea:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    beee:	68ab      	ldr	r3, [r5, #8]
    bef0:	42a3      	cmp	r3, r4
    bef2:	d103      	bne.n	befc <z_impl_k_thread_suspend+0x5c>
}
    bef4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    bef8:	f002 bab7 	b.w	e46a <z_reschedule_unlocked>
}
    befc:	bd70      	pop	{r4, r5, r6, pc}
    befe:	bf00      	nop
    bf00:	20001ca8 	.word	0x20001ca8

0000bf04 <k_sched_lock>:
	__asm__ volatile(
    bf04:	f04f 0340 	mov.w	r3, #64	; 0x40
    bf08:	f3ef 8111 	mrs	r1, BASEPRI
    bf0c:	f383 8812 	msr	BASEPRI_MAX, r3
    bf10:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    bf14:	4b04      	ldr	r3, [pc, #16]	; (bf28 <k_sched_lock+0x24>)
    bf16:	689a      	ldr	r2, [r3, #8]
    bf18:	7bd3      	ldrb	r3, [r2, #15]
    bf1a:	3b01      	subs	r3, #1
    bf1c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    bf1e:	f381 8811 	msr	BASEPRI, r1
    bf22:	f3bf 8f6f 	isb	sy
}
    bf26:	4770      	bx	lr
    bf28:	20001ca8 	.word	0x20001ca8

0000bf2c <k_sched_unlock>:
{
    bf2c:	b510      	push	{r4, lr}
	__asm__ volatile(
    bf2e:	f04f 0340 	mov.w	r3, #64	; 0x40
    bf32:	f3ef 8411 	mrs	r4, BASEPRI
    bf36:	f383 8812 	msr	BASEPRI_MAX, r3
    bf3a:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    bf3e:	4b08      	ldr	r3, [pc, #32]	; (bf60 <k_sched_unlock+0x34>)
    bf40:	689a      	ldr	r2, [r3, #8]
    bf42:	7bd3      	ldrb	r3, [r2, #15]
    bf44:	3301      	adds	r3, #1
    bf46:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    bf48:	2000      	movs	r0, #0
    bf4a:	f7ff fe29 	bl	bba0 <update_cache>
	__asm__ volatile(
    bf4e:	f384 8811 	msr	BASEPRI, r4
    bf52:	f3bf 8f6f 	isb	sy
}
    bf56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    bf5a:	f002 ba86 	b.w	e46a <z_reschedule_unlocked>
    bf5e:	bf00      	nop
    bf60:	20001ca8 	.word	0x20001ca8

0000bf64 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    bf64:	4b02      	ldr	r3, [pc, #8]	; (bf70 <z_sched_init+0xc>)
    bf66:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    bf6a:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    bf6e:	4770      	bx	lr
    bf70:	20001ca8 	.word	0x20001ca8

0000bf74 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    bf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    bf76:	f04f 0340 	mov.w	r3, #64	; 0x40
    bf7a:	f3ef 8511 	mrs	r5, BASEPRI
    bf7e:	f383 8812 	msr	BASEPRI_MAX, r3
    bf82:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    bf86:	4919      	ldr	r1, [pc, #100]	; (bfec <z_impl_k_yield+0x78>)
    bf88:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bf8a:	7b43      	ldrb	r3, [r0, #13]
    bf8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    bf90:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    bf92:	f002 f991 	bl	e2b8 <sys_dlist_remove>
	}
	queue_thread(_current);
    bf96:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    bf98:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    bf9a:	4608      	mov	r0, r1
    bf9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
    bfa0:	735a      	strb	r2, [r3, #13]
    bfa2:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    bfa6:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bfa8:	4282      	cmp	r2, r0
    bfaa:	bf08      	it	eq
    bfac:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bfae:	b922      	cbnz	r2, bfba <z_impl_k_yield+0x46>
	node->prev = tail;
    bfb0:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    bfb4:	6023      	str	r3, [r4, #0]
	list->tail = node;
    bfb6:	620b      	str	r3, [r1, #32]
}
    bfb8:	e00c      	b.n	bfd4 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    bfba:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    bfbe:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    bfc2:	42be      	cmp	r6, r7
    bfc4:	d00e      	beq.n	bfe4 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bfc6:	42b7      	cmp	r7, r6
    bfc8:	dd0c      	ble.n	bfe4 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    bfca:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    bfcc:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    bfd0:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    bfd2:	6053      	str	r3, [r2, #4]
	update_cache(1);
    bfd4:	2001      	movs	r0, #1
    bfd6:	f7ff fde3 	bl	bba0 <update_cache>
    bfda:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    bfdc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    bfe0:	f7f8 b8ac 	b.w	413c <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    bfe4:	42a2      	cmp	r2, r4
    bfe6:	d0e3      	beq.n	bfb0 <z_impl_k_yield+0x3c>
    bfe8:	6812      	ldr	r2, [r2, #0]
    bfea:	e7e0      	b.n	bfae <z_impl_k_yield+0x3a>
    bfec:	20001ca8 	.word	0x20001ca8

0000bff0 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    bff0:	ea50 0301 	orrs.w	r3, r0, r1
{
    bff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bff8:	4605      	mov	r5, r0
    bffa:	460e      	mov	r6, r1
	if (ticks == 0) {
    bffc:	d103      	bne.n	c006 <z_tick_sleep+0x16>
	z_impl_k_yield();
    bffe:	f7ff ffb9 	bl	bf74 <z_impl_k_yield>
		k_yield();
		return 0;
    c002:	2000      	movs	r0, #0
    c004:	e02c      	b.n	c060 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    c006:	1c83      	adds	r3, r0, #2
    c008:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    c00c:	db2a      	blt.n	c064 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    c00e:	f002 fa8f 	bl	e530 <sys_clock_tick_get_32>
    c012:	182c      	adds	r4, r5, r0
    c014:	f04f 0340 	mov.w	r3, #64	; 0x40
    c018:	f3ef 8811 	mrs	r8, BASEPRI
    c01c:	f383 8812 	msr	BASEPRI_MAX, r3
    c020:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    c024:	4f11      	ldr	r7, [pc, #68]	; (c06c <z_tick_sleep+0x7c>)
    c026:	4b12      	ldr	r3, [pc, #72]	; (c070 <z_tick_sleep+0x80>)
    c028:	68b8      	ldr	r0, [r7, #8]
    c02a:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    c02c:	f7ff fe44 	bl	bcb8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    c030:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    c032:	4910      	ldr	r1, [pc, #64]	; (c074 <z_tick_sleep+0x84>)
    c034:	462a      	mov	r2, r5
    c036:	4633      	mov	r3, r6
    c038:	3018      	adds	r0, #24
    c03a:	f000 f929 	bl	c290 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    c03e:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    c040:	7b53      	ldrb	r3, [r2, #13]
    c042:	f043 0310 	orr.w	r3, r3, #16
    c046:	7353      	strb	r3, [r2, #13]
    c048:	4640      	mov	r0, r8
    c04a:	f7f8 f877 	bl	413c <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    c04e:	f002 fa6f 	bl	e530 <sys_clock_tick_get_32>
    c052:	1a20      	subs	r0, r4, r0
    c054:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    c058:	2801      	cmp	r0, #1
    c05a:	f173 0300 	sbcs.w	r3, r3, #0
    c05e:	dbd0      	blt.n	c002 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    c060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    c064:	f06f 0401 	mvn.w	r4, #1
    c068:	1a24      	subs	r4, r4, r0
    c06a:	e7d3      	b.n	c014 <z_tick_sleep+0x24>
    c06c:	20001ca8 	.word	0x20001ca8
    c070:	20001cd4 	.word	0x20001cd4
    c074:	0000e3b5 	.word	0x0000e3b5

0000c078 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c078:	f1b1 3fff 	cmp.w	r1, #4294967295
    c07c:	bf08      	it	eq
    c07e:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    c082:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c084:	d106      	bne.n	c094 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    c086:	4b08      	ldr	r3, [pc, #32]	; (c0a8 <z_impl_k_sleep+0x30>)
    c088:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    c08a:	f7ff ff09 	bl	bea0 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    c08e:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    c092:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    c094:	f7ff ffac 	bl	bff0 <z_tick_sleep>
    c098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    c09c:	fb80 0303 	smull	r0, r3, r0, r3
    c0a0:	0bc0      	lsrs	r0, r0, #15
    c0a2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    c0a6:	e7f4      	b.n	c092 <z_impl_k_sleep+0x1a>
    c0a8:	20001ca8 	.word	0x20001ca8

0000c0ac <z_impl_k_usleep>:
}
#include <syscalls/k_sleep_mrsh.c>
#endif

int32_t z_impl_k_usleep(int us)
{
    c0ac:	b538      	push	{r3, r4, r5, lr}
    c0ae:	4c0a      	ldr	r4, [pc, #40]	; (c0d8 <z_impl_k_usleep+0x2c>)
    c0b0:	4a0a      	ldr	r2, [pc, #40]	; (c0dc <z_impl_k_usleep+0x30>)
    c0b2:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    c0b6:	2100      	movs	r1, #0
    c0b8:	fbc0 4105 	smlal	r4, r1, r0, r5
    c0bc:	2300      	movs	r3, #0
    c0be:	4620      	mov	r0, r4
    c0c0:	f7f4 f80e 	bl	e0 <__aeabi_uldivmod>
	int32_t ticks;

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, usleep, us);

	ticks = k_us_to_ticks_ceil64(us);
	ticks = z_tick_sleep(ticks);
    c0c4:	17c1      	asrs	r1, r0, #31
    c0c6:	f7ff ff93 	bl	bff0 <z_tick_sleep>
    c0ca:	4b04      	ldr	r3, [pc, #16]	; (c0dc <z_impl_k_usleep+0x30>)
    c0cc:	fb80 0303 	smull	r0, r3, r0, r3
    c0d0:	0bc0      	lsrs	r0, r0, #15

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, usleep, us, k_ticks_to_us_floor64(ticks));

	return k_ticks_to_us_floor64(ticks);
}
    c0d2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    c0d6:	bd38      	pop	{r3, r4, r5, pc}
    c0d8:	000f423f 	.word	0x000f423f
    c0dc:	000f4240 	.word	0x000f4240

0000c0e0 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    c0e0:	4b01      	ldr	r3, [pc, #4]	; (c0e8 <z_impl_z_current_get+0x8>)
    c0e2:	6898      	ldr	r0, [r3, #8]
    c0e4:	4770      	bx	lr
    c0e6:	bf00      	nop
    c0e8:	20001ca8 	.word	0x20001ca8

0000c0ec <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    c0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c0f0:	4604      	mov	r4, r0
    c0f2:	f04f 0340 	mov.w	r3, #64	; 0x40
    c0f6:	f3ef 8611 	mrs	r6, BASEPRI
    c0fa:	f383 8812 	msr	BASEPRI_MAX, r3
    c0fe:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    c102:	7b03      	ldrb	r3, [r0, #12]
    c104:	07d9      	lsls	r1, r3, #31
    c106:	d50b      	bpl.n	c120 <z_thread_abort+0x34>
	__asm__ volatile(
    c108:	f386 8811 	msr	BASEPRI, r6
    c10c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    c110:	4040      	eors	r0, r0
    c112:	f380 8811 	msr	BASEPRI, r0
    c116:	f04f 0004 	mov.w	r0, #4
    c11a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    c11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    c120:	7b43      	ldrb	r3, [r0, #13]
    c122:	071a      	lsls	r2, r3, #28
    c124:	d504      	bpl.n	c130 <z_thread_abort+0x44>
    c126:	f386 8811 	msr	BASEPRI, r6
    c12a:	f3bf 8f6f 	isb	sy
    c12e:	e7f5      	b.n	c11c <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    c130:	f023 0220 	bic.w	r2, r3, #32
    c134:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    c138:	09d2      	lsrs	r2, r2, #7
    c13a:	d120      	bne.n	c17e <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    c13c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    c13e:	68a3      	ldr	r3, [r4, #8]
    c140:	b113      	cbz	r3, c148 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    c142:	4620      	mov	r0, r4
    c144:	f002 f8c0 	bl	e2c8 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    c148:	f104 0018 	add.w	r0, r4, #24
    c14c:	f002 f9ca 	bl	e4e4 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    c150:	f104 0758 	add.w	r7, r4, #88	; 0x58
    c154:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    c158:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c15a:	42bd      	cmp	r5, r7
    c15c:	d000      	beq.n	c160 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    c15e:	b9b5      	cbnz	r5, c18e <z_thread_abort+0xa2>
		update_cache(1);
    c160:	2001      	movs	r0, #1
    c162:	f7ff fd1d 	bl	bba0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    c166:	4b10      	ldr	r3, [pc, #64]	; (c1a8 <z_thread_abort+0xbc>)
    c168:	689b      	ldr	r3, [r3, #8]
    c16a:	42a3      	cmp	r3, r4
    c16c:	d1db      	bne.n	c126 <z_thread_abort+0x3a>
    c16e:	f3ef 8305 	mrs	r3, IPSR
    c172:	2b00      	cmp	r3, #0
    c174:	d1d7      	bne.n	c126 <z_thread_abort+0x3a>
    c176:	4630      	mov	r0, r6
    c178:	f7f7 ffe0 	bl	413c <arch_swap>
	return ret;
    c17c:	e7d3      	b.n	c126 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    c17e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    c182:	f043 0308 	orr.w	r3, r3, #8
    c186:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    c188:	f002 f896 	bl	e2b8 <sys_dlist_remove>
}
    c18c:	e7d7      	b.n	c13e <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    c18e:	4628      	mov	r0, r5
    c190:	f002 f89a 	bl	e2c8 <unpend_thread_no_timeout>
    c194:	f105 0018 	add.w	r0, r5, #24
    c198:	f002 f9a4 	bl	e4e4 <z_abort_timeout>
    c19c:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    c1a0:	4628      	mov	r0, r5
    c1a2:	f7ff fd55 	bl	bc50 <ready_thread>
    c1a6:	e7d7      	b.n	c158 <z_thread_abort+0x6c>
    c1a8:	20001ca8 	.word	0x20001ca8

0000c1ac <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    c1ac:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    c1ae:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    c1b2:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    c1b4:	e9cd 6700 	strd	r6, r7, [sp]
    c1b8:	f7ff fdde 	bl	bd78 <z_pend_curr>

	if (data != NULL) {
    c1bc:	b11c      	cbz	r4, c1c6 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    c1be:	4b03      	ldr	r3, [pc, #12]	; (c1cc <z_sched_wait+0x20>)
    c1c0:	689b      	ldr	r3, [r3, #8]
    c1c2:	695b      	ldr	r3, [r3, #20]
    c1c4:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    c1c6:	b002      	add	sp, #8
    c1c8:	bdd0      	pop	{r4, r6, r7, pc}
    c1ca:	bf00      	nop
    c1cc:	20001ca8 	.word	0x20001ca8

0000c1d0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    c1d0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    c1d2:	4806      	ldr	r0, [pc, #24]	; (c1ec <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    c1d4:	4a06      	ldr	r2, [pc, #24]	; (c1f0 <z_data_copy+0x20>)
    c1d6:	4907      	ldr	r1, [pc, #28]	; (c1f4 <z_data_copy+0x24>)
    c1d8:	1a12      	subs	r2, r2, r0
    c1da:	f001 ff11 	bl	e000 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    c1de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    c1e2:	4a05      	ldr	r2, [pc, #20]	; (c1f8 <z_data_copy+0x28>)
    c1e4:	4905      	ldr	r1, [pc, #20]	; (c1fc <z_data_copy+0x2c>)
    c1e6:	4806      	ldr	r0, [pc, #24]	; (c200 <z_data_copy+0x30>)
    c1e8:	f001 bf0a 	b.w	e000 <z_early_memcpy>
    c1ec:	20000000 	.word	0x20000000
    c1f0:	20000498 	.word	0x20000498
    c1f4:	0001141c 	.word	0x0001141c
    c1f8:	00000000 	.word	0x00000000
    c1fc:	0001141c 	.word	0x0001141c
    c200:	20000000 	.word	0x20000000

0000c204 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    c204:	4b03      	ldr	r3, [pc, #12]	; (c214 <elapsed+0x10>)
    c206:	681b      	ldr	r3, [r3, #0]
    c208:	b90b      	cbnz	r3, c20e <elapsed+0xa>
    c20a:	f7fa bf9f 	b.w	714c <sys_clock_elapsed>
}
    c20e:	2000      	movs	r0, #0
    c210:	4770      	bx	lr
    c212:	bf00      	nop
    c214:	20001ce0 	.word	0x20001ce0

0000c218 <next_timeout>:

static int32_t next_timeout(void)
{
    c218:	b510      	push	{r4, lr}
	return list->head == list;
    c21a:	4b0e      	ldr	r3, [pc, #56]	; (c254 <next_timeout+0x3c>)
    c21c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c21e:	429c      	cmp	r4, r3
    c220:	d104      	bne.n	c22c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    c222:	f7ff ffef 	bl	c204 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    c226:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    c22a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    c22c:	f7ff ffea 	bl	c204 <elapsed>
	if ((to == NULL) ||
    c230:	2c00      	cmp	r4, #0
    c232:	d0f8      	beq.n	c226 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    c234:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    c238:	1a1b      	subs	r3, r3, r0
    c23a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    c23e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    c242:	f172 0100 	sbcs.w	r1, r2, #0
    c246:	daee      	bge.n	c226 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    c248:	2a00      	cmp	r2, #0
    c24a:	bfac      	ite	ge
    c24c:	4618      	movge	r0, r3
    c24e:	2000      	movlt	r0, #0
	return ret;
    c250:	e7eb      	b.n	c22a <next_timeout+0x12>
    c252:	bf00      	nop
    c254:	20000150 	.word	0x20000150

0000c258 <remove_timeout>:
{
    c258:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    c25a:	b170      	cbz	r0, c27a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    c25c:	4b0b      	ldr	r3, [pc, #44]	; (c28c <remove_timeout+0x34>)
    c25e:	685b      	ldr	r3, [r3, #4]
    c260:	4298      	cmp	r0, r3
    c262:	d00a      	beq.n	c27a <remove_timeout+0x22>
    c264:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    c266:	b143      	cbz	r3, c27a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    c268:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    c26c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    c270:	1912      	adds	r2, r2, r4
    c272:	eb41 0105 	adc.w	r1, r1, r5
    c276:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    c27a:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    c27e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    c280:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    c282:	2300      	movs	r3, #0
	node->prev = NULL;
    c284:	e9c0 3300 	strd	r3, r3, [r0]
}
    c288:	bd30      	pop	{r4, r5, pc}
    c28a:	bf00      	nop
    c28c:	20000150 	.word	0x20000150

0000c290 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c290:	f1b3 3fff 	cmp.w	r3, #4294967295
    c294:	bf08      	it	eq
    c296:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    c29a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c29c:	4604      	mov	r4, r0
    c29e:	461d      	mov	r5, r3
    c2a0:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c2a2:	d05c      	beq.n	c35e <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    c2a4:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    c2a6:	f04f 0340 	mov.w	r3, #64	; 0x40
    c2aa:	f3ef 8711 	mrs	r7, BASEPRI
    c2ae:	f383 8812 	msr	BASEPRI_MAX, r3
    c2b2:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    c2b6:	3201      	adds	r2, #1
    c2b8:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    c2bc:	da24      	bge.n	c308 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    c2be:	492d      	ldr	r1, [pc, #180]	; (c374 <z_add_timeout+0xe4>)
    c2c0:	e9d1 2000 	ldrd	r2, r0, [r1]
    c2c4:	f06f 0301 	mvn.w	r3, #1
    c2c8:	1a9b      	subs	r3, r3, r2
    c2ca:	f04f 32ff 	mov.w	r2, #4294967295
    c2ce:	eb62 0000 	sbc.w	r0, r2, r0
    c2d2:	1b9e      	subs	r6, r3, r6
    c2d4:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    c2d8:	2e01      	cmp	r6, #1
    c2da:	f170 0300 	sbcs.w	r3, r0, #0
    c2de:	da01      	bge.n	c2e4 <z_add_timeout+0x54>
    c2e0:	2601      	movs	r6, #1
    c2e2:	2000      	movs	r0, #0
    c2e4:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    c2e8:	4e23      	ldr	r6, [pc, #140]	; (c378 <z_add_timeout+0xe8>)
    c2ea:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    c2ee:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c2f0:	45b4      	cmp	ip, r6
    c2f2:	bf08      	it	eq
    c2f4:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    c2f8:	f1bc 0f00 	cmp.w	ip, #0
    c2fc:	d10d      	bne.n	c31a <z_add_timeout+0x8a>
	node->prev = tail;
    c2fe:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    c302:	602c      	str	r4, [r5, #0]
	list->tail = node;
    c304:	6074      	str	r4, [r6, #4]
}
    c306:	e01c      	b.n	c342 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    c308:	f7ff ff7c 	bl	c204 <elapsed>
    c30c:	3601      	adds	r6, #1
    c30e:	f145 0500 	adc.w	r5, r5, #0
    c312:	1836      	adds	r6, r6, r0
    c314:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    c318:	e7e4      	b.n	c2e4 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    c31a:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    c31e:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    c322:	4293      	cmp	r3, r2
    c324:	eb71 0e00 	sbcs.w	lr, r1, r0
    c328:	da1a      	bge.n	c360 <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    c32a:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    c32c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    c330:	eb60 0001 	sbc.w	r0, r0, r1
    c334:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    c338:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    c33c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    c33e:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    c342:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c344:	42b3      	cmp	r3, r6
    c346:	d006      	beq.n	c356 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    c348:	429c      	cmp	r4, r3
    c34a:	d104      	bne.n	c356 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    c34c:	f7ff ff64 	bl	c218 <next_timeout>
    c350:	2100      	movs	r1, #0
    c352:	f7fa fec9 	bl	70e8 <sys_clock_set_timeout>
	__asm__ volatile(
    c356:	f387 8811 	msr	BASEPRI, r7
    c35a:	f3bf 8f6f 	isb	sy
		}
	}
}
    c35e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    c360:	1a9b      	subs	r3, r3, r2
    c362:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    c366:	45ac      	cmp	ip, r5
    c368:	e9c4 3104 	strd	r3, r1, [r4, #16]
    c36c:	d0c7      	beq.n	c2fe <z_add_timeout+0x6e>
    c36e:	f8dc c000 	ldr.w	ip, [ip]
    c372:	e7c1      	b.n	c2f8 <z_add_timeout+0x68>
    c374:	20000c38 	.word	0x20000c38
    c378:	20000150 	.word	0x20000150

0000c37c <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    c37c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    c380:	f04f 0340 	mov.w	r3, #64	; 0x40
    c384:	f3ef 8c11 	mrs	ip, BASEPRI
    c388:	f383 8812 	msr	BASEPRI_MAX, r3
    c38c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    c390:	f8df a0b0 	ldr.w	sl, [pc, #176]	; c444 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    c394:	f8df 90b0 	ldr.w	r9, [pc, #176]	; c448 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    c398:	4f2c      	ldr	r7, [pc, #176]	; (c44c <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    c39a:	f8c9 0000 	str.w	r0, [r9]
    c39e:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    c3a2:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c3a4:	4550      	cmp	r0, sl
    c3a6:	bf08      	it	eq
    c3a8:	2000      	moveq	r0, #0
    c3aa:	2500      	movs	r5, #0
		curr_tick += dt;
    c3ac:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    c3b0:	f8d9 3000 	ldr.w	r3, [r9]
    c3b4:	46e0      	mov	r8, ip
    c3b6:	b380      	cbz	r0, c41a <sys_clock_announce+0x9e>
    c3b8:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    c3bc:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    c3c0:	42b3      	cmp	r3, r6
    c3c2:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    c3c6:	da05      	bge.n	c3d4 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    c3c8:	1af6      	subs	r6, r6, r3
    c3ca:	eb6c 040e 	sbc.w	r4, ip, lr
    c3ce:	e9c0 6404 	strd	r6, r4, [r0, #16]
    c3d2:	e022      	b.n	c41a <sys_clock_announce+0x9e>
		curr_tick += dt;
    c3d4:	18b2      	adds	r2, r6, r2
    c3d6:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    c3da:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    c3de:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    c3e2:	f7ff ff39 	bl	c258 <remove_timeout>
	__asm__ volatile(
    c3e6:	f388 8811 	msr	BASEPRI, r8
    c3ea:	f3bf 8f6f 	isb	sy
		t->fn(t);
    c3ee:	6883      	ldr	r3, [r0, #8]
    c3f0:	4798      	blx	r3
	__asm__ volatile(
    c3f2:	f04f 0340 	mov.w	r3, #64	; 0x40
    c3f6:	f3ef 8811 	mrs	r8, BASEPRI
    c3fa:	f383 8812 	msr	BASEPRI_MAX, r3
    c3fe:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    c402:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    c406:	f8da 0000 	ldr.w	r0, [sl]
    c40a:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c40c:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    c40e:	46c4      	mov	ip, r8
    c410:	f8c9 3000 	str.w	r3, [r9]
    c414:	d1ca      	bne.n	c3ac <sys_clock_announce+0x30>
		curr_tick += dt;
    c416:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    c41a:	189a      	adds	r2, r3, r2
    c41c:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    c420:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    c422:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    c426:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    c42a:	f7ff fef5 	bl	c218 <next_timeout>
    c42e:	4621      	mov	r1, r4
    c430:	f7fa fe5a 	bl	70e8 <sys_clock_set_timeout>
	__asm__ volatile(
    c434:	f388 8811 	msr	BASEPRI, r8
    c438:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    c43c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    c440:	f7ff bc6a 	b.w	bd18 <z_time_slice>
    c444:	20000150 	.word	0x20000150
    c448:	20001ce0 	.word	0x20001ce0
    c44c:	20000c38 	.word	0x20000c38

0000c450 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    c450:	b510      	push	{r4, lr}
	__asm__ volatile(
    c452:	f04f 0340 	mov.w	r3, #64	; 0x40
    c456:	f3ef 8411 	mrs	r4, BASEPRI
    c45a:	f383 8812 	msr	BASEPRI_MAX, r3
    c45e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    c462:	f7ff fecf 	bl	c204 <elapsed>
    c466:	4a06      	ldr	r2, [pc, #24]	; (c480 <sys_clock_tick_get+0x30>)
    c468:	4603      	mov	r3, r0
    c46a:	e9d2 0100 	ldrd	r0, r1, [r2]
    c46e:	1818      	adds	r0, r3, r0
    c470:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    c474:	f384 8811 	msr	BASEPRI, r4
    c478:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    c47c:	bd10      	pop	{r4, pc}
    c47e:	bf00      	nop
    c480:	20000c38 	.word	0x20000c38

0000c484 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    c484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c486:	4604      	mov	r4, r0
	__asm__ volatile(
    c488:	f04f 0340 	mov.w	r3, #64	; 0x40
    c48c:	f3ef 8711 	mrs	r7, BASEPRI
    c490:	f383 8812 	msr	BASEPRI_MAX, r3
    c494:	f3bf 8f6f 	isb	sy
	 * interrupt. Then, the timeout structure for this timer will turn out
	 * to be linked to the timeout list. And in such case, since the timer
	 * was restarted, its expiration handler should not be executed then,
	 * so the function exits immediately.
	 */
	if (sys_dnode_is_linked(&t->node)) {
    c498:	6802      	ldr	r2, [r0, #0]
    c49a:	b122      	cbz	r2, c4a6 <z_timer_expiration_handler+0x22>
	__asm__ volatile(
    c49c:	f387 8811 	msr	BASEPRI, r7
    c4a0:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    c4a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    c4a6:	e9d0 360a 	ldrd	r3, r6, [r0, #40]	; 0x28
    c4aa:	1c58      	adds	r0, r3, #1
    c4ac:	f146 0100 	adc.w	r1, r6, #0
    c4b0:	2802      	cmp	r0, #2
    c4b2:	f171 0100 	sbcs.w	r1, r1, #0
    c4b6:	d327      	bcc.n	c508 <z_timer_expiration_handler+0x84>
		next.ticks = MAX(next.ticks - 1, 0);
    c4b8:	2b01      	cmp	r3, #1
    c4ba:	f176 0100 	sbcs.w	r1, r6, #0
    c4be:	bfbc      	itt	lt
    c4c0:	2301      	movlt	r3, #1
    c4c2:	4616      	movlt	r6, r2
    c4c4:	1e5d      	subs	r5, r3, #1
    c4c6:	f146 36ff 	adc.w	r6, r6, #4294967295
	return z_impl_k_uptime_ticks();
    c4ca:	f002 f835 	bl	e538 <z_impl_k_uptime_ticks>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
    c4ce:	3001      	adds	r0, #1
    c4d0:	f141 0100 	adc.w	r1, r1, #0
    c4d4:	1940      	adds	r0, r0, r5
    c4d6:	eb46 0101 	adc.w	r1, r6, r1
    c4da:	2801      	cmp	r0, #1
    c4dc:	f171 0100 	sbcs.w	r1, r1, #0
    c4e0:	db3a      	blt.n	c558 <z_timer_expiration_handler+0xd4>
    c4e2:	f002 f829 	bl	e538 <z_impl_k_uptime_ticks>
    c4e6:	3001      	adds	r0, #1
    c4e8:	f141 0100 	adc.w	r1, r1, #0
    c4ec:	f06f 0201 	mvn.w	r2, #1
    c4f0:	1940      	adds	r0, r0, r5
    c4f2:	eb46 0301 	adc.w	r3, r6, r1
    c4f6:	1a12      	subs	r2, r2, r0
    c4f8:	f04f 31ff 	mov.w	r1, #4294967295
    c4fc:	eb61 0303 	sbc.w	r3, r1, r3
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    c500:	4918      	ldr	r1, [pc, #96]	; (c564 <z_timer_expiration_handler+0xe0>)
    c502:	4620      	mov	r0, r4
    c504:	f7ff fec4 	bl	c290 <z_add_timeout>
	timer->status += 1U;
    c508:	6b23      	ldr	r3, [r4, #48]	; 0x30
    c50a:	3301      	adds	r3, #1
    c50c:	6323      	str	r3, [r4, #48]	; 0x30
	if (timer->expiry_fn != NULL) {
    c50e:	6a23      	ldr	r3, [r4, #32]
    c510:	b173      	cbz	r3, c530 <z_timer_expiration_handler+0xac>
    c512:	f387 8811 	msr	BASEPRI, r7
    c516:	f3bf 8f6f 	isb	sy
		timer->expiry_fn(timer);
    c51a:	6a23      	ldr	r3, [r4, #32]
    c51c:	4620      	mov	r0, r4
    c51e:	4798      	blx	r3
	__asm__ volatile(
    c520:	f04f 0340 	mov.w	r3, #64	; 0x40
    c524:	f3ef 8711 	mrs	r7, BASEPRI
    c528:	f383 8812 	msr	BASEPRI_MAX, r3
    c52c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    c530:	f854 5f18 	ldr.w	r5, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c534:	42a5      	cmp	r5, r4
    c536:	d0b1      	beq.n	c49c <z_timer_expiration_handler+0x18>
	if (thread == NULL) {
    c538:	2d00      	cmp	r5, #0
    c53a:	d0af      	beq.n	c49c <z_timer_expiration_handler+0x18>
	z_unpend_thread_no_timeout(thread);
    c53c:	4628      	mov	r0, r5
    c53e:	f001 ff05 	bl	e34c <z_unpend_thread_no_timeout>
    c542:	2300      	movs	r3, #0
    c544:	67ab      	str	r3, [r5, #120]	; 0x78
	__asm__ volatile(
    c546:	f387 8811 	msr	BASEPRI, r7
    c54a:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    c54e:	4628      	mov	r0, r5
}
    c550:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    c554:	f001 beea 	b.w	e32c <z_ready_thread>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
    c558:	f06f 0201 	mvn.w	r2, #1
    c55c:	f04f 33ff 	mov.w	r3, #4294967295
    c560:	e7ce      	b.n	c500 <z_timer_expiration_handler+0x7c>
    c562:	bf00      	nop
    c564:	0000c485 	.word	0x0000c485

0000c568 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    c568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    c56c:	f1b3 3fff 	cmp.w	r3, #4294967295
    c570:	bf08      	it	eq
    c572:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    c576:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
    c57a:	4605      	mov	r5, r0
    c57c:	461c      	mov	r4, r3
    c57e:	4691      	mov	r9, r2
    c580:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    c582:	d01c      	beq.n	c5be <z_impl_k_timer_start+0x56>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (Z_TICK_ABS(duration.ticks) < 0) {
    c584:	1c53      	adds	r3, r2, #1
    c586:	f174 33ff 	sbcs.w	r3, r4, #4294967295
    c58a:	db09      	blt.n	c5a0 <z_impl_k_timer_start+0x38>
		duration.ticks = MAX(duration.ticks - 1, 0);
    c58c:	2a01      	cmp	r2, #1
    c58e:	f174 0300 	sbcs.w	r3, r4, #0
    c592:	bfbc      	itt	lt
    c594:	2201      	movlt	r2, #1
    c596:	2400      	movlt	r4, #0
    c598:	f112 39ff 	adds.w	r9, r2, #4294967295
    c59c:	f144 38ff 	adc.w	r8, r4, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
    c5a0:	4628      	mov	r0, r5
    c5a2:	f001 ff9f 	bl	e4e4 <z_abort_timeout>
	timer->period = period;
    c5a6:	e9c5 670a 	strd	r6, r7, [r5, #40]	; 0x28
	timer->status = 0U;
    c5aa:	2300      	movs	r3, #0
    c5ac:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    c5ae:	464a      	mov	r2, r9
    c5b0:	4643      	mov	r3, r8
    c5b2:	4628      	mov	r0, r5
    c5b4:	4903      	ldr	r1, [pc, #12]	; (c5c4 <z_impl_k_timer_start+0x5c>)
		     duration);
}
    c5b6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    c5ba:	f7ff be69 	b.w	c290 <z_add_timeout>
}
    c5be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c5c2:	bf00      	nop
    c5c4:	0000c485 	.word	0x0000c485

0000c5c8 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    c5c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c5ca:	4606      	mov	r6, r0
    c5cc:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    c5ce:	f001 fd58 	bl	e082 <k_is_in_isr>
    c5d2:	b978      	cbnz	r0, c5f4 <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    c5d4:	4b0b      	ldr	r3, [pc, #44]	; (c604 <z_thread_aligned_alloc+0x3c>)
    c5d6:	689b      	ldr	r3, [r3, #8]
    c5d8:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	}

	if (heap != NULL) {
    c5da:	b17c      	cbz	r4, c5fc <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    c5dc:	1d2a      	adds	r2, r5, #4
    c5de:	d209      	bcs.n	c5f4 <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    c5e0:	2000      	movs	r0, #0
    c5e2:	2100      	movs	r1, #0
    c5e4:	e9cd 0100 	strd	r0, r1, [sp]
    c5e8:	f046 0104 	orr.w	r1, r6, #4
    c5ec:	4620      	mov	r0, r4
    c5ee:	f002 f803 	bl	e5f8 <k_heap_aligned_alloc>
	if (mem == NULL) {
    c5f2:	b908      	cbnz	r0, c5f8 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    c5f4:	2400      	movs	r4, #0
	}

	return ret;
    c5f6:	e001      	b.n	c5fc <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    c5f8:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    c5fa:	1d04      	adds	r4, r0, #4
}
    c5fc:	4620      	mov	r0, r4
    c5fe:	b002      	add	sp, #8
    c600:	bd70      	pop	{r4, r5, r6, pc}
    c602:	bf00      	nop
    c604:	20001ca8 	.word	0x20001ca8

0000c608 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    c608:	4801      	ldr	r0, [pc, #4]	; (c610 <boot_banner+0x8>)
    c60a:	f000 b8ae 	b.w	c76a <printk>
    c60e:	bf00      	nop
    c610:	000113ea 	.word	0x000113ea

0000c614 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(void)
{
    c614:	b538      	push	{r3, r4, r5, lr}
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c616:	4c06      	ldr	r4, [pc, #24]	; (c630 <statics_init+0x1c>)
    c618:	4d06      	ldr	r5, [pc, #24]	; (c634 <statics_init+0x20>)
    c61a:	42ac      	cmp	r4, r5
    c61c:	d301      	bcc.n	c622 <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    c61e:	2000      	movs	r0, #0
    c620:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    c622:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    c626:	4620      	mov	r0, r4
    c628:	f001 ffde 	bl	e5e8 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c62c:	3414      	adds	r4, #20
    c62e:	e7f4      	b.n	c61a <statics_init+0x6>
    c630:	20000384 	.word	0x20000384
    c634:	20000384 	.word	0x20000384

0000c638 <gpio_pin_get>:
{
    c638:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c63a:	460c      	mov	r4, r1
	const struct gpio_driver_data *const data =
    c63c:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    c63e:	6883      	ldr	r3, [r0, #8]
    c640:	a901      	add	r1, sp, #4
    c642:	685b      	ldr	r3, [r3, #4]
    c644:	4798      	blx	r3
	if (ret == 0) {
    c646:	b948      	cbnz	r0, c65c <gpio_pin_get+0x24>
		*value ^= data->invert;
    c648:	9b01      	ldr	r3, [sp, #4]
    c64a:	682a      	ldr	r2, [r5, #0]
    c64c:	405a      	eors	r2, r3
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    c64e:	2301      	movs	r3, #1
    c650:	fa03 f104 	lsl.w	r1, r3, r4
    c654:	420a      	tst	r2, r1
    c656:	bf14      	ite	ne
    c658:	4618      	movne	r0, r3
    c65a:	2000      	moveq	r0, #0
}
    c65c:	b003      	add	sp, #12
    c65e:	bd30      	pop	{r4, r5, pc}

0000c660 <gpio_pin_get_dt>:
	return gpio_pin_get(spec->port, spec->pin);
    c660:	7901      	ldrb	r1, [r0, #4]
    c662:	6800      	ldr	r0, [r0, #0]
    c664:	f7ff bfe8 	b.w	c638 <gpio_pin_get>

0000c668 <button_callback>:
}
    c668:	4770      	bx	lr

0000c66a <k_sleep.constprop.0.isra.0>:
	return z_impl_k_sleep(timeout);
    c66a:	f7ff bd05 	b.w	c078 <z_impl_k_sleep>

0000c66e <update_mouse>:
void update_mouse(mouse_t* mouse) {
    c66e:	b510      	push	{r4, lr}
    c670:	4604      	mov	r4, r0
    mouse->wheel_data = fetch_wheel_data();
    c672:	f7f4 fd81 	bl	1178 <fetch_wheel_data>
    c676:	8020      	strh	r0, [r4, #0]
    mouse->motion_info = read_motion();
    c678:	f7f4 fa40 	bl	afc <read_motion>
    c67c:	8060      	strh	r0, [r4, #2]
    c67e:	f3c0 400f 	ubfx	r0, r0, #16, #16
    c682:	80a0      	strh	r0, [r4, #4]
    fetch_buttons(&(mouse->button_states));
    c684:	1da0      	adds	r0, r4, #6
}
    c686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    fetch_buttons(&(mouse->button_states));
    c68a:	f7f4 b933 	b.w	8f4 <fetch_buttons>

0000c68e <z_log_msg_static_create.constprop.0>:
    c68e:	2300      	movs	r3, #0
    c690:	f7f6 b8ac 	b.w	27ec <z_impl_z_log_msg_static_create>

0000c694 <cbpprintf_external>:
{
    c694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c698:	4606      	mov	r6, r0
    c69a:	460d      	mov	r5, r1
    c69c:	4617      	mov	r7, r2
	if (buf == NULL) {
    c69e:	4698      	mov	r8, r3
    c6a0:	b32b      	cbz	r3, c6ee <cbpprintf_external+0x5a>
	args_size = hdr->hdr.desc.len * sizeof(int);
    c6a2:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
    c6a6:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    c6aa:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
    c6ac:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    c6ae:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
    c6b2:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    c6b6:	441c      	add	r4, r3
    c6b8:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
    c6ba:	f04f 0a00 	mov.w	sl, #0
    c6be:	45ca      	cmp	sl, r9
    c6c0:	d309      	bcc.n	c6d6 <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
    c6c2:	f8d8 2004 	ldr.w	r2, [r8, #4]
    c6c6:	f108 0308 	add.w	r3, r8, #8
    c6ca:	4639      	mov	r1, r7
    c6cc:	4630      	mov	r0, r6
    c6ce:	46ac      	mov	ip, r5
}
    c6d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    c6d4:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    c6d6:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    c6da:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
    c6de:	4620      	mov	r0, r4
    c6e0:	f000 ff32 	bl	d548 <strlen>
    c6e4:	3001      	adds	r0, #1
    c6e6:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    c6e8:	f10a 0a01 	add.w	sl, sl, #1
    c6ec:	e7e7      	b.n	c6be <cbpprintf_external+0x2a>
}
    c6ee:	f06f 0015 	mvn.w	r0, #21
    c6f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000c6f6 <is_ptr>:
{
    c6f6:	b570      	push	{r4, r5, r6, lr}
	int cnt = 0;
    c6f8:	2500      	movs	r5, #0
{
    c6fa:	4602      	mov	r2, r0
	bool mod = false;
    c6fc:	4628      	mov	r0, r5
	while ((c = *fmt++) != '\0') {
    c6fe:	4614      	mov	r4, r2
    c700:	f814 3b01 	ldrb.w	r3, [r4], #1
    c704:	b90b      	cbnz	r3, c70a <is_ptr+0x14>
					return false;
    c706:	4618      	mov	r0, r3
    c708:	e009      	b.n	c71e <is_ptr+0x28>
		if (mod) {
    c70a:	b198      	cbz	r0, c734 <is_ptr+0x3e>
			if (cnt == n) {
    c70c:	428d      	cmp	r5, r1
    c70e:	d107      	bne.n	c720 <is_ptr+0x2a>
				if (c == 'p') {
    c710:	2b70      	cmp	r3, #112	; 0x70
    c712:	d004      	beq.n	c71e <is_ptr+0x28>
				} else if (is_fmt_spec(c)) {
    c714:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
    c718:	2a3a      	cmp	r2, #58	; 0x3a
    c71a:	d80b      	bhi.n	c734 <is_ptr+0x3e>
					return false;
    c71c:	2000      	movs	r0, #0
}
    c71e:	bd70      	pop	{r4, r5, r6, pc}
			} else if (is_fmt_spec(c)) {
    c720:	f1a3 0640 	sub.w	r6, r3, #64	; 0x40
    c724:	2e3a      	cmp	r6, #58	; 0x3a
    c726:	d805      	bhi.n	c734 <is_ptr+0x3e>
	while ((c = *fmt++) != '\0') {
    c728:	7853      	ldrb	r3, [r2, #1]
				cnt++;
    c72a:	3501      	adds	r5, #1
	while ((c = *fmt++) != '\0') {
    c72c:	1c94      	adds	r4, r2, #2
    c72e:	2b00      	cmp	r3, #0
    c730:	d0e9      	beq.n	c706 <is_ptr+0x10>
    c732:	2000      	movs	r0, #0
		if (c == '%') {
    c734:	2b25      	cmp	r3, #37	; 0x25
			mod = !mod;
    c736:	bf08      	it	eq
    c738:	f080 0001 	eoreq.w	r0, r0, #1
	while ((c = *fmt++) != '\0') {
    c73c:	4622      	mov	r2, r4
    c73e:	e7de      	b.n	c6fe <is_ptr+0x8>

0000c740 <arch_printk_char_out>:
}
    c740:	2000      	movs	r0, #0
    c742:	4770      	bx	lr

0000c744 <str_out>:
{
    c744:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    c746:	688a      	ldr	r2, [r1, #8]
    c748:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
    c74a:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    c74c:	b114      	cbz	r4, c754 <str_out+0x10>
    c74e:	684b      	ldr	r3, [r1, #4]
    c750:	4293      	cmp	r3, r2
    c752:	dc01      	bgt.n	c758 <str_out+0x14>
		ctx->count++;
    c754:	608d      	str	r5, [r1, #8]
}
    c756:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
    c758:	3b01      	subs	r3, #1
    c75a:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
    c75c:	bf08      	it	eq
    c75e:	2200      	moveq	r2, #0
    c760:	608d      	str	r5, [r1, #8]
    c762:	bf0c      	ite	eq
    c764:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
    c766:	54a0      	strbne	r0, [r4, r2]
    c768:	e7f5      	b.n	c756 <str_out+0x12>

0000c76a <printk>:
{
    c76a:	b40f      	push	{r0, r1, r2, r3}
    c76c:	b507      	push	{r0, r1, r2, lr}
    c76e:	a904      	add	r1, sp, #16
    c770:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    c774:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    c776:	f000 fde9 	bl	d34c <z_log_vprintk>
}
    c77a:	b003      	add	sp, #12
    c77c:	f85d eb04 	ldr.w	lr, [sp], #4
    c780:	b004      	add	sp, #16
    c782:	4770      	bx	lr

0000c784 <snprintk>:
{
    c784:	b40c      	push	{r2, r3}
    c786:	b507      	push	{r0, r1, r2, lr}
    c788:	ab04      	add	r3, sp, #16
    c78a:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    c78e:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    c790:	f7f5 f8be 	bl	1910 <vsnprintk>
}
    c794:	b003      	add	sp, #12
    c796:	f85d eb04 	ldr.w	lr, [sp], #4
    c79a:	b002      	add	sp, #8
    c79c:	4770      	bx	lr

0000c79e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    c79e:	4604      	mov	r4, r0
    c7a0:	b508      	push	{r3, lr}
    c7a2:	4608      	mov	r0, r1
    c7a4:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    c7a6:	461a      	mov	r2, r3
    c7a8:	47a0      	blx	r4
	return z_impl_z_current_get();
    c7aa:	f7ff fc99 	bl	c0e0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    c7ae:	f7f8 f8e3 	bl	4978 <z_impl_k_thread_abort>

0000c7b2 <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    c7b2:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    c7b6:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
    c7b8:	0840      	lsrs	r0, r0, #1
    c7ba:	4770      	bx	lr

0000c7bc <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    c7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7be:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
    c7c0:	f7ff fff7 	bl	c7b2 <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    c7c4:	fab0 f080 	clz	r0, r0
    c7c8:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    c7cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    c7d0:	00ca      	lsls	r2, r1, #3
    c7d2:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    c7d6:	1d17      	adds	r7, r2, #4
{
    c7d8:	460c      	mov	r4, r1
    c7da:	3206      	adds	r2, #6
    c7dc:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    c7de:	b956      	cbnz	r6, c7f6 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    c7e0:	2101      	movs	r1, #1
    c7e2:	fa01 f000 	lsl.w	r0, r1, r0
    c7e6:	68d9      	ldr	r1, [r3, #12]
    c7e8:	4301      	orrs	r1, r0
    c7ea:	60d9      	str	r1, [r3, #12]
		b->next = c;
    c7ec:	f8cc 4010 	str.w	r4, [ip, #16]
    c7f0:	53dd      	strh	r5, [r3, r7]
    c7f2:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
    c7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    c7f6:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    c7f8:	3104      	adds	r1, #4
    c7fa:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    c7fc:	53d8      	strh	r0, [r3, r7]
    c7fe:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    c802:	529e      	strh	r6, [r3, r2]
    c804:	80c5      	strh	r5, [r0, #6]
    c806:	525d      	strh	r5, [r3, r1]
    c808:	e7f4      	b.n	c7f4 <free_list_add+0x38>

0000c80a <free_list_remove_bidx>:
{
    c80a:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    c80c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    c810:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    c812:	4299      	cmp	r1, r3
    c814:	f102 0104 	add.w	r1, r2, #4
    c818:	d10a      	bne.n	c830 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    c81a:	2301      	movs	r3, #1
    c81c:	fa03 f202 	lsl.w	r2, r3, r2
    c820:	68c3      	ldr	r3, [r0, #12]
    c822:	ea23 0302 	bic.w	r3, r3, r2
    c826:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    c828:	2300      	movs	r3, #0
    c82a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    c82e:	bd10      	pop	{r4, pc}
    c830:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    c832:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    c836:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    c83a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    c83e:	80cb      	strh	r3, [r1, #6]
    c840:	8082      	strh	r2, [r0, #4]
}
    c842:	e7f4      	b.n	c82e <free_list_remove_bidx+0x24>

0000c844 <free_list_remove>:
{
    c844:	b508      	push	{r3, lr}
    c846:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    c848:	f7ff ffb3 	bl	c7b2 <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    c84c:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
    c850:	f1c2 021f 	rsb	r2, r2, #31
    c854:	4618      	mov	r0, r3
}
    c856:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
    c85a:	f7ff bfd6 	b.w	c80a <free_list_remove_bidx>

0000c85e <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    c85e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c862:	fab1 f581 	clz	r5, r1
    c866:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    c86a:	eb00 0889 	add.w	r8, r0, r9, lsl #2
{
    c86e:	4603      	mov	r3, r0
	if (b->next) {
    c870:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
    c874:	460e      	mov	r6, r1
	if (b->next) {
    c876:	b1c2      	cbz	r2, c8aa <alloc_chunk+0x4c>
    c878:	2703      	movs	r7, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    c87a:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
    c87e:	4618      	mov	r0, r3
    c880:	4621      	mov	r1, r4
    c882:	f7ff ff96 	bl	c7b2 <chunk_size>
    c886:	42b0      	cmp	r0, r6
    c888:	d306      	bcc.n	c898 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    c88a:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    c88c:	4618      	mov	r0, r3
    c88e:	f7ff ffbc 	bl	c80a <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    c892:	4620      	mov	r0, r4
    c894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    c898:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    c89c:	3f01      	subs	r7, #1
    c89e:	88e0      	ldrh	r0, [r4, #6]
			b->next = next_free_chunk(h, c);
    c8a0:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
    c8a4:	d001      	beq.n	c8aa <alloc_chunk+0x4c>
    c8a6:	4282      	cmp	r2, r0
    c8a8:	d1e7      	bne.n	c87a <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    c8aa:	f1c5 0220 	rsb	r2, r5, #32
    c8ae:	f04f 34ff 	mov.w	r4, #4294967295
    c8b2:	4094      	lsls	r4, r2
    c8b4:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
    c8b6:	4014      	ands	r4, r2
    c8b8:	d0eb      	beq.n	c892 <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    c8ba:	fa94 f2a4 	rbit	r2, r4
    c8be:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    c8c2:	1d11      	adds	r1, r2, #4
    c8c4:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
    c8c8:	4621      	mov	r1, r4
    c8ca:	e7df      	b.n	c88c <alloc_chunk+0x2e>

0000c8cc <merge_chunks>:
{
    c8cc:	b538      	push	{r3, r4, r5, lr}
    c8ce:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    c8d0:	f7ff ff6f 	bl	c7b2 <chunk_size>
{
    c8d4:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    c8d6:	4604      	mov	r4, r0
    c8d8:	4611      	mov	r1, r2
    c8da:	4618      	mov	r0, r3
    c8dc:	f7ff ff69 	bl	c7b2 <chunk_size>
		((uint16_t *)cmem)[f] = val;
    c8e0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    c8e4:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    c8e6:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
    c8e8:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
    c8ea:	4618      	mov	r0, r3
    c8ec:	f7ff ff61 	bl	c7b2 <chunk_size>
	void *cmem = &buf[c];
    c8f0:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    c8f2:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
    c8f6:	bd38      	pop	{r3, r4, r5, pc}

0000c8f8 <split_chunks>:
{
    c8f8:	b538      	push	{r3, r4, r5, lr}
    c8fa:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
    c8fc:	f7ff ff59 	bl	c7b2 <chunk_size>
{
    c900:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
    c902:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
    c904:	1a51      	subs	r1, r2, r1
    c906:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
    c90a:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    c90c:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    c90e:	8060      	strh	r0, [r4, #2]
    c910:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    c914:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    c916:	8044      	strh	r4, [r0, #2]
    c918:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    c91c:	4618      	mov	r0, r3
    c91e:	4611      	mov	r1, r2
    c920:	f7ff ff47 	bl	c7b2 <chunk_size>
	void *cmem = &buf[c];
    c924:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    c926:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
    c92a:	bd38      	pop	{r3, r4, r5, pc}

0000c92c <free_chunk>:
{
    c92c:	b538      	push	{r3, r4, r5, lr}
    c92e:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    c930:	f7ff ff3f 	bl	c7b2 <chunk_size>
    c934:	460c      	mov	r4, r1
    c936:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    c938:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    c93c:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    c93e:	07da      	lsls	r2, r3, #31
    c940:	d40a      	bmi.n	c958 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    c942:	4628      	mov	r0, r5
    c944:	f7ff ff7e 	bl	c844 <free_list_remove>
	return c + chunk_size(h, c);
    c948:	4621      	mov	r1, r4
    c94a:	4628      	mov	r0, r5
    c94c:	f7ff ff31 	bl	c7b2 <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    c950:	1822      	adds	r2, r4, r0
    c952:	4628      	mov	r0, r5
    c954:	f7ff ffba 	bl	c8cc <merge_chunks>
		return ((uint16_t *)cmem)[f];
    c958:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    c95c:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    c95e:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    c962:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    c964:	07db      	lsls	r3, r3, #31
    c966:	d40c      	bmi.n	c982 <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    c968:	4628      	mov	r0, r5
    c96a:	f7ff ff6b 	bl	c844 <free_list_remove>
		return ((uint16_t *)cmem)[f];
    c96e:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    c972:	4622      	mov	r2, r4
    c974:	1a61      	subs	r1, r4, r1
    c976:	4628      	mov	r0, r5
    c978:	f7ff ffa8 	bl	c8cc <merge_chunks>
    c97c:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    c980:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    c982:	4621      	mov	r1, r4
    c984:	4628      	mov	r0, r5
}
    c986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    c98a:	f7ff bf17 	b.w	c7bc <free_list_add>

0000c98e <sys_heap_free>:
	if (mem == NULL) {
    c98e:	b161      	cbz	r1, c9aa <sys_heap_free+0x1c>
    c990:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    c992:	3904      	subs	r1, #4
    c994:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
    c996:	f021 0307 	bic.w	r3, r1, #7
    c99a:	4403      	add	r3, r0
	free_chunk(h, c);
    c99c:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    c99e:	885a      	ldrh	r2, [r3, #2]
    c9a0:	f022 0201 	bic.w	r2, r2, #1
    c9a4:	805a      	strh	r2, [r3, #2]
    c9a6:	f7ff bfc1 	b.w	c92c <free_chunk>
}
    c9aa:	4770      	bx	lr

0000c9ac <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    c9ac:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    c9ae:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    c9b0:	b909      	cbnz	r1, c9b6 <sys_heap_alloc+0xa>
		return NULL;
    c9b2:	2000      	movs	r0, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    c9b4:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    c9b6:	68ab      	ldr	r3, [r5, #8]
    c9b8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    c9bc:	d9f9      	bls.n	c9b2 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    c9be:	310b      	adds	r1, #11
    c9c0:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    c9c2:	4621      	mov	r1, r4
    c9c4:	4628      	mov	r0, r5
    c9c6:	f7ff ff4a 	bl	c85e <alloc_chunk>
	if (c == 0U) {
    c9ca:	4606      	mov	r6, r0
    c9cc:	2800      	cmp	r0, #0
    c9ce:	d0f0      	beq.n	c9b2 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    c9d0:	4601      	mov	r1, r0
    c9d2:	4628      	mov	r0, r5
    c9d4:	f7ff feed 	bl	c7b2 <chunk_size>
    c9d8:	42a0      	cmp	r0, r4
    c9da:	d907      	bls.n	c9ec <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
    c9dc:	1932      	adds	r2, r6, r4
    c9de:	4628      	mov	r0, r5
    c9e0:	f7ff ff8a 	bl	c8f8 <split_chunks>
		free_list_add(h, c + chunk_sz);
    c9e4:	4611      	mov	r1, r2
    c9e6:	4628      	mov	r0, r5
    c9e8:	f7ff fee8 	bl	c7bc <free_list_add>
	void *cmem = &buf[c];
    c9ec:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    c9f0:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    c9f2:	8853      	ldrh	r3, [r2, #2]
    c9f4:	f043 0301 	orr.w	r3, r3, #1
    c9f8:	8053      	strh	r3, [r2, #2]
    c9fa:	3004      	adds	r0, #4
	return mem;
    c9fc:	e7da      	b.n	c9b4 <sys_heap_alloc+0x8>

0000c9fe <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    c9fe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ca02:	f101 39ff 	add.w	r9, r1, #4294967295
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    ca06:	ea19 0901 	ands.w	r9, r9, r1
	struct z_heap *h = heap->heap;
    ca0a:	6806      	ldr	r6, [r0, #0]
{
    ca0c:	460f      	mov	r7, r1
    ca0e:	4614      	mov	r4, r2
	if (align != rew) {
    ca10:	d00c      	beq.n	ca2c <sys_heap_aligned_alloc+0x2e>
	rew = align & -align;
    ca12:	424b      	negs	r3, r1
    ca14:	400b      	ands	r3, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    ca16:	2b04      	cmp	r3, #4
    ca18:	461a      	mov	r2, r3
    ca1a:	464f      	mov	r7, r9
    ca1c:	bf28      	it	cs
    ca1e:	2204      	movcs	r2, #4
	rew = align & -align;
    ca20:	4699      	mov	r9, r3
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    ca22:	b964      	cbnz	r4, ca3e <sys_heap_aligned_alloc+0x40>
		return NULL;
    ca24:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    ca26:	4628      	mov	r0, r5
    ca28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    ca2c:	2904      	cmp	r1, #4
    ca2e:	d804      	bhi.n	ca3a <sys_heap_aligned_alloc+0x3c>
}
    ca30:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    ca34:	4611      	mov	r1, r2
    ca36:	f7ff bfb9 	b.w	c9ac <sys_heap_alloc>
		gap = chunk_header_bytes(h);
    ca3a:	2204      	movs	r2, #4
    ca3c:	e7f1      	b.n	ca22 <sys_heap_aligned_alloc+0x24>
	if (bytes == 0 || size_too_big(h, bytes)) {
    ca3e:	68b3      	ldr	r3, [r6, #8]
    ca40:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    ca44:	d9ee      	bls.n	ca24 <sys_heap_aligned_alloc+0x26>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ca46:	f104 010b 	add.w	r1, r4, #11
    ca4a:	4439      	add	r1, r7
    ca4c:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    ca4e:	08c9      	lsrs	r1, r1, #3
    ca50:	4630      	mov	r0, r6
    ca52:	f7ff ff04 	bl	c85e <alloc_chunk>
	if (c0 == 0) {
    ca56:	4680      	mov	r8, r0
    ca58:	2800      	cmp	r0, #0
    ca5a:	d0e3      	beq.n	ca24 <sys_heap_aligned_alloc+0x26>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    ca5c:	f109 0504 	add.w	r5, r9, #4
    ca60:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    ca64:	1e7b      	subs	r3, r7, #1
    ca66:	4435      	add	r5, r6
    ca68:	441d      	add	r5, r3
    ca6a:	427f      	negs	r7, r7
    ca6c:	403d      	ands	r5, r7
    ca6e:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    ca72:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    ca74:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    ca76:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    ca78:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    ca7a:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    ca7e:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    ca80:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    ca84:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    ca88:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    ca8c:	d208      	bcs.n	caa0 <sys_heap_aligned_alloc+0xa2>
		split_chunks(h, c0, c);
    ca8e:	4601      	mov	r1, r0
    ca90:	463a      	mov	r2, r7
    ca92:	4630      	mov	r0, r6
    ca94:	f7ff ff30 	bl	c8f8 <split_chunks>
		free_list_add(h, c0);
    ca98:	4641      	mov	r1, r8
    ca9a:	4630      	mov	r0, r6
    ca9c:	f7ff fe8e 	bl	c7bc <free_list_add>
	return c + chunk_size(h, c);
    caa0:	4639      	mov	r1, r7
    caa2:	4630      	mov	r0, r6
    caa4:	f7ff fe85 	bl	c7b2 <chunk_size>
    caa8:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    caaa:	4284      	cmp	r4, r0
    caac:	d207      	bcs.n	cabe <sys_heap_aligned_alloc+0xc0>
		split_chunks(h, c, c_end);
    caae:	4630      	mov	r0, r6
    cab0:	4622      	mov	r2, r4
    cab2:	f7ff ff21 	bl	c8f8 <split_chunks>
		free_list_add(h, c_end);
    cab6:	4621      	mov	r1, r4
    cab8:	4630      	mov	r0, r6
    caba:	f7ff fe7f 	bl	c7bc <free_list_add>
	void *cmem = &buf[c];
    cabe:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cac2:	8873      	ldrh	r3, [r6, #2]
    cac4:	f043 0301 	orr.w	r3, r3, #1
    cac8:	8073      	strh	r3, [r6, #2]
    caca:	e7ac      	b.n	ca26 <sys_heap_aligned_alloc+0x28>

0000cacc <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    cacc:	3a04      	subs	r2, #4
{
    cace:	b4f0      	push	{r4, r5, r6, r7}
    cad0:	4604      	mov	r4, r0

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cad2:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cad4:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cad6:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cada:	f021 0107 	bic.w	r1, r1, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    cade:	1a0e      	subs	r6, r1, r0
    cae0:	08f3      	lsrs	r3, r6, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    cae2:	6020      	str	r0, [r4, #0]
	return 31 - __builtin_clz(usable_sz);
    cae4:	fab3 f283 	clz	r2, r3
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    cae8:	4604      	mov	r4, r0
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    caea:	f1c2 0524 	rsb	r5, r2, #36	; 0x24
	h->avail_buckets = 0;
    caee:	2700      	movs	r7, #0
	h->end_chunk = heap_sz;
    caf0:	6083      	str	r3, [r0, #8]
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    caf2:	00ad      	lsls	r5, r5, #2
	h->avail_buckets = 0;
    caf4:	f844 7f0c 	str.w	r7, [r4, #12]!
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    caf8:	3507      	adds	r5, #7
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    cafa:	f1c2 0220 	rsb	r2, r2, #32
    cafe:	08e9      	lsrs	r1, r5, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    cb00:	eb04 0282 	add.w	r2, r4, r2, lsl #2
		h->buckets[i].next = 0;
    cb04:	f844 7f04 	str.w	r7, [r4, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    cb08:	4294      	cmp	r4, r2
    cb0a:	d1fb      	bne.n	cb04 <sys_heap_init+0x38>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cb0c:	004a      	lsls	r2, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cb0e:	f042 0201 	orr.w	r2, r2, #1
    cb12:	8042      	strh	r2, [r0, #2]
		((uint16_t *)cmem)[f] = val;
    cb14:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    cb18:	1a5a      	subs	r2, r3, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cb1a:	0055      	lsls	r5, r2, #1
		((uint16_t *)cmem)[f] = val;
    cb1c:	8007      	strh	r7, [r0, #0]
    cb1e:	8065      	strh	r5, [r4, #2]
    cb20:	1984      	adds	r4, r0, r6
    cb22:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    cb26:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    cb2a:	8067      	strh	r7, [r4, #2]
    cb2c:	5382      	strh	r2, [r0, r6]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cb2e:	885a      	ldrh	r2, [r3, #2]
    cb30:	f042 0201 	orr.w	r2, r2, #1
    cb34:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    cb36:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
    cb38:	f7ff be40 	b.w	c7bc <free_list_add>

0000cb3c <sys_slist_find_and_remove>:
	return list->head;
    cb3c:	6803      	ldr	r3, [r0, #0]
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    cb3e:	2200      	movs	r2, #0
    cb40:	b90b      	cbnz	r3, cb46 <sys_slist_find_and_remove+0xa>
    cb42:	4618      	mov	r0, r3
    cb44:	4770      	bx	lr
    cb46:	428b      	cmp	r3, r1
    cb48:	d110      	bne.n	cb6c <sys_slist_find_and_remove+0x30>
	return node->next;
    cb4a:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
    cb4c:	b942      	cbnz	r2, cb60 <sys_slist_find_and_remove+0x24>
    cb4e:	6842      	ldr	r2, [r0, #4]
	list->head = node;
    cb50:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
    cb52:	4291      	cmp	r1, r2
    cb54:	d100      	bne.n	cb58 <sys_slist_find_and_remove+0x1c>
	list->tail = node;
    cb56:	6043      	str	r3, [r0, #4]
	parent->next = child;
    cb58:	2300      	movs	r3, #0
    cb5a:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    cb5c:	2001      	movs	r0, #1
Z_GENLIST_REMOVE(slist, snode)
    cb5e:	4770      	bx	lr
	parent->next = child;
    cb60:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    cb62:	6843      	ldr	r3, [r0, #4]
    cb64:	4299      	cmp	r1, r3
	list->tail = node;
    cb66:	bf08      	it	eq
    cb68:	6042      	streq	r2, [r0, #4]
}
    cb6a:	e7f5      	b.n	cb58 <sys_slist_find_and_remove+0x1c>
	return node->next;
    cb6c:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    cb6e:	681b      	ldr	r3, [r3, #0]
    cb70:	e7e6      	b.n	cb40 <sys_slist_find_and_remove+0x4>

0000cb72 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cb72:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    cb74:	f013 0307 	ands.w	r3, r3, #7
    cb78:	d105      	bne.n	cb86 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    cb7a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    cb7c:	2b00      	cmp	r3, #0
    cb7e:	bf0c      	ite	eq
    cb80:	2000      	moveq	r0, #0
    cb82:	2003      	movne	r0, #3
    cb84:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    cb86:	2b02      	cmp	r3, #2
    cb88:	d105      	bne.n	cb96 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    cb8a:	8b40      	ldrh	r0, [r0, #26]
    cb8c:	fab0 f080 	clz	r0, r0
    cb90:	0940      	lsrs	r0, r0, #5
    cb92:	0080      	lsls	r0, r0, #2
    cb94:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    cb96:	2b01      	cmp	r3, #1
    cb98:	d105      	bne.n	cba6 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    cb9a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    cb9c:	2b00      	cmp	r3, #0
    cb9e:	bf0c      	ite	eq
    cba0:	2000      	moveq	r0, #0
    cba2:	2005      	movne	r0, #5
    cba4:	4770      	bx	lr
	int evt = EVT_NOP;
    cba6:	2000      	movs	r0, #0
}
    cba8:	4770      	bx	lr

0000cbaa <validate_args>:
{
    cbaa:	b510      	push	{r4, lr}
    cbac:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    cbae:	b100      	cbz	r0, cbb2 <validate_args+0x8>
    cbb0:	b911      	cbnz	r1, cbb8 <validate_args+0xe>
		return -EINVAL;
    cbb2:	f06f 0015 	mvn.w	r0, #21
}
    cbb6:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    cbb8:	1d08      	adds	r0, r1, #4
    cbba:	f000 f8d6 	bl	cd6a <sys_notify_validate>
	if ((rv == 0)
    cbbe:	2800      	cmp	r0, #0
    cbc0:	d1f9      	bne.n	cbb6 <validate_args+0xc>
	    && ((cli->notify.flags
    cbc2:	68a3      	ldr	r3, [r4, #8]
    cbc4:	2b03      	cmp	r3, #3
    cbc6:	d9f6      	bls.n	cbb6 <validate_args+0xc>
    cbc8:	e7f3      	b.n	cbb2 <validate_args+0x8>

0000cbca <notify_one>:
{
    cbca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cbce:	460d      	mov	r5, r1
    cbd0:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    cbd2:	4619      	mov	r1, r3
    cbd4:	1d28      	adds	r0, r5, #4
{
    cbd6:	4690      	mov	r8, r2
    cbd8:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    cbda:	f000 f8d7 	bl	cd8c <sys_notify_finalize>
	if (cb) {
    cbde:	4604      	mov	r4, r0
    cbe0:	b138      	cbz	r0, cbf2 <notify_one+0x28>
		cb(mgr, cli, state, res);
    cbe2:	4633      	mov	r3, r6
    cbe4:	4642      	mov	r2, r8
    cbe6:	4629      	mov	r1, r5
    cbe8:	4638      	mov	r0, r7
    cbea:	46a4      	mov	ip, r4
}
    cbec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    cbf0:	4760      	bx	ip
}
    cbf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000cbf6 <transition_complete>:
{
    cbf6:	b410      	push	{r4}
	__asm__ volatile(
    cbf8:	f04f 0440 	mov.w	r4, #64	; 0x40
    cbfc:	f3ef 8211 	mrs	r2, BASEPRI
    cc00:	f384 8812 	msr	BASEPRI_MAX, r4
    cc04:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    cc08:	6141      	str	r1, [r0, #20]
}
    cc0a:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    cc0c:	2101      	movs	r1, #1
    cc0e:	f7f4 be95 	b.w	193c <process_event>

0000cc12 <onoff_manager_init>:
{
    cc12:	b538      	push	{r3, r4, r5, lr}
    cc14:	460c      	mov	r4, r1
	if ((mgr == NULL)
    cc16:	4605      	mov	r5, r0
    cc18:	b158      	cbz	r0, cc32 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    cc1a:	b151      	cbz	r1, cc32 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    cc1c:	680b      	ldr	r3, [r1, #0]
    cc1e:	b143      	cbz	r3, cc32 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    cc20:	684b      	ldr	r3, [r1, #4]
    cc22:	b133      	cbz	r3, cc32 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    cc24:	221c      	movs	r2, #28
    cc26:	2100      	movs	r1, #0
    cc28:	f000 fcb5 	bl	d596 <memset>
    cc2c:	612c      	str	r4, [r5, #16]
	return 0;
    cc2e:	2000      	movs	r0, #0
}
    cc30:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    cc32:	f06f 0015 	mvn.w	r0, #21
    cc36:	e7fb      	b.n	cc30 <onoff_manager_init+0x1e>

0000cc38 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    cc38:	b570      	push	{r4, r5, r6, lr}
    cc3a:	4605      	mov	r5, r0
    cc3c:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    cc3e:	f7ff ffb4 	bl	cbaa <validate_args>

	if (rv < 0) {
    cc42:	1e04      	subs	r4, r0, #0
    cc44:	db15      	blt.n	cc72 <onoff_request+0x3a>
    cc46:	f04f 0340 	mov.w	r3, #64	; 0x40
    cc4a:	f3ef 8211 	mrs	r2, BASEPRI
    cc4e:	f383 8812 	msr	BASEPRI_MAX, r3
    cc52:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    cc56:	8b6b      	ldrh	r3, [r5, #26]
    cc58:	8b2c      	ldrh	r4, [r5, #24]
    cc5a:	f64f 71ff 	movw	r1, #65535	; 0xffff
    cc5e:	428b      	cmp	r3, r1
    cc60:	f004 0407 	and.w	r4, r4, #7
    cc64:	d107      	bne.n	cc76 <onoff_request+0x3e>
	__asm__ volatile(
    cc66:	f382 8811 	msr	BASEPRI, r2
    cc6a:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    cc6e:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    cc72:	4620      	mov	r0, r4
    cc74:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    cc76:	2c02      	cmp	r4, #2
    cc78:	d10c      	bne.n	cc94 <onoff_request+0x5c>
		mgr->refs += 1U;
    cc7a:	3301      	adds	r3, #1
    cc7c:	836b      	strh	r3, [r5, #26]
    cc7e:	f382 8811 	msr	BASEPRI, r2
    cc82:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    cc86:	2300      	movs	r3, #0
    cc88:	4622      	mov	r2, r4
    cc8a:	4631      	mov	r1, r6
    cc8c:	4628      	mov	r0, r5
    cc8e:	f7ff ff9c 	bl	cbca <notify_one>
    cc92:	e7ee      	b.n	cc72 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    cc94:	2c06      	cmp	r4, #6
    cc96:	d814      	bhi.n	ccc2 <onoff_request+0x8a>
    cc98:	e8df f004 	tbb	[pc, r4]
    cc9c:	13131304 	.word	0x13131304
    cca0:	1a04      	.short	0x1a04
    cca2:	04          	.byte	0x04
    cca3:	00          	.byte	0x00
	parent->next = child;
    cca4:	2300      	movs	r3, #0
    cca6:	6033      	str	r3, [r6, #0]
	return list->tail;
    cca8:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    ccaa:	b93b      	cbnz	r3, ccbc <onoff_request+0x84>
	list->head = node;
    ccac:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    ccb0:	b9ac      	cbnz	r4, ccde <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    ccb2:	2102      	movs	r1, #2
    ccb4:	4628      	mov	r0, r5
    ccb6:	f7f4 fe41 	bl	193c <process_event>
    ccba:	e7da      	b.n	cc72 <onoff_request+0x3a>
	parent->next = child;
    ccbc:	601e      	str	r6, [r3, #0]
	list->tail = node;
    ccbe:	606e      	str	r6, [r5, #4]
}
    ccc0:	e7f6      	b.n	ccb0 <onoff_request+0x78>
    ccc2:	f382 8811 	msr	BASEPRI, r2
    ccc6:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    ccca:	f06f 0404 	mvn.w	r4, #4
    ccce:	e7d0      	b.n	cc72 <onoff_request+0x3a>
    ccd0:	f382 8811 	msr	BASEPRI, r2
    ccd4:	f3bf 8f6f 	isb	sy
    ccd8:	f06f 0485 	mvn.w	r4, #133	; 0x85
    ccdc:	e7c9      	b.n	cc72 <onoff_request+0x3a>
    ccde:	f382 8811 	msr	BASEPRI, r2
    cce2:	f3bf 8f6f 	isb	sy
		if (notify) {
    cce6:	e7c4      	b.n	cc72 <onoff_request+0x3a>

0000cce8 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    cce8:	b510      	push	{r4, lr}
	__asm__ volatile(
    ccea:	f04f 0340 	mov.w	r3, #64	; 0x40
    ccee:	f3ef 8211 	mrs	r2, BASEPRI
    ccf2:	f383 8812 	msr	BASEPRI_MAX, r3
    ccf6:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    ccfa:	8b04      	ldrh	r4, [r0, #24]
    ccfc:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    cd00:	2c02      	cmp	r4, #2
    cd02:	d00a      	beq.n	cd1a <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    cd04:	2c01      	cmp	r4, #1
    cd06:	bf0c      	ite	eq
    cd08:	f06f 0004 	mvneq.w	r0, #4
    cd0c:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    cd10:	f382 8811 	msr	BASEPRI, r2
    cd14:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    cd18:	e008      	b.n	cd2c <onoff_release+0x44>
	mgr->refs -= 1U;
    cd1a:	8b43      	ldrh	r3, [r0, #26]
    cd1c:	3b01      	subs	r3, #1
    cd1e:	b29b      	uxth	r3, r3
    cd20:	8343      	strh	r3, [r0, #26]
	if (stop) {
    cd22:	b923      	cbnz	r3, cd2e <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    cd24:	4621      	mov	r1, r4
    cd26:	f7f4 fe09 	bl	193c <process_event>
	int rv = state;
    cd2a:	4620      	mov	r0, r4
}
    cd2c:	bd10      	pop	{r4, pc}
	int rv = state;
    cd2e:	4620      	mov	r0, r4
    cd30:	e7ee      	b.n	cd10 <onoff_release+0x28>

0000cd32 <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
    cd32:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
    cd34:	b1b0      	cbz	r0, cd64 <onoff_cancel+0x32>
    cd36:	b1a9      	cbz	r1, cd64 <onoff_cancel+0x32>
	__asm__ volatile(
    cd38:	f04f 0240 	mov.w	r2, #64	; 0x40
    cd3c:	f3ef 8511 	mrs	r5, BASEPRI
    cd40:	f382 8812 	msr	BASEPRI_MAX, r2
    cd44:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cd48:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
    cd4a:	f7ff fef7 	bl	cb3c <sys_slist_find_and_remove>
    cd4e:	b130      	cbz	r0, cd5e <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
    cd50:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
    cd54:	f385 8811 	msr	BASEPRI, r5
    cd58:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
    cd5c:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
    cd5e:	f06f 0077 	mvn.w	r0, #119	; 0x77
    cd62:	e7f7      	b.n	cd54 <onoff_cancel+0x22>
		return -EINVAL;
    cd64:	f06f 0015 	mvn.w	r0, #21
    cd68:	e7f8      	b.n	cd5c <onoff_cancel+0x2a>

0000cd6a <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    cd6a:	4603      	mov	r3, r0
    cd6c:	b158      	cbz	r0, cd86 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    cd6e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    cd70:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    cd74:	2a01      	cmp	r2, #1
    cd76:	d003      	beq.n	cd80 <sys_notify_validate+0x16>
    cd78:	2a03      	cmp	r2, #3
    cd7a:	d104      	bne.n	cd86 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    cd7c:	6802      	ldr	r2, [r0, #0]
    cd7e:	b112      	cbz	r2, cd86 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    cd80:	2000      	movs	r0, #0
    cd82:	6098      	str	r0, [r3, #8]
    cd84:	4770      	bx	lr
    cd86:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    cd8a:	4770      	bx	lr

0000cd8c <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    cd8c:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    cd8e:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    cd90:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    cd94:	2a03      	cmp	r2, #3
    cd96:	f04f 0200 	mov.w	r2, #0
{
    cd9a:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    cd9c:	bf0c      	ite	eq
    cd9e:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    cda0:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    cda2:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    cda4:	4770      	bx	lr

0000cda6 <encode_uint>:
{
    cda6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cdaa:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    cdac:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    cdae:	2b6f      	cmp	r3, #111	; 0x6f
{
    cdb0:	4680      	mov	r8, r0
    cdb2:	460f      	mov	r7, r1
    cdb4:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    cdb6:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    cdba:	d029      	beq.n	ce10 <encode_uint+0x6a>
    cdbc:	d824      	bhi.n	ce08 <encode_uint+0x62>
		return 10;
    cdbe:	2b58      	cmp	r3, #88	; 0x58
    cdc0:	bf0c      	ite	eq
    cdc2:	2610      	moveq	r6, #16
    cdc4:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    cdc6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    cdca:	4632      	mov	r2, r6
    cdcc:	2300      	movs	r3, #0
    cdce:	4640      	mov	r0, r8
    cdd0:	4639      	mov	r1, r7
    cdd2:	f7f3 f985 	bl	e0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    cdd6:	2a09      	cmp	r2, #9
    cdd8:	b2d4      	uxtb	r4, r2
    cdda:	d81e      	bhi.n	ce1a <encode_uint+0x74>
    cddc:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    cdde:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    cde0:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    cde2:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    cde6:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    cdea:	d301      	bcc.n	cdf0 <encode_uint+0x4a>
    cdec:	45d1      	cmp	r9, sl
    cdee:	d811      	bhi.n	ce14 <encode_uint+0x6e>
	if (conv->flag_hash) {
    cdf0:	782b      	ldrb	r3, [r5, #0]
    cdf2:	069b      	lsls	r3, r3, #26
    cdf4:	d505      	bpl.n	ce02 <encode_uint+0x5c>
		if (radix == 8) {
    cdf6:	2e08      	cmp	r6, #8
    cdf8:	d115      	bne.n	ce26 <encode_uint+0x80>
			conv->altform_0 = true;
    cdfa:	78ab      	ldrb	r3, [r5, #2]
    cdfc:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    ce00:	70ab      	strb	r3, [r5, #2]
}
    ce02:	4648      	mov	r0, r9
    ce04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    ce08:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    ce0c:	2b70      	cmp	r3, #112	; 0x70
    ce0e:	e7d7      	b.n	cdc0 <encode_uint+0x1a>
	switch (specifier) {
    ce10:	2608      	movs	r6, #8
    ce12:	e7d8      	b.n	cdc6 <encode_uint+0x20>
		value /= radix;
    ce14:	4680      	mov	r8, r0
    ce16:	460f      	mov	r7, r1
    ce18:	e7d7      	b.n	cdca <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    ce1a:	f1bb 0f19 	cmp.w	fp, #25
    ce1e:	bf94      	ite	ls
    ce20:	3437      	addls	r4, #55	; 0x37
    ce22:	3457      	addhi	r4, #87	; 0x57
    ce24:	e7db      	b.n	cdde <encode_uint+0x38>
		} else if (radix == 16) {
    ce26:	2e10      	cmp	r6, #16
    ce28:	d1eb      	bne.n	ce02 <encode_uint+0x5c>
			conv->altform_0c = true;
    ce2a:	78ab      	ldrb	r3, [r5, #2]
    ce2c:	f043 0310 	orr.w	r3, r3, #16
    ce30:	e7e6      	b.n	ce00 <encode_uint+0x5a>

0000ce32 <outs>:
{
    ce32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ce36:	4607      	mov	r7, r0
    ce38:	4688      	mov	r8, r1
    ce3a:	4615      	mov	r5, r2
    ce3c:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    ce3e:	4614      	mov	r4, r2
    ce40:	42b4      	cmp	r4, r6
    ce42:	d305      	bcc.n	ce50 <outs+0x1e>
    ce44:	b10e      	cbz	r6, ce4a <outs+0x18>
	return (int)count;
    ce46:	1b60      	subs	r0, r4, r5
    ce48:	e008      	b.n	ce5c <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    ce4a:	7823      	ldrb	r3, [r4, #0]
    ce4c:	2b00      	cmp	r3, #0
    ce4e:	d0fa      	beq.n	ce46 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    ce50:	f814 0b01 	ldrb.w	r0, [r4], #1
    ce54:	4641      	mov	r1, r8
    ce56:	47b8      	blx	r7
		if (rc < 0) {
    ce58:	2800      	cmp	r0, #0
    ce5a:	daf1      	bge.n	ce40 <outs+0xe>
}
    ce5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ce60 <free_space>:
 * @retval true when space was calculated until end of buffer (and there might
 * be more space available after wrapping.
 * @retval false When result is total free space.
 */
static inline bool free_space(struct mpsc_pbuf_buffer *buffer, uint32_t *res)
{
    ce60:	b510      	push	{r4, lr}
	if (buffer->flags & MPSC_PBUF_FULL) {
    ce62:	6903      	ldr	r3, [r0, #16]
{
    ce64:	4602      	mov	r2, r0
	if (buffer->flags & MPSC_PBUF_FULL) {
    ce66:	f013 0008 	ands.w	r0, r3, #8
    ce6a:	d109      	bne.n	ce80 <free_space+0x20>
		*res = 0;
		return false;
	}

	if (buffer->rd_idx > buffer->tmp_wr_idx) {
    ce6c:	6813      	ldr	r3, [r2, #0]
    ce6e:	68d4      	ldr	r4, [r2, #12]
    ce70:	429c      	cmp	r4, r3
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
		return false;
	}
	*res = buffer->size - buffer->tmp_wr_idx;
    ce72:	bf97      	itett	ls
    ce74:	6a12      	ldrls	r2, [r2, #32]
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
    ce76:	1ae3      	subhi	r3, r4, r3
	*res = buffer->size - buffer->tmp_wr_idx;
    ce78:	1ad3      	subls	r3, r2, r3

	return true;
    ce7a:	2001      	movls	r0, #1
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
    ce7c:	600b      	str	r3, [r1, #0]
}
    ce7e:	bd10      	pop	{r4, pc}
    ce80:	2300      	movs	r3, #0
		return false;
    ce82:	4618      	mov	r0, r3
    ce84:	e7fa      	b.n	ce7c <free_space+0x1c>

0000ce86 <get_usage>:

	return false;
}

static inline uint32_t get_usage(struct mpsc_pbuf_buffer *buffer)
{
    ce86:	b513      	push	{r0, r1, r4, lr}
	uint32_t f;

	if (free_space(buffer, &f)) {
    ce88:	a901      	add	r1, sp, #4
{
    ce8a:	4604      	mov	r4, r0
	if (free_space(buffer, &f)) {
    ce8c:	f7ff ffe8 	bl	ce60 <free_space>
    ce90:	b120      	cbz	r0, ce9c <get_usage+0x16>
		f += (buffer->rd_idx - 1);
    ce92:	9b01      	ldr	r3, [sp, #4]
    ce94:	68e2      	ldr	r2, [r4, #12]
    ce96:	3b01      	subs	r3, #1
    ce98:	4413      	add	r3, r2
    ce9a:	9301      	str	r3, [sp, #4]
	}

	return buffer->size - 1 - f;
    ce9c:	6a20      	ldr	r0, [r4, #32]
    ce9e:	9b01      	ldr	r3, [sp, #4]
    cea0:	1ac0      	subs	r0, r0, r3
}
    cea2:	3801      	subs	r0, #1
    cea4:	b002      	add	sp, #8
    cea6:	bd10      	pop	{r4, pc}

0000cea8 <idx_inc>:
	return !item->hdr.valid && !item->hdr.busy;
}

static inline uint32_t idx_inc(struct mpsc_pbuf_buffer *buffer,
				uint32_t idx, int32_t val)
{
    cea8:	b510      	push	{r4, lr}
    ceaa:	4604      	mov	r4, r0
	uint32_t i = idx + val;
    ceac:	1850      	adds	r0, r2, r1

	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    ceae:	6922      	ldr	r2, [r4, #16]
		return i & (buffer->size - 1);
    ceb0:	6a23      	ldr	r3, [r4, #32]
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    ceb2:	07d2      	lsls	r2, r2, #31
    ceb4:	d502      	bpl.n	cebc <idx_inc+0x14>
		return i & (buffer->size - 1);
    ceb6:	3b01      	subs	r3, #1
    ceb8:	4018      	ands	r0, r3
	}

	return (i >= buffer->size) ? i - buffer->size : i;
}
    ceba:	bd10      	pop	{r4, pc}
	return (i >= buffer->size) ? i - buffer->size : i;
    cebc:	4298      	cmp	r0, r3
    cebe:	bf28      	it	cs
    cec0:	1ac0      	subcs	r0, r0, r3
    cec2:	e7fa      	b.n	ceba <idx_inc+0x12>

0000cec4 <rd_idx_inc>:
		buffer->flags |= MPSC_PBUF_FULL;
	}
}

static void rd_idx_inc(struct mpsc_pbuf_buffer *buffer, int32_t wlen)
{
    cec4:	b510      	push	{r4, lr}
    cec6:	4604      	mov	r4, r0
    cec8:	460a      	mov	r2, r1
	buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    ceca:	68c1      	ldr	r1, [r0, #12]
    cecc:	f7ff ffec 	bl	cea8 <idx_inc>
	buffer->flags &= ~MPSC_PBUF_FULL;
    ced0:	6923      	ldr	r3, [r4, #16]
	buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    ced2:	60e0      	str	r0, [r4, #12]
	buffer->flags &= ~MPSC_PBUF_FULL;
    ced4:	f023 0308 	bic.w	r3, r3, #8
    ced8:	6123      	str	r3, [r4, #16]
}
    ceda:	bd10      	pop	{r4, pc}

0000cedc <add_skip_item>:

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
    cedc:	b538      	push	{r3, r4, r5, lr}
    cede:	460d      	mov	r5, r1
	union mpsc_pbuf_generic skip = {
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    cee0:	69c2      	ldr	r2, [r0, #28]
	union mpsc_pbuf_generic skip = {
    cee2:	008b      	lsls	r3, r1, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    cee4:	6801      	ldr	r1, [r0, #0]
	union mpsc_pbuf_generic skip = {
    cee6:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    ceea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
{
    ceee:	4604      	mov	r4, r0
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    cef0:	6801      	ldr	r1, [r0, #0]
    cef2:	462a      	mov	r2, r5
    cef4:	f7ff ffd8 	bl	cea8 <idx_inc>
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    cef8:	68e3      	ldr	r3, [r4, #12]
	tmp_wr_idx_inc(buffer, wlen);
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    cefa:	6861      	ldr	r1, [r4, #4]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    cefc:	6020      	str	r0, [r4, #0]
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    cefe:	4298      	cmp	r0, r3
		buffer->flags |= MPSC_PBUF_FULL;
    cf00:	bf02      	ittt	eq
    cf02:	6923      	ldreq	r3, [r4, #16]
    cf04:	f043 0308 	orreq.w	r3, r3, #8
    cf08:	6123      	streq	r3, [r4, #16]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    cf0a:	462a      	mov	r2, r5
    cf0c:	4620      	mov	r0, r4
    cf0e:	f7ff ffcb 	bl	cea8 <idx_inc>
    cf12:	6060      	str	r0, [r4, #4]
}
    cf14:	bd38      	pop	{r3, r4, r5, pc}

0000cf16 <drop_item_locked>:

static bool drop_item_locked(struct mpsc_pbuf_buffer *buffer,
			     uint32_t free_wlen,
			     union mpsc_pbuf_generic **item_to_drop,
			     uint32_t *tmp_wr_idx_shift)
{
    cf16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	union mpsc_pbuf_generic *item;
	uint32_t skip_wlen;

	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    cf1a:	68c7      	ldr	r7, [r0, #12]
    cf1c:	69c6      	ldr	r6, [r0, #28]
{
    cf1e:	469b      	mov	fp, r3
	if (item->hdr.busy && !item->hdr.valid) {
    cf20:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
    cf24:	f003 0303 	and.w	r3, r3, #3
    cf28:	2b02      	cmp	r3, #2
{
    cf2a:	4604      	mov	r4, r0
    cf2c:	4688      	mov	r8, r1
    cf2e:	4691      	mov	r9, r2
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    cf30:	eb06 0a87 	add.w	sl, r6, r7, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    cf34:	f04f 0300 	mov.w	r3, #0
    cf38:	d009      	beq.n	cf4e <drop_item_locked+0x38>
	skip_wlen = get_skip(item);
	*item_to_drop = NULL;
    cf3a:	6013      	str	r3, [r2, #0]
	*tmp_wr_idx_shift = 0;
    cf3c:	f8cb 3000 	str.w	r3, [fp]
		buffer->tmp_rd_idx = buffer->rd_idx;
		return true;
	}

	/* Other options for dropping available only in overwrite mode. */
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE)) {
    cf40:	6923      	ldr	r3, [r4, #16]
    cf42:	0799      	lsls	r1, r3, #30
    cf44:	d410      	bmi.n	cf68 <drop_item_locked+0x52>
		return false;
    cf46:	2000      	movs	r0, #0
		MPSC_PBUF_DBG(buffer, "no space: dropping packet %p (len: %d)",
			       item, rd_wlen);
	}

	return true;
}
    cf48:	b003      	add	sp, #12
    cf4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return item->skip.len;
    cf4e:	f856 1027 	ldr.w	r1, [r6, r7, lsl #2]
	*item_to_drop = NULL;
    cf52:	6013      	str	r3, [r2, #0]
	if (skip_wlen) {
    cf54:	0889      	lsrs	r1, r1, #2
	*tmp_wr_idx_shift = 0;
    cf56:	f8cb 3000 	str.w	r3, [fp]
	if (skip_wlen) {
    cf5a:	d0f1      	beq.n	cf40 <drop_item_locked+0x2a>
		rd_idx_inc(buffer, skip_wlen);
    cf5c:	f7ff ffb2 	bl	cec4 <rd_idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    cf60:	68e3      	ldr	r3, [r4, #12]
    cf62:	60a3      	str	r3, [r4, #8]
		return true;
    cf64:	2001      	movs	r0, #1
    cf66:	e7ef      	b.n	cf48 <drop_item_locked+0x32>
	uint32_t rd_wlen = buffer->get_wlen(item);
    cf68:	69a3      	ldr	r3, [r4, #24]
    cf6a:	4650      	mov	r0, sl
    cf6c:	4798      	blx	r3
	return item->hdr.valid;
    cf6e:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
	if (!is_valid(item)) {
    cf72:	07da      	lsls	r2, r3, #31
	uint32_t rd_wlen = buffer->get_wlen(item);
    cf74:	4605      	mov	r5, r0
	if (!is_valid(item)) {
    cf76:	d5e6      	bpl.n	cf46 <drop_item_locked+0x30>
	} else if (item->hdr.busy) {
    cf78:	f013 0302 	ands.w	r3, r3, #2
    cf7c:	d01d      	beq.n	cfba <drop_item_locked+0xa4>
		if (free_wlen) {
    cf7e:	f1b8 0f00 	cmp.w	r8, #0
    cf82:	d003      	beq.n	cf8c <drop_item_locked+0x76>
			add_skip_item(buffer, free_wlen);
    cf84:	4641      	mov	r1, r8
    cf86:	4620      	mov	r0, r4
    cf88:	f7ff ffa8 	bl	cedc <add_skip_item>
		buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    cf8c:	6861      	ldr	r1, [r4, #4]
    cf8e:	462a      	mov	r2, r5
    cf90:	4620      	mov	r0, r4
    cf92:	f7ff ff89 	bl	cea8 <idx_inc>
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    cf96:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
    cf9a:	4299      	cmp	r1, r3
		buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    cf9c:	6060      	str	r0, [r4, #4]
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    cf9e:	d104      	bne.n	cfaa <drop_item_locked+0x94>
			buffer->tmp_rd_idx = idx_inc(buffer, buffer->tmp_rd_idx, rd_wlen);
    cfa0:	462a      	mov	r2, r5
    cfa2:	4620      	mov	r0, r4
    cfa4:	f7ff ff80 	bl	cea8 <idx_inc>
    cfa8:	60a0      	str	r0, [r4, #8]
		buffer->tmp_wr_idx = buffer->tmp_rd_idx;
    cfaa:	68a3      	ldr	r3, [r4, #8]
    cfac:	6023      	str	r3, [r4, #0]
		buffer->rd_idx = buffer->tmp_rd_idx;
    cfae:	60e3      	str	r3, [r4, #12]
		buffer->flags |= MPSC_PBUF_FULL;
    cfb0:	6923      	ldr	r3, [r4, #16]
    cfb2:	f043 0308 	orr.w	r3, r3, #8
    cfb6:	6123      	str	r3, [r4, #16]
    cfb8:	e7d4      	b.n	cf64 <drop_item_locked+0x4e>
		rd_idx_inc(buffer, rd_wlen);
    cfba:	4601      	mov	r1, r0
    cfbc:	4620      	mov	r0, r4
    cfbe:	9301      	str	r3, [sp, #4]
    cfc0:	f7ff ff80 	bl	cec4 <rd_idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    cfc4:	68e2      	ldr	r2, [r4, #12]
    cfc6:	60a2      	str	r2, [r4, #8]
		if (free_wlen) {
    cfc8:	f1b8 0f00 	cmp.w	r8, #0
    cfcc:	d004      	beq.n	cfd8 <drop_item_locked+0xc2>
			buffer->buf[buffer->tmp_wr_idx] = invalid.raw;
    cfce:	6821      	ldr	r1, [r4, #0]
    cfd0:	69e2      	ldr	r2, [r4, #28]
    cfd2:	9b01      	ldr	r3, [sp, #4]
    cfd4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		*tmp_wr_idx_shift = rd_wlen + free_wlen;
    cfd8:	eb05 0208 	add.w	r2, r5, r8
    cfdc:	f8cb 2000 	str.w	r2, [fp]
		buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, *tmp_wr_idx_shift);
    cfe0:	6821      	ldr	r1, [r4, #0]
    cfe2:	4620      	mov	r0, r4
    cfe4:	f7ff ff60 	bl	cea8 <idx_inc>
		buffer->flags |= MPSC_PBUF_FULL;
    cfe8:	6923      	ldr	r3, [r4, #16]
		buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, *tmp_wr_idx_shift);
    cfea:	6020      	str	r0, [r4, #0]
		buffer->flags |= MPSC_PBUF_FULL;
    cfec:	f043 0308 	orr.w	r3, r3, #8
    cff0:	6123      	str	r3, [r4, #16]
		item->hdr.valid = 0;
    cff2:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
    cff6:	f36f 0300 	bfc	r3, #0, #1
    cffa:	f806 3027 	strb.w	r3, [r6, r7, lsl #2]
		*item_to_drop = item;
    cffe:	f8c9 a000 	str.w	sl, [r9]
		MPSC_PBUF_DBG(buffer, "no space: dropping packet %p (len: %d)",
    d002:	e7af      	b.n	cf64 <drop_item_locked+0x4e>

0000d004 <post_drop_action>:

static void post_drop_action(struct mpsc_pbuf_buffer *buffer,
			     uint32_t prev_tmp_wr_idx,
			     uint32_t tmp_wr_idx_shift)
{
    d004:	b570      	push	{r4, r5, r6, lr}
    d006:	4604      	mov	r4, r0
    d008:	4615      	mov	r5, r2
	uint32_t cmp_tmp_wr_idx = idx_inc(buffer, prev_tmp_wr_idx, tmp_wr_idx_shift);
    d00a:	f7ff ff4d 	bl	cea8 <idx_inc>

	if (cmp_tmp_wr_idx == buffer->tmp_wr_idx) {
    d00e:	6823      	ldr	r3, [r4, #0]
    d010:	4283      	cmp	r3, r0
    d012:	d105      	bne.n	d020 <post_drop_action+0x1c>
		/* Operation not interrupted by another alloc. */
		buffer->tmp_wr_idx = prev_tmp_wr_idx;
		buffer->flags &= ~MPSC_PBUF_FULL;
    d014:	6923      	ldr	r3, [r4, #16]
		buffer->tmp_wr_idx = prev_tmp_wr_idx;
    d016:	6021      	str	r1, [r4, #0]
		buffer->flags &= ~MPSC_PBUF_FULL;
    d018:	f023 0308 	bic.w	r3, r3, #8
    d01c:	6123      	str	r3, [r4, #16]
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
	buffer->wr_idx = idx_inc(buffer,
				 buffer->wr_idx,
				 tmp_wr_idx_shift);
	/* full flag? */
}
    d01e:	bd70      	pop	{r4, r5, r6, pc}
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
    d020:	69e2      	ldr	r2, [r4, #28]
	union mpsc_pbuf_generic skip = {
    d022:	00ab      	lsls	r3, r5, #2
    d024:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
    d028:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	buffer->wr_idx = idx_inc(buffer,
    d02c:	4620      	mov	r0, r4
    d02e:	6861      	ldr	r1, [r4, #4]
    d030:	462a      	mov	r2, r5
    d032:	f7ff ff39 	bl	cea8 <idx_inc>
    d036:	6060      	str	r0, [r4, #4]
    d038:	e7f1      	b.n	d01e <post_drop_action+0x1a>

0000d03a <max_utilization_update>:
{
    d03a:	b538      	push	{r3, r4, r5, lr}
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    d03c:	6903      	ldr	r3, [r0, #16]
    d03e:	075b      	lsls	r3, r3, #29
{
    d040:	4604      	mov	r4, r0
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    d042:	d506      	bpl.n	d052 <max_utilization_update+0x18>
	buffer->max_usage = MAX(buffer->max_usage, get_usage(buffer));
    d044:	6a45      	ldr	r5, [r0, #36]	; 0x24
    d046:	f7ff ff1e 	bl	ce86 <get_usage>
    d04a:	4285      	cmp	r5, r0
    d04c:	bf2c      	ite	cs
    d04e:	6265      	strcs	r5, [r4, #36]	; 0x24
    d050:	6260      	strcc	r0, [r4, #36]	; 0x24
}
    d052:	bd38      	pop	{r3, r4, r5, pc}

0000d054 <mpsc_pbuf_init>:
{
    d054:	b538      	push	{r3, r4, r5, lr}
    d056:	460d      	mov	r5, r1
    d058:	4604      	mov	r4, r0
	memset(buffer, 0, offsetof(struct mpsc_pbuf_buffer, buf));
    d05a:	221c      	movs	r2, #28
    d05c:	2100      	movs	r1, #0
    d05e:	f000 fa9a 	bl	d596 <memset>
	buffer->get_wlen = cfg->get_wlen;
    d062:	68eb      	ldr	r3, [r5, #12]
    d064:	61a3      	str	r3, [r4, #24]
	buffer->notify_drop = cfg->notify_drop;
    d066:	68ab      	ldr	r3, [r5, #8]
    d068:	6163      	str	r3, [r4, #20]
	buffer->buf = cfg->buf;
    d06a:	682b      	ldr	r3, [r5, #0]
    d06c:	61e3      	str	r3, [r4, #28]
	buffer->size = cfg->size;
    d06e:	686b      	ldr	r3, [r5, #4]
    d070:	6223      	str	r3, [r4, #32]
	buffer->max_usage = 0;
    d072:	2200      	movs	r2, #0
    d074:	6262      	str	r2, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
    d076:	692a      	ldr	r2, [r5, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return IS_POWER_OF_TWO(x);
    d078:	b123      	cbz	r3, d084 <mpsc_pbuf_init+0x30>
    d07a:	1e59      	subs	r1, r3, #1
    d07c:	4219      	tst	r1, r3
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
    d07e:	bf08      	it	eq
    d080:	f042 0201 	orreq.w	r2, r2, #1
	buffer->flags = cfg->flags;
    d084:	6122      	str	r2, [r4, #16]
	return z_impl_k_sem_init(sem, initial_count, limit);
    d086:	2201      	movs	r2, #1
    d088:	f104 0028 	add.w	r0, r4, #40	; 0x28
    d08c:	2100      	movs	r1, #0
}
    d08e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    d092:	f001 b89a 	b.w	e1ca <z_impl_k_sem_init>

0000d096 <mpsc_pbuf_alloc>:
	} while (cont);
}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
    d096:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d09a:	b087      	sub	sp, #28
	union mpsc_pbuf_generic *item = NULL;
	union mpsc_pbuf_generic *dropped_item = NULL;
    d09c:	2500      	movs	r5, #0
{
    d09e:	9300      	str	r3, [sp, #0]
	uint32_t tmp_wr_idx_shift = 0;
	uint32_t tmp_wr_idx_val = 0;

	MPSC_PBUF_DBG(buffer, "alloc %d words", (int)wlen);

	if (wlen > (buffer->size)) {
    d0a0:	6a03      	ldr	r3, [r0, #32]
	union mpsc_pbuf_generic *dropped_item = NULL;
    d0a2:	9503      	str	r5, [sp, #12]
	if (wlen > (buffer->size)) {
    d0a4:	428b      	cmp	r3, r1
{
    d0a6:	4604      	mov	r4, r0
    d0a8:	460e      	mov	r6, r1
    d0aa:	4692      	mov	sl, r2
	uint32_t tmp_wr_idx_shift = 0;
    d0ac:	9505      	str	r5, [sp, #20]
		MPSC_PBUF_DBG(buffer, "Failed to alloc");
		return NULL;
    d0ae:	46a9      	mov	r9, r5
	if (wlen > (buffer->size)) {
    d0b0:	d33a      	bcc.n	d128 <mpsc_pbuf_alloc+0x92>
	__asm__ volatile(
    d0b2:	f04f 0340 	mov.w	r3, #64	; 0x40
    d0b6:	f3ef 8b11 	mrs	fp, BASEPRI
    d0ba:	f383 8812 	msr	BASEPRI_MAX, r3
    d0be:	f3bf 8f6f 	isb	sy
	do {
		k_spinlock_key_t key;
		bool wrap;

		key = k_spin_lock(&buffer->lock);
		if (tmp_wr_idx_shift) {
    d0c2:	9a05      	ldr	r2, [sp, #20]
    d0c4:	46d8      	mov	r8, fp
    d0c6:	b12a      	cbz	r2, d0d4 <mpsc_pbuf_alloc+0x3e>
			post_drop_action(buffer, tmp_wr_idx_val, tmp_wr_idx_shift);
    d0c8:	4629      	mov	r1, r5
    d0ca:	4620      	mov	r0, r4
    d0cc:	f7ff ff9a 	bl	d004 <post_drop_action>
			tmp_wr_idx_shift = 0;
    d0d0:	2300      	movs	r3, #0
    d0d2:	9305      	str	r3, [sp, #20]
		}

		wrap = free_space(buffer, &free_wlen);
    d0d4:	a904      	add	r1, sp, #16
    d0d6:	4620      	mov	r0, r4
    d0d8:	f7ff fec2 	bl	ce60 <free_space>

		if (free_wlen >= wlen) {
    d0dc:	9904      	ldr	r1, [sp, #16]
    d0de:	42b1      	cmp	r1, r6
		wrap = free_space(buffer, &free_wlen);
    d0e0:	4607      	mov	r7, r0
		if (free_wlen >= wlen) {
    d0e2:	d32a      	bcc.n	d13a <mpsc_pbuf_alloc+0xa4>
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
    d0e4:	6822      	ldr	r2, [r4, #0]
			item =
    d0e6:	69e3      	ldr	r3, [r4, #28]
			item->hdr.valid = 0;
    d0e8:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
    d0ec:	f021 0103 	bic.w	r1, r1, #3
    d0f0:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item =
    d0f4:	eb03 0982 	add.w	r9, r3, r2, lsl #2
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    d0f8:	6821      	ldr	r1, [r4, #0]
    d0fa:	4632      	mov	r2, r6
    d0fc:	4620      	mov	r0, r4
    d0fe:	f7ff fed3 	bl	cea8 <idx_inc>
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    d102:	68e3      	ldr	r3, [r4, #12]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    d104:	6020      	str	r0, [r4, #0]
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    d106:	4298      	cmp	r0, r3
    d108:	d012      	beq.n	d130 <mpsc_pbuf_alloc+0x9a>
			item->hdr.busy = 0;
			tmp_wr_idx_inc(buffer, wlen);
			cont = false;
    d10a:	2700      	movs	r7, #0
	__asm__ volatile(
    d10c:	f388 8811 	msr	BASEPRI, r8
    d110:	f3bf 8f6f 	isb	sy
			cont = drop_item_locked(buffer, free_wlen,
						&dropped_item, &tmp_wr_idx_shift);
		}
		k_spin_unlock(&buffer->lock, key);

		if (dropped_item) {
    d114:	9903      	ldr	r1, [sp, #12]
    d116:	b129      	cbz	r1, d124 <mpsc_pbuf_alloc+0x8e>
			/* Notify about item being dropped. */
			if (buffer->notify_drop) {
    d118:	6962      	ldr	r2, [r4, #20]
    d11a:	b10a      	cbz	r2, d120 <mpsc_pbuf_alloc+0x8a>
				buffer->notify_drop(buffer, dropped_item);
    d11c:	4620      	mov	r0, r4
    d11e:	4790      	blx	r2
			}
			dropped_item = NULL;
    d120:	2300      	movs	r3, #0
    d122:	9303      	str	r3, [sp, #12]
		}
	} while (cont);
    d124:	2f00      	cmp	r7, #0
    d126:	d1c4      	bne.n	d0b2 <mpsc_pbuf_alloc+0x1c>
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
    d128:	4648      	mov	r0, r9
    d12a:	b007      	add	sp, #28
    d12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buffer->flags |= MPSC_PBUF_FULL;
    d130:	6923      	ldr	r3, [r4, #16]
    d132:	f043 0308 	orr.w	r3, r3, #8
    d136:	6123      	str	r3, [r4, #16]
    d138:	e7e7      	b.n	d10a <mpsc_pbuf_alloc+0x74>
		} else if (wrap) {
    d13a:	b118      	cbz	r0, d144 <mpsc_pbuf_alloc+0xae>
			add_skip_item(buffer, free_wlen);
    d13c:	4620      	mov	r0, r4
    d13e:	f7ff fecd 	bl	cedc <add_skip_item>
			cont = true;
    d142:	e7e3      	b.n	d10c <mpsc_pbuf_alloc+0x76>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) && !k_is_in_isr()) {
    d144:	9b00      	ldr	r3, [sp, #0]
    d146:	ea5a 0303 	orrs.w	r3, sl, r3
    d14a:	d01a      	beq.n	d182 <mpsc_pbuf_alloc+0xec>
    d14c:	9101      	str	r1, [sp, #4]
    d14e:	f000 ff98 	bl	e082 <k_is_in_isr>
    d152:	9901      	ldr	r1, [sp, #4]
    d154:	b9a8      	cbnz	r0, d182 <mpsc_pbuf_alloc+0xec>
    d156:	f38b 8811 	msr	BASEPRI, fp
    d15a:	f3bf 8f6f 	isb	sy
	return z_impl_k_sem_take(sem, timeout);
    d15e:	9b00      	ldr	r3, [sp, #0]
    d160:	4652      	mov	r2, sl
    d162:	f104 0028 	add.w	r0, r4, #40	; 0x28
    d166:	f7fe fb01 	bl	b76c <z_impl_k_sem_take>
	__asm__ volatile(
    d16a:	f04f 0340 	mov.w	r3, #64	; 0x40
    d16e:	f3ef 8811 	mrs	r8, BASEPRI
    d172:	f383 8812 	msr	BASEPRI_MAX, r3
    d176:	f3bf 8f6f 	isb	sy
			cont = (err == 0) ? true : false;
    d17a:	fab0 f780 	clz	r7, r0
    d17e:	097f      	lsrs	r7, r7, #5
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) && !k_is_in_isr()) {
    d180:	e7c4      	b.n	d10c <mpsc_pbuf_alloc+0x76>
			cont = drop_item_locked(buffer, free_wlen,
    d182:	ab05      	add	r3, sp, #20
    d184:	aa03      	add	r2, sp, #12
    d186:	4620      	mov	r0, r4
			tmp_wr_idx_val = buffer->tmp_wr_idx;
    d188:	6825      	ldr	r5, [r4, #0]
			cont = drop_item_locked(buffer, free_wlen,
    d18a:	f7ff fec4 	bl	cf16 <drop_item_locked>
    d18e:	4607      	mov	r7, r0
    d190:	e7bc      	b.n	d10c <mpsc_pbuf_alloc+0x76>

0000d192 <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
    d192:	b570      	push	{r4, r5, r6, lr}
    d194:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    d196:	6983      	ldr	r3, [r0, #24]
    d198:	4608      	mov	r0, r1
{
    d19a:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    d19c:	4798      	blx	r3
    d19e:	4602      	mov	r2, r0
    d1a0:	f04f 0340 	mov.w	r3, #64	; 0x40
    d1a4:	f3ef 8611 	mrs	r6, BASEPRI
    d1a8:	f383 8812 	msr	BASEPRI_MAX, r3
    d1ac:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
    d1b0:	782b      	ldrb	r3, [r5, #0]
    d1b2:	f043 0301 	orr.w	r3, r3, #1
    d1b6:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    d1b8:	6861      	ldr	r1, [r4, #4]
    d1ba:	4620      	mov	r0, r4
    d1bc:	f7ff fe74 	bl	cea8 <idx_inc>
    d1c0:	6060      	str	r0, [r4, #4]
	max_utilization_update(buffer);
    d1c2:	4620      	mov	r0, r4
    d1c4:	f7ff ff39 	bl	d03a <max_utilization_update>
	__asm__ volatile(
    d1c8:	f386 8811 	msr	BASEPRI, r6
    d1cc:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p", item);
}
    d1d0:	bd70      	pop	{r4, r5, r6, pc}

0000d1d2 <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
    d1d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d1d4:	4604      	mov	r4, r0
	__asm__ volatile(
    d1d6:	f04f 0340 	mov.w	r3, #64	; 0x40
    d1da:	f3ef 8611 	mrs	r6, BASEPRI
    d1de:	f383 8812 	msr	BASEPRI_MAX, r3
    d1e2:	f3bf 8f6f 	isb	sy
	if (buffer->flags & MPSC_PBUF_FULL || buffer->tmp_rd_idx > buffer->wr_idx) {
    d1e6:	6923      	ldr	r3, [r4, #16]
    d1e8:	f013 0f08 	tst.w	r3, #8
    d1ec:	68a3      	ldr	r3, [r4, #8]
    d1ee:	d102      	bne.n	d1f6 <mpsc_pbuf_claim+0x24>
    d1f0:	6862      	ldr	r2, [r4, #4]
    d1f2:	4293      	cmp	r3, r2
    d1f4:	d900      	bls.n	d1f8 <mpsc_pbuf_claim+0x26>
		*res = buffer->size - buffer->tmp_rd_idx;
    d1f6:	6a22      	ldr	r2, [r4, #32]

		cont = false;
		key = k_spin_lock(&buffer->lock);
		(void)available(buffer, &a);
		item = (union mpsc_pbuf_generic *)
			&buffer->buf[buffer->tmp_rd_idx];
    d1f8:	69e1      	ldr	r1, [r4, #28]
	*res = (buffer->wr_idx - buffer->tmp_rd_idx);
    d1fa:	1ad2      	subs	r2, r2, r3

		if (!a || is_invalid(item)) {
    d1fc:	b92a      	cbnz	r2, d20a <mpsc_pbuf_claim+0x38>
	__asm__ volatile(
    d1fe:	f386 8811 	msr	BASEPRI, r6
    d202:	f3bf 8f6f 	isb	sy
			MPSC_PBUF_DBG(buffer, "invalid claim %d: %p", a, item);
			item = NULL;
    d206:	2700      	movs	r7, #0
			MPSC_PBUF_DBG(buffer, ">>claimed %d: %p", a, item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);

	return item;
    d208:	e033      	b.n	d272 <mpsc_pbuf_claim+0xa0>
	return !item->hdr.valid && !item->hdr.busy;
    d20a:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
		if (!a || is_invalid(item)) {
    d20e:	f012 0003 	ands.w	r0, r2, #3
		item = (union mpsc_pbuf_generic *)
    d212:	eb01 0783 	add.w	r7, r1, r3, lsl #2
		if (!a || is_invalid(item)) {
    d216:	d0f2      	beq.n	d1fe <mpsc_pbuf_claim+0x2c>
	if (item->hdr.busy && !item->hdr.valid) {
    d218:	2802      	cmp	r0, #2
    d21a:	d103      	bne.n	d224 <mpsc_pbuf_claim+0x52>
		return item->skip.len;
    d21c:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
			if (skip || !is_valid(item)) {
    d220:	08ad      	lsrs	r5, r5, #2
    d222:	d105      	bne.n	d230 <mpsc_pbuf_claim+0x5e>
    d224:	07d0      	lsls	r0, r2, #31
    d226:	d412      	bmi.n	d24e <mpsc_pbuf_claim+0x7c>
					skip ? skip : buffer->get_wlen(item);
    d228:	69a3      	ldr	r3, [r4, #24]
    d22a:	4638      	mov	r0, r7
    d22c:	4798      	blx	r3
    d22e:	4605      	mov	r5, r0
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
    d230:	68a1      	ldr	r1, [r4, #8]
    d232:	462a      	mov	r2, r5
    d234:	4620      	mov	r0, r4
    d236:	f7ff fe37 	bl	cea8 <idx_inc>
				rd_idx_inc(buffer, inc);
    d23a:	4629      	mov	r1, r5
				buffer->tmp_rd_idx =
    d23c:	60a0      	str	r0, [r4, #8]
				rd_idx_inc(buffer, inc);
    d23e:	4620      	mov	r0, r4
    d240:	f7ff fe40 	bl	cec4 <rd_idx_inc>
    d244:	f386 8811 	msr	BASEPRI, r6
    d248:	f3bf 8f6f 	isb	sy
	} while (cont);
    d24c:	e7c3      	b.n	d1d6 <mpsc_pbuf_claim+0x4>
				item->hdr.busy = 1;
    d24e:	f042 0202 	orr.w	r2, r2, #2
    d252:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
						buffer->get_wlen(item));
    d256:	4638      	mov	r0, r7
    d258:	69a3      	ldr	r3, [r4, #24]
					idx_inc(buffer, buffer->tmp_rd_idx,
    d25a:	68a5      	ldr	r5, [r4, #8]
						buffer->get_wlen(item));
    d25c:	4798      	blx	r3
					idx_inc(buffer, buffer->tmp_rd_idx,
    d25e:	4629      	mov	r1, r5
						buffer->get_wlen(item));
    d260:	4602      	mov	r2, r0
					idx_inc(buffer, buffer->tmp_rd_idx,
    d262:	4620      	mov	r0, r4
    d264:	f7ff fe20 	bl	cea8 <idx_inc>
				buffer->tmp_rd_idx =
    d268:	60a0      	str	r0, [r4, #8]
    d26a:	f386 8811 	msr	BASEPRI, r6
    d26e:	f3bf 8f6f 	isb	sy
}
    d272:	4638      	mov	r0, r7
    d274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d276 <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
    d276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d278:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    d27a:	6983      	ldr	r3, [r0, #24]
    d27c:	4608      	mov	r0, r1
{
    d27e:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    d280:	4798      	blx	r3
    d282:	4606      	mov	r6, r0
	__asm__ volatile(
    d284:	f04f 0340 	mov.w	r3, #64	; 0x40
    d288:	f3ef 8711 	mrs	r7, BASEPRI
    d28c:	f383 8812 	msr	BASEPRI_MAX, r3
    d290:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
    d294:	782b      	ldrb	r3, [r5, #0]
    d296:	f36f 0300 	bfc	r3, #0, #1
    d29a:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    d29c:	6923      	ldr	r3, [r4, #16]
    d29e:	079b      	lsls	r3, r3, #30
    d2a0:	d505      	bpl.n	d2ae <mpsc_pbuf_free+0x38>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
    d2a2:	68e2      	ldr	r2, [r4, #12]
    d2a4:	69e3      	ldr	r3, [r4, #28]
    d2a6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    d2aa:	429d      	cmp	r5, r3
    d2ac:	d11a      	bne.n	d2e4 <mpsc_pbuf_free+0x6e>
		witem->hdr.busy = 0;
    d2ae:	782b      	ldrb	r3, [r5, #0]
    d2b0:	f36f 0341 	bfc	r3, #1, #1
    d2b4:	702b      	strb	r3, [r5, #0]
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    d2b6:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
    d2ba:	4299      	cmp	r1, r3
    d2bc:	d104      	bne.n	d2c8 <mpsc_pbuf_free+0x52>
			 * at claimed item. In that case tmp_rd_idx points at
			 * the same location. In that case increment also tmp_rd_idx
			 * which will mark freed buffer as the only free space in
			 * the buffer.
			 */
			buffer->tmp_rd_idx = idx_inc(buffer, buffer->tmp_rd_idx, wlen);
    d2be:	4632      	mov	r2, r6
    d2c0:	4620      	mov	r0, r4
    d2c2:	f7ff fdf1 	bl	cea8 <idx_inc>
    d2c6:	60a0      	str	r0, [r4, #8]
		}
		rd_idx_inc(buffer, wlen);
    d2c8:	4631      	mov	r1, r6
    d2ca:	4620      	mov	r0, r4
    d2cc:	f7ff fdfa 	bl	cec4 <rd_idx_inc>
	__asm__ volatile(
    d2d0:	f387 8811 	msr	BASEPRI, r7
    d2d4:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
    d2d8:	f104 0028 	add.w	r0, r4, #40	; 0x28
	}
	MPSC_PBUF_DBG(buffer, "<<freed: %p", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
}
    d2dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    d2e0:	f7fe ba24 	b.w	b72c <z_impl_k_sem_give>
		witem->skip.len = wlen;
    d2e4:	682b      	ldr	r3, [r5, #0]
    d2e6:	f360 039f 	bfi	r3, r0, #2, #30
    d2ea:	602b      	str	r3, [r5, #0]
    d2ec:	e7f0      	b.n	d2d0 <mpsc_pbuf_free+0x5a>

0000d2ee <mpsc_pbuf_is_pending>:
	if (buffer->flags & MPSC_PBUF_FULL || buffer->tmp_rd_idx > buffer->wr_idx) {
    d2ee:	6902      	ldr	r2, [r0, #16]
    d2f0:	6883      	ldr	r3, [r0, #8]
    d2f2:	0712      	lsls	r2, r2, #28
    d2f4:	d402      	bmi.n	d2fc <mpsc_pbuf_is_pending+0xe>
    d2f6:	6842      	ldr	r2, [r0, #4]
    d2f8:	429a      	cmp	r2, r3
    d2fa:	d200      	bcs.n	d2fe <mpsc_pbuf_is_pending+0x10>
		*res = buffer->size - buffer->tmp_rd_idx;
    d2fc:	6a02      	ldr	r2, [r0, #32]
	*res = (buffer->wr_idx - buffer->tmp_rd_idx);
    d2fe:	1ad3      	subs	r3, r2, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
    d300:	1e18      	subs	r0, r3, #0
    d302:	bf18      	it	ne
    d304:	2001      	movne	r0, #1
    d306:	4770      	bx	lr

0000d308 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    d308:	4770      	bx	lr

0000d30a <log_msg_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG_LOG;
    d30a:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
    d30c:	075b      	lsls	r3, r3, #29
	return Z_LOG_MSG_ALIGNED_WLEN(desc.package_len, desc.data_len);
    d30e:	bf5f      	itttt	pl
    d310:	6803      	ldrpl	r3, [r0, #0]
    d312:	8842      	ldrhpl	r2, [r0, #2]
    d314:	f3c3 234a 	ubfxpl	r3, r3, #9, #11
    d318:	eb03 1012 	addpl.w	r0, r3, r2, lsr #4
    d31c:	bf5d      	ittte	pl
    d31e:	3017      	addpl	r0, #23
    d320:	f020 0007 	bicpl.w	r0, r0, #7
    d324:	0880      	lsrpl	r0, r0, #2
	return 0;
    d326:	2000      	movmi	r0, #0
}
    d328:	4770      	bx	lr

0000d32a <dummy_timestamp>:
}
    d32a:	2000      	movs	r0, #0
    d32c:	4770      	bx	lr

0000d32e <default_get_timestamp>:
    d32e:	f000 bbcc 	b.w	daca <sys_clock_cycle_get_32>

0000d332 <atomic_inc>:
{
    d332:	4603      	mov	r3, r0
}
    d334:	f3bf 8f5b 	dmb	ish
    d338:	e853 0f00 	ldrex	r0, [r3]
    d33c:	1c42      	adds	r2, r0, #1
    d33e:	e843 2100 	strex	r1, r2, [r3]
    d342:	2900      	cmp	r1, #0
    d344:	d1f8      	bne.n	d338 <atomic_inc+0x6>
    d346:	f3bf 8f5b 	dmb	ish
    d34a:	4770      	bx	lr

0000d34c <z_log_vprintk>:
{
    d34c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    d34e:	2300      	movs	r3, #0
    d350:	e9cd 0102 	strd	r0, r1, [sp, #8]
    d354:	e9cd 3300 	strd	r3, r3, [sp]
    d358:	461a      	mov	r2, r3
    d35a:	4619      	mov	r1, r3
    d35c:	4618      	mov	r0, r3
    d35e:	f7f5 fac9 	bl	28f4 <z_impl_z_log_msg_runtime_vcreate>
}
    d362:	b005      	add	sp, #20
    d364:	f85d fb04 	ldr.w	pc, [sp], #4

0000d368 <z_log_notify_drop>:
				     const union mpsc_pbuf_generic *item)
{
	ARG_UNUSED(buffer);
	ARG_UNUSED(item);

	z_log_dropped(true);
    d368:	2001      	movs	r0, #1
    d36a:	f7f5 b87b 	b.w	2464 <z_log_dropped>

0000d36e <z_log_get_tag>:
}
    d36e:	2000      	movs	r0, #0
    d370:	4770      	bx	lr

0000d372 <z_cbprintf_cpy>:
{
    d372:	b570      	push	{r4, r5, r6, lr}
	if ((desc->size - desc->off) < len) {
    d374:	e9d2 3601 	ldrd	r3, r6, [r2, #4]
    d378:	1b9b      	subs	r3, r3, r6
    d37a:	428b      	cmp	r3, r1
{
    d37c:	460c      	mov	r4, r1
    d37e:	4615      	mov	r5, r2
	if ((desc->size - desc->off) < len) {
    d380:	d30a      	bcc.n	d398 <z_cbprintf_cpy+0x26>
	memcpy(&((uint8_t *)desc->buf)[desc->off], buf, len);
    d382:	6813      	ldr	r3, [r2, #0]
    d384:	460a      	mov	r2, r1
    d386:	4601      	mov	r1, r0
    d388:	1998      	adds	r0, r3, r6
    d38a:	f000 f8f9 	bl	d580 <memcpy>
	desc->off += len;
    d38e:	68ab      	ldr	r3, [r5, #8]
    d390:	4423      	add	r3, r4
    d392:	60ab      	str	r3, [r5, #8]
	return len;
    d394:	4620      	mov	r0, r4
}
    d396:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOSPC;
    d398:	f06f 001b 	mvn.w	r0, #27
    d39c:	e7fb      	b.n	d396 <z_cbprintf_cpy+0x24>

0000d39e <z_log_msg_finalize>:
{
    d39e:	b570      	push	{r4, r5, r6, lr}
    d3a0:	460e      	mov	r6, r1
    d3a2:	4615      	mov	r5, r2
    d3a4:	4619      	mov	r1, r3
	if (!msg) {
    d3a6:	4604      	mov	r4, r0
    d3a8:	b918      	cbnz	r0, d3b2 <z_log_msg_finalize+0x14>
}
    d3aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    d3ae:	f7f5 b859 	b.w	2464 <z_log_dropped>
	if (data) {
    d3b2:	b133      	cbz	r3, d3c2 <z_log_msg_finalize+0x24>
		uint8_t *d = msg->data + desc.package_len;
    d3b4:	f3c2 234a 	ubfx	r3, r2, #9, #11
    d3b8:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
    d3ba:	0d12      	lsrs	r2, r2, #20
    d3bc:	4418      	add	r0, r3
    d3be:	f000 f8df 	bl	d580 <memcpy>
	msg->hdr.source = source;
    d3c2:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
    d3c6:	4620      	mov	r0, r4
}
    d3c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
    d3cc:	f7f5 b9da 	b.w	2784 <z_log_msg_commit>

0000d3d0 <buffer_write>:
{
    d3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d3d2:	4606      	mov	r6, r0
    d3d4:	460d      	mov	r5, r1
    d3d6:	4614      	mov	r4, r2
    d3d8:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    d3da:	4621      	mov	r1, r4
    d3dc:	4628      	mov	r0, r5
    d3de:	463a      	mov	r2, r7
    d3e0:	47b0      	blx	r6
	} while (len != 0);
    d3e2:	1a24      	subs	r4, r4, r0
		buf += processed;
    d3e4:	4405      	add	r5, r0
	} while (len != 0);
    d3e6:	d1f8      	bne.n	d3da <buffer_write+0xa>
}
    d3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d3ea <cbvprintf>:
{
    d3ea:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    d3ec:	2400      	movs	r4, #0
    d3ee:	9400      	str	r4, [sp, #0]
    d3f0:	f7f4 fbb2 	bl	1b58 <z_cbvprintf_impl>
}
    d3f4:	b002      	add	sp, #8
    d3f6:	bd10      	pop	{r4, pc}

0000d3f8 <log_output_flush>:
{
    d3f8:	b510      	push	{r4, lr}
		     output->control_block->offset,
    d3fa:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    d3fc:	6881      	ldr	r1, [r0, #8]
{
    d3fe:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    d400:	e9d2 2300 	ldrd	r2, r3, [r2]
    d404:	6800      	ldr	r0, [r0, #0]
    d406:	f7ff ffe3 	bl	d3d0 <buffer_write>
	output->control_block->offset = 0;
    d40a:	6863      	ldr	r3, [r4, #4]
    d40c:	2200      	movs	r2, #0
    d40e:	601a      	str	r2, [r3, #0]
}
    d410:	bd10      	pop	{r4, pc}

0000d412 <out_func>:
{
    d412:	b538      	push	{r3, r4, r5, lr}
	if (out_ctx->control_block->offset == out_ctx->size) {
    d414:	684b      	ldr	r3, [r1, #4]
    d416:	681a      	ldr	r2, [r3, #0]
    d418:	68cb      	ldr	r3, [r1, #12]
    d41a:	429a      	cmp	r2, r3
{
    d41c:	4605      	mov	r5, r0
    d41e:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
    d420:	d102      	bne.n	d428 <out_func+0x16>
		log_output_flush(out_ctx);
    d422:	4608      	mov	r0, r1
    d424:	f7ff ffe8 	bl	d3f8 <log_output_flush>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    d428:	6863      	ldr	r3, [r4, #4]
    d42a:	f3bf 8f5b 	dmb	ish
    d42e:	e853 2f00 	ldrex	r2, [r3]
    d432:	1c51      	adds	r1, r2, #1
    d434:	e843 1000 	strex	r0, r1, [r3]
    d438:	2800      	cmp	r0, #0
    d43a:	d1f8      	bne.n	d42e <out_func+0x1c>
    d43c:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
    d440:	68a3      	ldr	r3, [r4, #8]
    d442:	549d      	strb	r5, [r3, r2]
}
    d444:	2000      	movs	r0, #0
    d446:	bd38      	pop	{r3, r4, r5, pc}

0000d448 <cr_out_func>:
	if (c == '\n') {
    d448:	280a      	cmp	r0, #10
{
    d44a:	b538      	push	{r3, r4, r5, lr}
    d44c:	4604      	mov	r4, r0
    d44e:	460d      	mov	r5, r1
	if (c == '\n') {
    d450:	d102      	bne.n	d458 <cr_out_func+0x10>
		out_func((int)'\r', ctx);
    d452:	200d      	movs	r0, #13
    d454:	f7ff ffdd 	bl	d412 <out_func>
	out_func(c, ctx);
    d458:	4629      	mov	r1, r5
    d45a:	4620      	mov	r0, r4
    d45c:	f7ff ffd9 	bl	d412 <out_func>
}
    d460:	2000      	movs	r0, #0
    d462:	bd38      	pop	{r3, r4, r5, pc}

0000d464 <get_ep_bm_from_addr>:
	if (ep_idx > 15) {
    d464:	f010 0f70 	tst.w	r0, #112	; 0x70
	ep_idx = ep & (~USB_EP_DIR_IN);
    d468:	f000 027f 	and.w	r2, r0, #127	; 0x7f
	if (ep_idx > 15) {
    d46c:	d001      	beq.n	d472 <get_ep_bm_from_addr+0xe>
    d46e:	f7f5 bf13 	b.w	3298 <get_ep_bm_from_addr.part.0>
	if (ep & USB_EP_DIR_IN) {
    d472:	f010 0f80 	tst.w	r0, #128	; 0x80
		ep_bm = BIT(ep_idx + 16);
    d476:	bf18      	it	ne
    d478:	3210      	addne	r2, #16
    d47a:	2001      	movs	r0, #1
		ep_bm = BIT(ep_idx);
    d47c:	4090      	lsls	r0, r2
}
    d47e:	4770      	bx	lr

0000d480 <usb_write>:
{
    d480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d484:	4606      	mov	r6, r0
    d486:	460f      	mov	r7, r1
    d488:	4690      	mov	r8, r2
    d48a:	4699      	mov	r9, r3
    d48c:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    d48e:	464b      	mov	r3, r9
    d490:	4642      	mov	r2, r8
    d492:	4639      	mov	r1, r7
    d494:	4630      	mov	r0, r6
    d496:	f7f8 fadd 	bl	5a54 <usb_dc_ep_write>
		if (ret == -EAGAIN) {
    d49a:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    d49e:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
    d4a0:	d103      	bne.n	d4aa <usb_write+0x2a>
	z_impl_k_yield();
    d4a2:	f7fe fd67 	bl	bf74 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
    d4a6:	3d01      	subs	r5, #1
    d4a8:	d1f1      	bne.n	d48e <usb_write+0xe>
}
    d4aa:	4620      	mov	r0, r4
    d4ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000d4b0 <usb_get_dev_data_by_cfg>:
	return list->head;
    d4b0:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4b2:	b140      	cbz	r0, d4c6 <usb_get_dev_data_by_cfg+0x16>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
    d4b4:	f850 3c04 	ldr.w	r3, [r0, #-4]

		if (cfg_cur == cfg) {
    d4b8:	685b      	ldr	r3, [r3, #4]
    d4ba:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4bc:	f1a0 0004 	sub.w	r0, r0, #4
		if (cfg_cur == cfg) {
    d4c0:	d001      	beq.n	d4c6 <usb_get_dev_data_by_cfg+0x16>
	return node->next;
    d4c2:	6840      	ldr	r0, [r0, #4]
    d4c4:	e7f5      	b.n	d4b2 <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
    d4c6:	4770      	bx	lr

0000d4c8 <usb_get_dev_data_by_iface>:
	return list->head;
    d4c8:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4ca:	b150      	cbz	r0, d4e2 <usb_get_dev_data_by_iface+0x1a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    d4cc:	f850 3c04 	ldr.w	r3, [r0, #-4]
		const struct usb_if_descriptor *if_desc =
    d4d0:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
    d4d2:	685b      	ldr	r3, [r3, #4]
    d4d4:	789b      	ldrb	r3, [r3, #2]
    d4d6:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4d8:	f1a0 0004 	sub.w	r0, r0, #4
		if (if_desc->bInterfaceNumber == iface_num) {
    d4dc:	d001      	beq.n	d4e2 <usb_get_dev_data_by_iface+0x1a>
	return node->next;
    d4de:	6840      	ldr	r0, [r0, #4]
    d4e0:	e7f3      	b.n	d4ca <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
    d4e2:	4770      	bx	lr

0000d4e4 <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
    d4e4:	b530      	push	{r4, r5, lr}
	return list->head;
    d4e6:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4e8:	b188      	cbz	r0, d50e <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    d4ea:	f850 3c04 	ldr.w	r3, [r0, #-4]
    d4ee:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
    d4f0:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    d4f2:	7f1d      	ldrb	r5, [r3, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    d4f4:	3804      	subs	r0, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    d4f6:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
    d4f8:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    d4fa:	b2dc      	uxtb	r4, r3
    d4fc:	42a5      	cmp	r5, r4
    d4fe:	d801      	bhi.n	d504 <usb_get_dev_data_by_ep+0x20>
	return node->next;
    d500:	6840      	ldr	r0, [r0, #4]
    d502:	e7f1      	b.n	d4e8 <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
    d504:	3301      	adds	r3, #1
    d506:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
    d50a:	428c      	cmp	r4, r1
    d50c:	d1f5      	bne.n	d4fa <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
    d50e:	bd30      	pop	{r4, r5, pc}

0000d510 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    d510:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    d512:	6800      	ldr	r0, [r0, #0]
    d514:	f7f6 bd3a 	b.w	3f8c <z_arm_fatal_error>

0000d518 <z_irq_spurious>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    d518:	2100      	movs	r1, #0
    d51a:	2001      	movs	r0, #1
    d51c:	f7f6 bd36 	b.w	3f8c <z_arm_fatal_error>

0000d520 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    d520:	b508      	push	{r3, lr}
	handler();
    d522:	f7f6 fdf1 	bl	4108 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    d526:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    d52a:	f7f6 bec3 	b.w	42b4 <z_arm_exc_exit>

0000d52e <z_log_msg_static_create.constprop.0>:
	z_impl_z_log_msg_static_create(source, desc, package, data);
    d52e:	2300      	movs	r3, #0
    d530:	f7f5 b95c 	b.w	27ec <z_impl_z_log_msg_static_create>

0000d534 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    d534:	3901      	subs	r1, #1
    d536:	4603      	mov	r3, r0
    d538:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    d53c:	b90a      	cbnz	r2, d542 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    d53e:	701a      	strb	r2, [r3, #0]

	return dest;
}
    d540:	4770      	bx	lr
		*d = *s;
    d542:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    d546:	e7f7      	b.n	d538 <strcpy+0x4>

0000d548 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    d548:	4603      	mov	r3, r0
	size_t n = 0;
    d54a:	2000      	movs	r0, #0

	while (*s != '\0') {
    d54c:	5c1a      	ldrb	r2, [r3, r0]
    d54e:	b902      	cbnz	r2, d552 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    d550:	4770      	bx	lr
		n++;
    d552:	3001      	adds	r0, #1
    d554:	e7fa      	b.n	d54c <strlen+0x4>

0000d556 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    d556:	4603      	mov	r3, r0
	size_t n = 0;
    d558:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    d55a:	5c1a      	ldrb	r2, [r3, r0]
    d55c:	b10a      	cbz	r2, d562 <strnlen+0xc>
    d55e:	4288      	cmp	r0, r1
    d560:	d100      	bne.n	d564 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    d562:	4770      	bx	lr
		n++;
    d564:	3001      	adds	r0, #1
    d566:	e7f8      	b.n	d55a <strnlen+0x4>

0000d568 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    d568:	1e43      	subs	r3, r0, #1
    d56a:	3901      	subs	r1, #1
    d56c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    d570:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    d574:	4282      	cmp	r2, r0
    d576:	d101      	bne.n	d57c <strcmp+0x14>
    d578:	2a00      	cmp	r2, #0
    d57a:	d1f7      	bne.n	d56c <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    d57c:	1a10      	subs	r0, r2, r0
    d57e:	4770      	bx	lr

0000d580 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    d580:	b510      	push	{r4, lr}
    d582:	1e43      	subs	r3, r0, #1
    d584:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    d586:	4291      	cmp	r1, r2
    d588:	d100      	bne.n	d58c <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    d58a:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    d58c:	f811 4b01 	ldrb.w	r4, [r1], #1
    d590:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    d594:	e7f7      	b.n	d586 <memcpy+0x6>

0000d596 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    d596:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    d598:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    d59a:	4603      	mov	r3, r0
	while (n > 0) {
    d59c:	4293      	cmp	r3, r2
    d59e:	d100      	bne.n	d5a2 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    d5a0:	4770      	bx	lr
		*(d_byte++) = c_byte;
    d5a2:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    d5a6:	e7f9      	b.n	d59c <memset+0x6>

0000d5a8 <_stdout_hook_default>:
}
    d5a8:	f04f 30ff 	mov.w	r0, #4294967295
    d5ac:	4770      	bx	lr

0000d5ae <nordicsemi_nrf52_init>:
	__asm__ volatile(
    d5ae:	f04f 0240 	mov.w	r2, #64	; 0x40
    d5b2:	f3ef 8311 	mrs	r3, BASEPRI
    d5b6:	f382 8812 	msr	BASEPRI_MAX, r2
    d5ba:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    d5be:	f383 8811 	msr	BASEPRI, r3
    d5c2:	f3bf 8f6f 	isb	sy
}
    d5c6:	2000      	movs	r0, #0
    d5c8:	4770      	bx	lr

0000d5ca <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    d5ca:	2806      	cmp	r0, #6
    d5cc:	d108      	bne.n	d5e0 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    d5ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    d5d2:	2201      	movs	r2, #1
    d5d4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    d5d8:	f3bf 8f4f 	dsb	sy
        __WFE();
    d5dc:	bf20      	wfe
    while (true)
    d5de:	e7fd      	b.n	d5dc <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    d5e0:	4770      	bx	lr

0000d5e2 <pm_state_exit_post_ops>:
    d5e2:	2300      	movs	r3, #0
    d5e4:	f383 8811 	msr	BASEPRI, r3
    d5e8:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    d5ec:	4770      	bx	lr

0000d5ee <hid_interface_config>:
	desc->if0.bInterfaceNumber = bInterfaceNumber;
    d5ee:	7081      	strb	r1, [r0, #2]
}
    d5f0:	4770      	bx	lr

0000d5f2 <usb_hid_device_init>:
static int usb_hid_device_init(const struct device *dev)
{
	LOG_DBG("Init HID Device: dev %p (%s)", dev, dev->name);

	return 0;
}
    d5f2:	2000      	movs	r0, #0
    d5f4:	4770      	bx	lr

0000d5f6 <z_log_msg_static_create.constprop.0>:
    d5f6:	2300      	movs	r3, #0
    d5f8:	f7f5 b8f8 	b.w	27ec <z_impl_z_log_msg_static_create>

0000d5fc <usb_hid_init>:
	usb_set_hid_report_size(cfg, dev_data->report_size);
    d5fc:	6903      	ldr	r3, [r0, #16]
    d5fe:	6842      	ldr	r2, [r0, #4]
    d600:	685b      	ldr	r3, [r3, #4]
    d602:	6852      	ldr	r2, [r2, #4]
	dst[0] = val;
    d604:	7413      	strb	r3, [r2, #16]
	dst[1] = val >> 8;
    d606:	f3c3 2307 	ubfx	r3, r3, #8, #8
    d60a:	7453      	strb	r3, [r2, #17]
}
    d60c:	2000      	movs	r0, #0
    d60e:	4770      	bx	lr

0000d610 <ep_ctx_reset>:
{
    d610:	b510      	push	{r4, lr}
	ep_ctx->buf.data = ep_ctx->buf.block.data;
    d612:	6903      	ldr	r3, [r0, #16]
	ep_ctx->buf.curr = ep_ctx->buf.data;
    d614:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
    d618:	2300      	movs	r3, #0
    d61a:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
    d61c:	7f83      	ldrb	r3, [r0, #30]
{
    d61e:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
    d620:	b113      	cbz	r3, d628 <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    d622:	7a40      	ldrb	r0, [r0, #9]
    d624:	f000 fc87 	bl	df36 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
    d628:	2301      	movs	r3, #1
    d62a:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
    d62c:	2300      	movs	r3, #0
    d62e:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
    d630:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
    d632:	77a3      	strb	r3, [r4, #30]
}
    d634:	bd10      	pop	{r4, pc}

0000d636 <z_log_msg_static_create.constprop.0>:
    d636:	2300      	movs	r3, #0
    d638:	f7f5 b8d8 	b.w	27ec <z_impl_z_log_msg_static_create>

0000d63c <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
    d63c:	f7fd bf8c 	b.w	b558 <z_impl_k_mutex_lock>

0000d640 <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
    d640:	f7fe b804 	b.w	b64c <z_impl_k_mutex_unlock>

0000d644 <usb_dc_ep_disable>:
{
    d644:	b538      	push	{r3, r4, r5, lr}
    d646:	4604      	mov	r4, r0
	ep_ctx = endpoint_ctx(ep);
    d648:	f7f7 fc76 	bl	4f38 <endpoint_ctx>
	if (!ep_ctx) {
    d64c:	4605      	mov	r5, r0
    d64e:	b160      	cbz	r0, d66a <usb_dc_ep_disable+0x26>
	if (!ep_ctx->cfg.en) {
    d650:	7a03      	ldrb	r3, [r0, #8]
    d652:	b16b      	cbz	r3, d670 <usb_dc_ep_disable+0x2c>
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    d654:	4620      	mov	r0, r4
	ep_ctx->write_in_progress = false;
    d656:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    d658:	f7fd fb82 	bl	ad60 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
    d65c:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
    d65e:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
    d660:	f7ff ffd6 	bl	d610 <ep_ctx_reset>
	ep_ctx->cfg.en = false;
    d664:	722c      	strb	r4, [r5, #8]
	return 0;
    d666:	4620      	mov	r0, r4
}
    d668:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    d66a:	f06f 0015 	mvn.w	r0, #21
    d66e:	e7fb      	b.n	d668 <usb_dc_ep_disable+0x24>
		return -EALREADY;
    d670:	f06f 0077 	mvn.w	r0, #119	; 0x77
    d674:	e7f8      	b.n	d668 <usb_dc_ep_disable+0x24>

0000d676 <usb_dc_ep_read>:
{
    d676:	b570      	push	{r4, r5, r6, lr}
    d678:	4604      	mov	r4, r0
    d67a:	460e      	mov	r6, r1
    d67c:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
    d67e:	f7f8 fa8b 	bl	5b98 <usb_dc_ep_read_wait>
	if (ret) {
    d682:	b930      	cbnz	r0, d692 <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
    d684:	b906      	cbnz	r6, d688 <usb_dc_ep_read+0x12>
    d686:	b125      	cbz	r5, d692 <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
    d688:	4620      	mov	r0, r4
}
    d68a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
    d68e:	f7f8 bae9 	b.w	5c64 <usb_dc_ep_read_continue>
}
    d692:	bd70      	pop	{r4, r5, r6, pc}

0000d694 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    d694:	6903      	ldr	r3, [r0, #16]
    d696:	b2c9      	uxtb	r1, r1
    d698:	220c      	movs	r2, #12
    d69a:	fb01 3302 	mla	r3, r1, r2, r3
    d69e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    d6a0:	f000 0007 	and.w	r0, r0, #7
    d6a4:	4770      	bx	lr

0000d6a6 <set_on_state>:
	__asm__ volatile(
    d6a6:	f04f 0340 	mov.w	r3, #64	; 0x40
    d6aa:	f3ef 8211 	mrs	r2, BASEPRI
    d6ae:	f383 8812 	msr	BASEPRI_MAX, r3
    d6b2:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    d6b6:	6803      	ldr	r3, [r0, #0]
    d6b8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    d6bc:	f043 0302 	orr.w	r3, r3, #2
    d6c0:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    d6c2:	f382 8811 	msr	BASEPRI, r2
    d6c6:	f3bf 8f6f 	isb	sy
}
    d6ca:	4770      	bx	lr

0000d6cc <stop>:
{
    d6cc:	b570      	push	{r4, r5, r6, lr}
    d6ce:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    d6d0:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    d6d2:	f04f 0440 	mov.w	r4, #64	; 0x40
    d6d6:	f3ef 8511 	mrs	r5, BASEPRI
    d6da:	f384 8812 	msr	BASEPRI_MAX, r4
    d6de:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    d6e2:	260c      	movs	r6, #12
    d6e4:	fb06 3401 	mla	r4, r6, r1, r3
    d6e8:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    d6ea:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    d6ee:	d008      	beq.n	d702 <stop+0x36>
    d6f0:	42a2      	cmp	r2, r4
    d6f2:	d006      	beq.n	d702 <stop+0x36>
	__asm__ volatile(
    d6f4:	f385 8811 	msr	BASEPRI, r5
    d6f8:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    d6fc:	f04f 30ff 	mov.w	r0, #4294967295
}
    d700:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    d702:	4371      	muls	r1, r6
    d704:	440b      	add	r3, r1
    d706:	2201      	movs	r2, #1
    d708:	641a      	str	r2, [r3, #64]	; 0x40
    d70a:	f385 8811 	msr	BASEPRI, r5
    d70e:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    d712:	6843      	ldr	r3, [r0, #4]
    d714:	440b      	add	r3, r1
    d716:	685b      	ldr	r3, [r3, #4]
    d718:	4798      	blx	r3
	return 0;
    d71a:	2000      	movs	r0, #0
    d71c:	e7f0      	b.n	d700 <stop+0x34>

0000d71e <api_stop>:
	return stop(dev, subsys, CTX_API);
    d71e:	2280      	movs	r2, #128	; 0x80
    d720:	f7ff bfd4 	b.w	d6cc <stop>

0000d724 <async_start>:
{
    d724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d726:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    d728:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    d72a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    d72c:	f04f 0540 	mov.w	r5, #64	; 0x40
    d730:	f3ef 8611 	mrs	r6, BASEPRI
    d734:	f385 8812 	msr	BASEPRI_MAX, r5
    d738:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    d73c:	250c      	movs	r5, #12
    d73e:	4369      	muls	r1, r5
    d740:	440c      	add	r4, r1
    d742:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    d744:	f005 0c07 	and.w	ip, r5, #7
    d748:	f1bc 0f01 	cmp.w	ip, #1
    d74c:	d10b      	bne.n	d766 <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    d74e:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    d750:	f386 8811 	msr	BASEPRI, r6
    d754:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    d758:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    d75c:	6843      	ldr	r3, [r0, #4]
    d75e:	585b      	ldr	r3, [r3, r1]
    d760:	4798      	blx	r3
	return 0;
    d762:	2000      	movs	r0, #0
}
    d764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    d766:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    d76a:	42af      	cmp	r7, r5
    d76c:	f386 8811 	msr	BASEPRI, r6
    d770:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    d774:	bf0c      	ite	eq
    d776:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    d77a:	f04f 30ff 	movne.w	r0, #4294967295
    d77e:	e7f1      	b.n	d764 <async_start+0x40>

0000d780 <api_start>:
{
    d780:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    d782:	2480      	movs	r4, #128	; 0x80
    d784:	9400      	str	r4, [sp, #0]
    d786:	f7ff ffcd 	bl	d724 <async_start>
}
    d78a:	b002      	add	sp, #8
    d78c:	bd10      	pop	{r4, pc}

0000d78e <onoff_started_callback>:
{
    d78e:	b410      	push	{r4}
	return &data->mgr[type];
    d790:	6900      	ldr	r0, [r0, #16]
    d792:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    d794:	241c      	movs	r4, #28
    d796:	fb03 0004 	mla	r0, r3, r4, r0
    d79a:	2100      	movs	r1, #0
}
    d79c:	bc10      	pop	{r4}
	notify(mgr, 0);
    d79e:	4710      	bx	r2

0000d7a0 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    d7a0:	2000      	movs	r0, #0
    d7a2:	f000 ba93 	b.w	dccc <nrfx_clock_start>

0000d7a6 <blocking_start_callback>:
{
    d7a6:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    d7a8:	f7fd bfc0 	b.w	b72c <z_impl_k_sem_give>

0000d7ac <lfclk_stop>:
{
    d7ac:	b508      	push	{r3, lr}
		z_nrf_clock_calibration_lfclk_stopped();
    d7ae:	f7f8 fcf3 	bl	6198 <z_nrf_clock_calibration_lfclk_stopped>
}
    d7b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    d7b6:	2000      	movs	r0, #0
    d7b8:	f000 bac0 	b.w	dd3c <nrfx_clock_stop>

0000d7bc <timeout_handler>:
	start_cal_process();
    d7bc:	f7f8 bc3c 	b.w	6038 <start_cal_process>

0000d7c0 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    d7c0:	6843      	ldr	r3, [r0, #4]
    d7c2:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    d7c4:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    d7c8:	600b      	str	r3, [r1, #0]
}
    d7ca:	2000      	movs	r0, #0
    d7cc:	4770      	bx	lr

0000d7ce <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    d7ce:	6843      	ldr	r3, [r0, #4]
    d7d0:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    d7d2:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    d7d6:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    d7da:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    d7de:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    d7e2:	2000      	movs	r0, #0
    d7e4:	4770      	bx	lr

0000d7e6 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    d7e6:	6843      	ldr	r3, [r0, #4]
    d7e8:	685b      	ldr	r3, [r3, #4]
}
    d7ea:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    d7ec:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    d7f0:	4770      	bx	lr

0000d7f2 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    d7f2:	6843      	ldr	r3, [r0, #4]
    d7f4:	685b      	ldr	r3, [r3, #4]
}
    d7f6:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    d7f8:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    d7fc:	4770      	bx	lr

0000d7fe <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    d7fe:	6843      	ldr	r3, [r0, #4]
    d800:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    d802:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    d806:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    d80a:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    d80c:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    d810:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    d814:	2000      	movs	r0, #0
    d816:	4770      	bx	lr

0000d818 <gpio_nrfx_manage_callback>:
{
    d818:	b510      	push	{r4, lr}
	return port->data;
    d81a:	6903      	ldr	r3, [r0, #16]
	return list->head;
    d81c:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    d81e:	b1f8      	cbz	r0, d860 <gpio_nrfx_manage_callback+0x48>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    d820:	4288      	cmp	r0, r1
    d822:	d119      	bne.n	d858 <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    d824:	689c      	ldr	r4, [r3, #8]
	return node->next;
    d826:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    d828:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    d82a:	42a1      	cmp	r1, r4
    d82c:	d100      	bne.n	d830 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    d82e:	6098      	str	r0, [r3, #8]
	parent->next = child;
    d830:	2000      	movs	r0, #0
    d832:	6008      	str	r0, [r1, #0]
	if (set) {
    d834:	b12a      	cbz	r2, d842 <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    d836:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    d838:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    d83a:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    d83c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    d83e:	b902      	cbnz	r2, d842 <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    d840:	6099      	str	r1, [r3, #8]
	return 0;
    d842:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    d844:	e010      	b.n	d868 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    d846:	4281      	cmp	r1, r0
    d848:	d106      	bne.n	d858 <gpio_nrfx_manage_callback+0x40>
	return node->next;
    d84a:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    d84c:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    d84e:	6898      	ldr	r0, [r3, #8]
    d850:	4281      	cmp	r1, r0
    d852:	d1ed      	bne.n	d830 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    d854:	609c      	str	r4, [r3, #8]
}
    d856:	e7eb      	b.n	d830 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    d858:	4604      	mov	r4, r0
    d85a:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    d85c:	2800      	cmp	r0, #0
    d85e:	d1f2      	bne.n	d846 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    d860:	2a00      	cmp	r2, #0
    d862:	d1e8      	bne.n	d836 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    d864:	f06f 0015 	mvn.w	r0, #21
}
    d868:	bd10      	pop	{r4, pc}

0000d86a <z_impl_hwinfo_get_device_id>:
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
    d86a:	b513      	push	{r0, r1, r4, lr}
NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
#else
    return p_reg->DEVICEID[reg_id];
    d86c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);

	if (length > sizeof(dev_id.id)) {
    d870:	2908      	cmp	r1, #8
    d872:	6e13      	ldr	r3, [r2, #96]	; 0x60
    d874:	6e52      	ldr	r2, [r2, #100]	; 0x64
    d876:	bf28      	it	cs
    d878:	2108      	movcs	r1, #8
    d87a:	ba12      	rev	r2, r2
	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
    d87c:	9200      	str	r2, [sp, #0]
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    d87e:	ba1b      	rev	r3, r3
	if (length > sizeof(dev_id.id)) {
    d880:	460c      	mov	r4, r1
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
    d882:	460a      	mov	r2, r1
    d884:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    d886:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
    d888:	f7ff fe7a 	bl	d580 <memcpy>

	return length;
}
    d88c:	4620      	mov	r0, r4
    d88e:	b002      	add	sp, #8
    d890:	bd10      	pop	{r4, pc}

0000d892 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    d892:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    d894:	6843      	ldr	r3, [r0, #4]
    d896:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    d898:	7a05      	ldrb	r5, [r0, #8]
    d89a:	6844      	ldr	r4, [r0, #4]
    d89c:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    d8a0:	42a3      	cmp	r3, r4
    d8a2:	d302      	bcc.n	d8aa <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    d8a4:	f06f 0001 	mvn.w	r0, #1
}
    d8a8:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    d8aa:	795c      	ldrb	r4, [r3, #5]
    d8ac:	428c      	cmp	r4, r1
    d8ae:	d001      	beq.n	d8b4 <pinctrl_lookup_state+0x22>
		(*state)++;
    d8b0:	3308      	adds	r3, #8
    d8b2:	e7f0      	b.n	d896 <pinctrl_lookup_state+0x4>
			return 0;
    d8b4:	2000      	movs	r0, #0
    d8b6:	e7f7      	b.n	d8a8 <pinctrl_lookup_state+0x16>

0000d8b8 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    d8b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d8bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    d8c0:	2701      	movs	r7, #1
    p_reg->OUTCLR = clr_mask;
    d8c2:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    d8c6:	4281      	cmp	r1, r0
    d8c8:	d101      	bne.n	d8ce <pinctrl_configure_pins+0x16>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    d8ca:	2000      	movs	r0, #0
    d8cc:	e015      	b.n	d8fa <pinctrl_configure_pins+0x42>
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    d8ce:	6804      	ldr	r4, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    d8d0:	f004 037f 	and.w	r3, r4, #127	; 0x7f
			pin = 0xFFFFFFFFU;
    d8d4:	2b7f      	cmp	r3, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    d8d6:	f3c4 2543 	ubfx	r5, r4, #9, #4
		switch (NRF_GET_FUN(pins[i])) {
    d8da:	ea4f 4414 	mov.w	r4, r4, lsr #16
			pin = 0xFFFFFFFFU;
    d8de:	bf08      	it	eq
    d8e0:	f04f 33ff 	moveq.w	r3, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
    d8e4:	2c1a      	cmp	r4, #26
    d8e6:	d045      	beq.n	d974 <pinctrl_configure_pins+0xbc>
    d8e8:	d809      	bhi.n	d8fe <pinctrl_configure_pins+0x46>
    d8ea:	2c05      	cmp	r4, #5
    d8ec:	d01b      	beq.n	d926 <pinctrl_configure_pins+0x6e>
    d8ee:	2c06      	cmp	r4, #6
    d8f0:	d01e      	beq.n	d930 <pinctrl_configure_pins+0x78>
    d8f2:	2c04      	cmp	r4, #4
    d8f4:	d00a      	beq.n	d90c <pinctrl_configure_pins+0x54>
    d8f6:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    d8fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		switch (NRF_GET_FUN(pins[i])) {
    d8fe:	2c1b      	cmp	r4, #27
    d900:	d03b      	beq.n	d97a <pinctrl_configure_pins+0xc2>
    d902:	2c1c      	cmp	r4, #28
    d904:	d1f7      	bne.n	d8f6 <pinctrl_configure_pins+0x3e>
			NRF_PSEL_QDEC(reg, LED) = pin;
    d906:	f8c2 351c 	str.w	r3, [r2, #1308]	; 0x51c
			if (write != NO_WRITE) {
    d90a:	e013      	b.n	d934 <pinctrl_configure_pins+0x7c>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    d90c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    d910:	f04f 0c00 	mov.w	ip, #0
    *p_pin = pin_number & 0x1F;
    d914:	f003 041f 	and.w	r4, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    d918:	fa07 f404 	lsl.w	r4, r7, r4
    p_reg->OUTCLR = clr_mask;
    d91c:	f8c6 450c 	str.w	r4, [r6, #1292]	; 0x50c
}
    d920:	f04f 0e01 	mov.w	lr, #1
    d924:	e009      	b.n	d93a <pinctrl_configure_pins+0x82>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    d926:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    d92a:	f04f 0c01 	mov.w	ip, #1
    d92e:	e7f1      	b.n	d914 <pinctrl_configure_pins+0x5c>
			NRF_PSEL_SPIM(reg, MISO) = pin;
    d930:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    d934:	f04f 0c00 	mov.w	ip, #0
			dir = NRF_GPIO_PIN_DIR_INPUT;
    d938:	46e6      	mov	lr, ip
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    d93a:	f850 4b04 	ldr.w	r4, [r0], #4
    d93e:	f404 5800 	and.w	r8, r4, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    d942:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    d946:	f3c4 18c1 	ubfx	r8, r4, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    d94a:	ea4f 2405 	mov.w	r4, r5, lsl #8
    d94e:	bf18      	it	ne
    d950:	f04f 0e00 	movne.w	lr, #0
    *p_pin = pin_number & 0x1F;
    d954:	f003 031f 	and.w	r3, r3, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    d958:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
    d95c:	bf18      	it	ne
    d95e:	f04f 0c01 	movne.w	ip, #1
    d962:	ea44 040e 	orr.w	r4, r4, lr
    reg->PIN_CNF[pin_number] = cnf;
    d966:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    d96a:	ea44 044c 	orr.w	r4, r4, ip, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    d96e:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    d972:	e7a8      	b.n	d8c6 <pinctrl_configure_pins+0xe>
			NRF_PSEL_QDEC(reg, A) = pin;
    d974:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
			if (write != NO_WRITE) {
    d978:	e7dc      	b.n	d934 <pinctrl_configure_pins+0x7c>
			NRF_PSEL_QDEC(reg, B) = pin;
    d97a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
			if (write != NO_WRITE) {
    d97e:	e7d9      	b.n	d934 <pinctrl_configure_pins+0x7c>

0000d980 <qdec_nrfx_sample_fetch>:
	if ((chan != SENSOR_CHAN_ALL) && (chan != SENSOR_CHAN_ROTATION)) {
    d980:	2939      	cmp	r1, #57	; 0x39
{
    d982:	b507      	push	{r0, r1, r2, lr}
	if ((chan != SENSOR_CHAN_ALL) && (chan != SENSOR_CHAN_ROTATION)) {
    d984:	d001      	beq.n	d98a <qdec_nrfx_sample_fetch+0xa>
    d986:	2922      	cmp	r1, #34	; 0x22
    d988:	d10c      	bne.n	d9a4 <qdec_nrfx_sample_fetch+0x24>
	nrfx_qdec_accumulators_read(&acc, &accdbl);
    d98a:	f10d 0106 	add.w	r1, sp, #6
    d98e:	a801      	add	r0, sp, #4
    d990:	f7fc f90e 	bl	9bb0 <nrfx_qdec_accumulators_read>
	accumulate(data, acc);
    d994:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
    d998:	f7f8 fdb0 	bl	64fc <accumulate.constprop.0>
	return 0;
    d99c:	2000      	movs	r0, #0
}
    d99e:	b003      	add	sp, #12
    d9a0:	f85d fb04 	ldr.w	pc, [sp], #4
		return -ENOTSUP;
    d9a4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    d9a8:	e7f9      	b.n	d99e <qdec_nrfx_sample_fetch+0x1e>

0000d9aa <irq_connect0>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(SPIM(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_SPI_0_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(0);
    d9aa:	2200      	movs	r2, #0
    d9ac:	2101      	movs	r1, #1
    d9ae:	2003      	movs	r0, #3
    d9b0:	f7f6 bb82 	b.w	40b8 <z_arm_irq_priority_set>

0000d9b4 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
    d9b4:	b510      	push	{r4, lr}
	while (*count) {
    d9b6:	680b      	ldr	r3, [r1, #0]
    d9b8:	b913      	cbnz	r3, d9c0 <spi_context_get_next_buf.constprop.0+0xc>
	*buf_len = 0;
    d9ba:	6013      	str	r3, [r2, #0]
	return NULL;
    d9bc:	4618      	mov	r0, r3
    d9be:	e005      	b.n	d9cc <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
    d9c0:	6803      	ldr	r3, [r0, #0]
    d9c2:	685c      	ldr	r4, [r3, #4]
    d9c4:	b11c      	cbz	r4, d9ce <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
    d9c6:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
    d9c8:	6803      	ldr	r3, [r0, #0]
    d9ca:	6818      	ldr	r0, [r3, #0]
}
    d9cc:	bd10      	pop	{r4, pc}
		++(*current);
    d9ce:	3308      	adds	r3, #8
    d9d0:	6003      	str	r3, [r0, #0]
		--(*count);
    d9d2:	680b      	ldr	r3, [r1, #0]
    d9d4:	3b01      	subs	r3, #1
    d9d6:	600b      	str	r3, [r1, #0]
    d9d8:	e7ed      	b.n	d9b6 <spi_context_get_next_buf.constprop.0+0x2>

0000d9da <z_log_msg_static_create.constprop.0>:
    d9da:	2300      	movs	r3, #0
    d9dc:	f7f4 bf06 	b.w	27ec <z_impl_z_log_msg_static_create>

0000d9e0 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    d9e0:	4603      	mov	r3, r0
    d9e2:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
    d9e4:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    d9e6:	7919      	ldrb	r1, [r3, #4]
    d9e8:	2301      	movs	r3, #1
    d9ea:	fa03 f101 	lsl.w	r1, r3, r1
    d9ee:	6903      	ldr	r3, [r0, #16]
    d9f0:	681b      	ldr	r3, [r3, #0]
    d9f2:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    d9f4:	bf18      	it	ne
    d9f6:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    d9fa:	b112      	cbz	r2, da02 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_set_bits_raw(port, pins);
    d9fc:	6883      	ldr	r3, [r0, #8]
    d9fe:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    da00:	4718      	bx	r3
    da02:	6883      	ldr	r3, [r0, #8]
    da04:	691b      	ldr	r3, [r3, #16]
    da06:	e7fb      	b.n	da00 <gpio_pin_set_dt.isra.0+0x20>

0000da08 <_spi_context_cs_control>:
{
    da08:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    da0a:	6803      	ldr	r3, [r0, #0]
{
    da0c:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    da0e:	b1e3      	cbz	r3, da4a <_spi_context_cs_control+0x42>
    da10:	6898      	ldr	r0, [r3, #8]
    da12:	b1d0      	cbz	r0, da4a <_spi_context_cs_control+0x42>
    da14:	6805      	ldr	r5, [r0, #0]
    da16:	b1c5      	cbz	r5, da4a <_spi_context_cs_control+0x42>
		if (on) {
    da18:	b149      	cbz	r1, da2e <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
    da1a:	2101      	movs	r1, #1
    da1c:	f7ff ffe0 	bl	d9e0 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
    da20:	6823      	ldr	r3, [r4, #0]
    da22:	689b      	ldr	r3, [r3, #8]
    da24:	6898      	ldr	r0, [r3, #8]
}
    da26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
    da2a:	f000 bd87 	b.w	e53c <z_impl_k_busy_wait>
			if (!force_off &&
    da2e:	b912      	cbnz	r2, da36 <_spi_context_cs_control+0x2e>
    da30:	889b      	ldrh	r3, [r3, #4]
    da32:	04db      	lsls	r3, r3, #19
    da34:	d409      	bmi.n	da4a <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
    da36:	6880      	ldr	r0, [r0, #8]
    da38:	f000 fd80 	bl	e53c <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    da3c:	6823      	ldr	r3, [r4, #0]
    da3e:	2100      	movs	r1, #0
    da40:	6898      	ldr	r0, [r3, #8]
}
    da42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    da46:	f7ff bfcb 	b.w	d9e0 <gpio_pin_set_dt.isra.0>
}
    da4a:	bd38      	pop	{r3, r4, r5, pc}

0000da4c <spi_context_unlock_unconditionally>:
{
    da4c:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
    da4e:	2201      	movs	r2, #1
    da50:	2100      	movs	r1, #0
{
    da52:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
    da54:	f7ff ffd8 	bl	da08 <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
    da58:	69a3      	ldr	r3, [r4, #24]
    da5a:	b933      	cbnz	r3, da6a <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
    da5c:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    da5e:	f104 0010 	add.w	r0, r4, #16
}
    da62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    da66:	f7fd be61 	b.w	b72c <z_impl_k_sem_give>
    da6a:	bd10      	pop	{r4, pc}

0000da6c <spi_nrfx_release>:
{
    da6c:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    da6e:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    da70:	6803      	ldr	r3, [r0, #0]
    da72:	428b      	cmp	r3, r1
    da74:	d106      	bne.n	da84 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
    da76:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
    da7a:	b934      	cbnz	r4, da8a <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
    da7c:	f7ff ffe6 	bl	da4c <spi_context_unlock_unconditionally>
	return 0;
    da80:	4620      	mov	r0, r4
}
    da82:	bd10      	pop	{r4, pc}
		return -EINVAL;
    da84:	f06f 0015 	mvn.w	r0, #21
    da88:	e7fb      	b.n	da82 <spi_nrfx_release+0x16>
		return -EBUSY;
    da8a:	f06f 000f 	mvn.w	r0, #15
    da8e:	e7f8      	b.n	da82 <spi_nrfx_release+0x16>

0000da90 <finish_transaction.isra.0>:
static void finish_transaction(const struct device *dev, int error)
    da90:	b538      	push	{r3, r4, r5, lr}
	_spi_context_cs_control(ctx, on, false);
    da92:	2200      	movs	r2, #0
    da94:	4604      	mov	r4, r0
    da96:	460d      	mov	r5, r1
    da98:	4611      	mov	r1, r2
    da9a:	f7ff ffb5 	bl	da08 <_spi_context_cs_control>
	ctx->sync_status = status;
    da9e:	6325      	str	r5, [r4, #48]	; 0x30
    daa0:	f104 0020 	add.w	r0, r4, #32
    daa4:	f7fd fe42 	bl	b72c <z_impl_k_sem_give>
	dev_data->busy = false;
    daa8:	2300      	movs	r3, #0
    daaa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
    daae:	bd38      	pop	{r3, r4, r5, pc}

0000dab0 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    dab0:	4770      	bx	lr

0000dab2 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    dab2:	f100 0350 	add.w	r3, r0, #80	; 0x50
    dab6:	009b      	lsls	r3, r3, #2
    dab8:	b29b      	uxth	r3, r3
    daba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    dabe:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    dac2:	2200      	movs	r2, #0
    dac4:	601a      	str	r2, [r3, #0]
    dac6:	681b      	ldr	r3, [r3, #0]
}
    dac8:	4770      	bx	lr

0000daca <sys_clock_cycle_get_32>:
{
    daca:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    dacc:	f7f9 f9b4 	bl	6e38 <z_nrf_rtc_timer_read>
}
    dad0:	bd08      	pop	{r3, pc}

0000dad2 <bytewise_bit_swap>:
	uint32_t inp = (*(uint32_t *)input);
    dad2:	6803      	ldr	r3, [r0, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
    dad4:	fa93 f3a3 	rbit	r3, r3
	return sys_cpu_to_be32((uint32_t)__RBIT(inp));
    dad8:	0618      	lsls	r0, r3, #24
    dada:	0a1a      	lsrs	r2, r3, #8
    dadc:	ea40 6013 	orr.w	r0, r0, r3, lsr #24
    dae0:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    dae4:	021b      	lsls	r3, r3, #8
    dae6:	4310      	orrs	r0, r2
    dae8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
}
    daec:	4318      	orrs	r0, r3
    daee:	4770      	bx	lr

0000daf0 <mpsl_fem_api_init>:

#include <mpsl_fem_init.h>
#include <zephyr/device.h>

static int mpsl_fem_api_init(void)
{
    daf0:	b508      	push	{r3, lr}

	mpsl_fem_init();
    daf2:	f7f2 fdce 	bl	692 <mpsl_fem_init>

	return 0;
}
    daf6:	2000      	movs	r0, #0
    daf8:	bd08      	pop	{r3, pc}

0000dafa <gpio_pin_interrupt_configure_dt>:
{
    dafa:	b430      	push	{r4, r5}
    dafc:	4603      	mov	r3, r0
    dafe:	460a      	mov	r2, r1
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    db00:	6800      	ldr	r0, [r0, #0]
    db02:	7919      	ldrb	r1, [r3, #4]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    db04:	0213      	lsls	r3, r2, #8
	const struct gpio_driver_api *api =
    db06:	6884      	ldr	r4, [r0, #8]
	const struct gpio_driver_data *const data =
    db08:	6905      	ldr	r5, [r0, #16]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    db0a:	d506      	bpl.n	db1a <gpio_pin_interrupt_configure_dt+0x20>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    db0c:	682d      	ldr	r5, [r5, #0]
    db0e:	2301      	movs	r3, #1
    db10:	408b      	lsls	r3, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    db12:	422b      	tst	r3, r5
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
    db14:	bf18      	it	ne
    db16:	f082 62c0 	eorne.w	r2, r2, #100663296	; 0x6000000
	return api->pin_interrupt_configure(port, pin, mode, trig);
    db1a:	69a4      	ldr	r4, [r4, #24]
    db1c:	f002 63c0 	and.w	r3, r2, #100663296	; 0x6000000
    db20:	46a4      	mov	ip, r4
    db22:	f002 72b0 	and.w	r2, r2, #23068672	; 0x1600000
}
    db26:	bc30      	pop	{r4, r5}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    db28:	4760      	bx	ip

0000db2a <gpio_pin_configure_dt>:
{
    db2a:	b4f0      	push	{r4, r5, r6, r7}
    db2c:	4603      	mov	r3, r0
    db2e:	460a      	mov	r2, r1
				  spec->pin,
    db30:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
    db32:	88db      	ldrh	r3, [r3, #6]
	return gpio_pin_configure(spec->port,
    db34:	6800      	ldr	r0, [r0, #0]
    db36:	4313      	orrs	r3, r2
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    db38:	02dc      	lsls	r4, r3, #11
	const struct gpio_driver_api *api =
    db3a:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
    db3c:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    db3e:	d506      	bpl.n	db4e <gpio_pin_configure_dt+0x24>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    db40:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    db44:	d003      	beq.n	db4e <gpio_pin_configure_dt+0x24>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    db46:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    db48:	bf48      	it	mi
    db4a:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    db4e:	6834      	ldr	r4, [r6, #0]
    db50:	2501      	movs	r5, #1
    db52:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    db54:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    db58:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    db5a:	bf4c      	ite	mi
    db5c:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    db5e:	43ac      	bicpl	r4, r5
    db60:	6034      	str	r4, [r6, #0]
	return api->pin_configure(port, pin, flags);
    db62:	683b      	ldr	r3, [r7, #0]
}
    db64:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
    db66:	4718      	bx	r3

0000db68 <spi_write_dt>:
 *
 * @return a value from spi_write().
 */
static inline int spi_write_dt(const struct spi_dt_spec *spec,
			       const struct spi_buf_set *tx_bufs)
{
    db68:	b410      	push	{r4}
    db6a:	460a      	mov	r2, r1
	return spi_write(spec->bus, &spec->config, tx_bufs);
    db6c:	4601      	mov	r1, r0
    db6e:	f851 0b04 	ldr.w	r0, [r1], #4
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    db72:	6883      	ldr	r3, [r0, #8]
    db74:	681c      	ldr	r4, [r3, #0]
    db76:	2300      	movs	r3, #0
    db78:	46a4      	mov	ip, r4
}
    db7a:	bc10      	pop	{r4}
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    db7c:	4760      	bx	ip

0000db7e <pmw3360_channel_get>:
	struct pmw3360_data *data = dev->data;
    db7e:	6903      	ldr	r3, [r0, #16]
	if (unlikely(!data->ready)) {
    db80:	f893 0060 	ldrb.w	r0, [r3, #96]	; 0x60
    db84:	b178      	cbz	r0, dba6 <pmw3360_channel_get+0x28>
	switch (chan) {
    db86:	2923      	cmp	r1, #35	; 0x23
    db88:	d004      	beq.n	db94 <pmw3360_channel_get+0x16>
    db8a:	2924      	cmp	r1, #36	; 0x24
    db8c:	d008      	beq.n	dba0 <pmw3360_channel_get+0x22>
    db8e:	f06f 0085 	mvn.w	r0, #133	; 0x85
    db92:	4770      	bx	lr
		val->val1 = data->x;
    db94:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
    db98:	6013      	str	r3, [r2, #0]
		val->val2 = 0;
    db9a:	2000      	movs	r0, #0
    db9c:	6050      	str	r0, [r2, #4]
    db9e:	4770      	bx	lr
		val->val1 = data->y;
    dba0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
		break;
    dba4:	e7f8      	b.n	db98 <pmw3360_channel_get+0x1a>
		return -EBUSY;
    dba6:	f06f 000f 	mvn.w	r0, #15
}
    dbaa:	4770      	bx	lr

0000dbac <pmw3360_trigger_set>:
{
    dbac:	b570      	push	{r4, r5, r6, lr}
	if (unlikely(trig->type != SENSOR_TRIG_DATA_READY)) {
    dbae:	880b      	ldrh	r3, [r1, #0]
    dbb0:	2b01      	cmp	r3, #1
{
    dbb2:	4614      	mov	r4, r2
	if (unlikely(trig->type != SENSOR_TRIG_DATA_READY)) {
    dbb4:	d11e      	bne.n	dbf4 <pmw3360_trigger_set+0x48>
	if (unlikely(trig->chan != SENSOR_CHAN_ALL)) {
    dbb6:	884b      	ldrh	r3, [r1, #2]
    dbb8:	2b39      	cmp	r3, #57	; 0x39
    dbba:	d11b      	bne.n	dbf4 <pmw3360_trigger_set+0x48>
	struct pmw3360_data *data = dev->data;
    dbbc:	6905      	ldr	r5, [r0, #16]
	if (unlikely(!data->ready)) {
    dbbe:	f895 3060 	ldrb.w	r3, [r5, #96]	; 0x60
    dbc2:	b1d3      	cbz	r3, dbfa <pmw3360_trigger_set+0x4e>
	const struct pmw3360_config *config = dev->config;
    dbc4:	6840      	ldr	r0, [r0, #4]
	__asm__ volatile(
    dbc6:	f04f 0340 	mov.w	r3, #64	; 0x40
    dbca:	f3ef 8611 	mrs	r6, BASEPRI
    dbce:	f383 8812 	msr	BASEPRI_MAX, r3
    dbd2:	f3bf 8f6f 	isb	sy
	if (handler) {
    dbd6:	b152      	cbz	r2, dbee <pmw3360_trigger_set+0x42>
		err = gpio_pin_interrupt_configure_dt(&config->irq_gpio,
    dbd8:	f04f 6198 	mov.w	r1, #79691776	; 0x4c00000
		err = gpio_pin_interrupt_configure_dt(&config->irq_gpio,
    dbdc:	f7ff ff8d 	bl	dafa <gpio_pin_interrupt_configure_dt>
	if (!err) {
    dbe0:	b900      	cbnz	r0, dbe4 <pmw3360_trigger_set+0x38>
		data->data_ready_handler = handler;
    dbe2:	616c      	str	r4, [r5, #20]
	__asm__ volatile(
    dbe4:	f386 8811 	msr	BASEPRI, r6
    dbe8:	f3bf 8f6f 	isb	sy
}
    dbec:	bd70      	pop	{r4, r5, r6, pc}
		err = gpio_pin_interrupt_configure_dt(&config->irq_gpio,
    dbee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    dbf2:	e7f3      	b.n	dbdc <pmw3360_trigger_set+0x30>
		return -ENOTSUP;
    dbf4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    dbf8:	e7f8      	b.n	dbec <pmw3360_trigger_set+0x40>
		return -EBUSY;
    dbfa:	f06f 000f 	mvn.w	r0, #15
    dbfe:	e7f5      	b.n	dbec <pmw3360_trigger_set+0x40>

0000dc00 <k_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    dc00:	f000 bc9c 	b.w	e53c <z_impl_k_busy_wait>

0000dc04 <z_log_msg_static_create.constprop.0>:
    dc04:	2300      	movs	r3, #0
    dc06:	f7f4 bdf1 	b.w	27ec <z_impl_z_log_msg_static_create>

0000dc0a <pmw3360_async_init_power_up>:
	return reg_write(dev, PMW3360_REG_POWER_UP_RESET, 0x5A);
    dc0a:	225a      	movs	r2, #90	; 0x5a
    dc0c:	213a      	movs	r1, #58	; 0x3a
    dc0e:	f7fa bd73 	b.w	86f8 <reg_write>

0000dc12 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    dc12:	4700      	bx	r0

0000dc14 <nrfx_busy_wait>:
    dc14:	f000 bc92 	b.w	e53c <z_impl_k_busy_wait>

0000dc18 <clock_stop>:
{
    dc18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    dc1a:	4604      	mov	r4, r0
    dc1c:	b118      	cbz	r0, dc26 <clock_stop+0xe>
    dc1e:	2801      	cmp	r0, #1
    dc20:	d020      	beq.n	dc64 <clock_stop+0x4c>
}
    dc22:	b003      	add	sp, #12
    dc24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dc26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dc2a:	2202      	movs	r2, #2
    dc2c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dc30:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    dc34:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    dc38:	2201      	movs	r2, #1
    dc3a:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    dc3c:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    dc3e:	2301      	movs	r3, #1
    dc40:	f88d 3007 	strb.w	r3, [sp, #7]
    dc44:	f242 7510 	movw	r5, #10000	; 0x2710
    dc48:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    dc4c:	b1bc      	cbz	r4, dc7e <clock_stop+0x66>
    dc4e:	2c01      	cmp	r4, #1
    dc50:	d1e7      	bne.n	dc22 <clock_stop+0xa>
            if (p_clk_src != NULL)
    dc52:	b38f      	cbz	r7, dcb8 <clock_stop+0xa0>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    dc54:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    dc58:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    dc5c:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    dc5e:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    dc62:	e014      	b.n	dc8e <clock_stop+0x76>
    p_reg->INTENCLR = mask;
    dc64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dc68:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    dc6a:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dc6e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    dc72:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    dc76:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    dc78:	f10d 0707 	add.w	r7, sp, #7
    dc7c:	e7df      	b.n	dc3e <clock_stop+0x26>
            if (p_clk_src != NULL)
    dc7e:	b18f      	cbz	r7, dca4 <clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    dc80:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    dc84:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    dc88:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    dc8a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    dc8e:	03da      	lsls	r2, r3, #15
    dc90:	d5c7      	bpl.n	dc22 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    dc92:	f89d 0007 	ldrb.w	r0, [sp, #7]
    dc96:	2801      	cmp	r0, #1
    dc98:	d1c3      	bne.n	dc22 <clock_stop+0xa>
    dc9a:	f7ff ffbb 	bl	dc14 <nrfx_busy_wait>
    dc9e:	3d01      	subs	r5, #1
    dca0:	d1d4      	bne.n	dc4c <clock_stop+0x34>
    dca2:	e7be      	b.n	dc22 <clock_stop+0xa>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    dca4:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    dca8:	03d9      	lsls	r1, r3, #15
    dcaa:	d5ba      	bpl.n	dc22 <clock_stop+0xa>
    dcac:	2001      	movs	r0, #1
    dcae:	f7ff ffb1 	bl	dc14 <nrfx_busy_wait>
    dcb2:	3d01      	subs	r5, #1
    dcb4:	d1f6      	bne.n	dca4 <clock_stop+0x8c>
    dcb6:	e7b4      	b.n	dc22 <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    dcb8:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    dcbc:	03db      	lsls	r3, r3, #15
    dcbe:	d5b0      	bpl.n	dc22 <clock_stop+0xa>
    dcc0:	2001      	movs	r0, #1
    dcc2:	f7ff ffa7 	bl	dc14 <nrfx_busy_wait>
    dcc6:	3d01      	subs	r5, #1
    dcc8:	d1f6      	bne.n	dcb8 <clock_stop+0xa0>
    dcca:	e7aa      	b.n	dc22 <clock_stop+0xa>

0000dccc <nrfx_clock_start>:
{
    dccc:	b508      	push	{r3, lr}
    switch (domain)
    dcce:	b110      	cbz	r0, dcd6 <nrfx_clock_start+0xa>
    dcd0:	2801      	cmp	r0, #1
    dcd2:	d028      	beq.n	dd26 <nrfx_clock_start+0x5a>
}
    dcd4:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    dcd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dcda:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    dcde:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    dce2:	03c9      	lsls	r1, r1, #15
    dce4:	d40b      	bmi.n	dcfe <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    dce6:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    dcea:	07d0      	lsls	r0, r2, #31
    dcec:	d50c      	bpl.n	dd08 <nrfx_clock_start+0x3c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    dcee:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
    if (!is_correct_clk)
    dcf2:	0792      	lsls	r2, r2, #30
    dcf4:	d105      	bne.n	dd02 <nrfx_clock_start+0x36>
    p_reg->INTENSET = mask;
    dcf6:	2202      	movs	r2, #2
    dcf8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    dcfc:	e7ea      	b.n	dcd4 <nrfx_clock_start+0x8>
    if (!is_correct_clk)
    dcfe:	0791      	lsls	r1, r2, #30
    dd00:	d002      	beq.n	dd08 <nrfx_clock_start+0x3c>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    dd02:	2000      	movs	r0, #0
    dd04:	f7ff ff88 	bl	dc18 <clock_stop>
    p_reg->LFCLKSRC = (uint32_t)(source);
    dd08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dd0c:	2200      	movs	r2, #0
    dd0e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dd12:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    dd16:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    dd1a:	2202      	movs	r2, #2
    dd1c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    dd20:	2201      	movs	r2, #1
    dd22:	609a      	str	r2, [r3, #8]
}
    dd24:	e7d6      	b.n	dcd4 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dd26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dd2a:	2200      	movs	r2, #0
    dd2c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    dd30:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    dd34:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    dd38:	6018      	str	r0, [r3, #0]
}
    dd3a:	e7cb      	b.n	dcd4 <nrfx_clock_start+0x8>

0000dd3c <nrfx_clock_stop>:
    clock_stop(domain);
    dd3c:	f7ff bf6c 	b.w	dc18 <clock_stop>

0000dd40 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    dd40:	f000 001f 	and.w	r0, r0, #31
    dd44:	0080      	lsls	r0, r0, #2
    dd46:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    dd4a:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    dd4e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    dd52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    dd56:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    dd5a:	4770      	bx	lr

0000dd5c <nrf_power_event_get_and_clear.constprop.0>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    dd5c:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    dd60:	681a      	ldr	r2, [r3, #0]
    dd62:	2a00      	cmp	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    dd64:	bf1f      	itttt	ne
    dd66:	2200      	movne	r2, #0
    dd68:	601a      	strne	r2, [r3, #0]
    dd6a:	681b      	ldrne	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    dd6c:	2001      	movne	r0, #1
    dd6e:	bf08      	it	eq
    dd70:	2000      	moveq	r0, #0
}
    dd72:	4770      	bx	lr

0000dd74 <nrfx_power_usbevt_enable>:
    p_reg->INTENSET = mask;
    dd74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dd78:	f44f 7260 	mov.w	r2, #896	; 0x380
    dd7c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    dd80:	4770      	bx	lr

0000dd82 <nrfx_power_usbevt_disable>:
    p_reg->INTENCLR = mask;
    dd82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dd86:	f44f 7260 	mov.w	r2, #896	; 0x380
    dd8a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    dd8e:	4770      	bx	lr

0000dd90 <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
    dd90:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
    dd92:	f7fb fdb9 	bl	9908 <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
    dd96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
    dd9a:	f7fb ba17 	b.w	91cc <nrfx_clock_irq_handler>

0000dd9e <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
    dd9e:	1c43      	adds	r3, r0, #1
    dda0:	d008      	beq.n	ddb4 <spim_pin_uninit+0x16>
    *p_pin = pin_number & 0x1F;
    dda2:	f000 001f 	and.w	r0, r0, #31
    reg->PIN_CNF[pin_number] = cnf;
    dda6:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    ddaa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    ddae:	2202      	movs	r2, #2
    ddb0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    ddb4:	4770      	bx	lr

0000ddb6 <nrf_gpio_pin_write>:
    *p_pin = pin_number & 0x1F;
    ddb6:	f000 001f 	and.w	r0, r0, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    ddba:	2301      	movs	r3, #1
    ddbc:	4083      	lsls	r3, r0
    ddbe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    if (value == 0)
    ddc2:	b911      	cbnz	r1, ddca <nrf_gpio_pin_write+0x14>
    p_reg->OUTCLR = clr_mask;
    ddc4:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    ddc8:	4770      	bx	lr
    p_reg->OUTSET = set_mask;
    ddca:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    ddce:	4770      	bx	lr

0000ddd0 <set_ss_pin_state>:
{
    ddd0:	4603      	mov	r3, r0
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    ddd2:	7fc0      	ldrb	r0, [r0, #31]
    ddd4:	28ff      	cmp	r0, #255	; 0xff
    ddd6:	d006      	beq.n	dde6 <set_ss_pin_state+0x16>
                           p_cb->ss_active_high ? active : !active);
    ddd8:	7f9b      	ldrb	r3, [r3, #30]
        nrf_gpio_pin_write(p_cb->ss_pin,
    ddda:	079b      	lsls	r3, r3, #30
    dddc:	bf58      	it	pl
    ddde:	f081 0101 	eorpl.w	r1, r1, #1
    dde2:	f7ff bfe8 	b.w	ddb6 <nrf_gpio_pin_write>
}
    dde6:	4770      	bx	lr

0000dde8 <nrfx_timer_compare>:
{
    dde8:	b570      	push	{r4, r5, r6, lr}
    return (nrf_timer_int_mask_t)
    ddea:	f44f 3480 	mov.w	r4, #65536	; 0x10000
        nrf_timer_event_clear(p_instance->p_reg, nrf_timer_compare_event_get(cc_channel));
    ddee:	6805      	ldr	r5, [r0, #0]
    ddf0:	408c      	lsls	r4, r1
    if (enable_int)
    ddf2:	b173      	cbz	r3, de12 <nrfx_timer_compare+0x2a>
    return (nrf_timer_event_t)NRFX_OFFSETOF(NRF_TIMER_Type, EVENTS_COMPARE[channel]);
    ddf4:	008b      	lsls	r3, r1, #2
    ddf6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ddfa:	2600      	movs	r6, #0
    ddfc:	50ee      	str	r6, [r5, r3]
    ddfe:	58eb      	ldr	r3, [r5, r3]
        nrf_timer_int_enable(p_instance->p_reg, timer_int);
    de00:	6803      	ldr	r3, [r0, #0]
    p_reg->INTENSET = mask;
    de02:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    nrf_timer_cc_set(p_instance->p_reg, cc_channel, cc_value);
    de06:	6803      	ldr	r3, [r0, #0]
    p_reg->CC[cc_channel] = cc_value;
    de08:	f501 71a8 	add.w	r1, r1, #336	; 0x150
    de0c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
    de10:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENCLR = mask;
    de12:	f8c5 4308 	str.w	r4, [r5, #776]	; 0x308
}
    de16:	e7f6      	b.n	de06 <nrfx_timer_compare+0x1e>

0000de18 <nrfx_usbd_consumer>:
{
    de18:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
    de1a:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
    de1c:	429c      	cmp	r4, r3
    de1e:	d209      	bcs.n	de34 <nrfx_usbd_consumer+0x1c>
        p_next->size = 0;
    de20:	2500      	movs	r5, #0
    de22:	6045      	str	r5, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    de24:	6809      	ldr	r1, [r1, #0]
    de26:	6001      	str	r1, [r0, #0]
    return (ep_size == data_size) && (size != 0);
    de28:	429a      	cmp	r2, r3
    de2a:	d10c      	bne.n	de46 <nrfx_usbd_consumer+0x2e>
    de2c:	1e20      	subs	r0, r4, #0
    de2e:	bf18      	it	ne
    de30:	2001      	movne	r0, #1
}
    de32:	bd30      	pop	{r4, r5, pc}
        p_next->size = data_size;
    de34:	6043      	str	r3, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    de36:	680d      	ldr	r5, [r1, #0]
    de38:	6005      	str	r5, [r0, #0]
        p_transfer->p_data.addr += data_size;
    de3a:	6808      	ldr	r0, [r1, #0]
        size -= data_size;
    de3c:	1ae4      	subs	r4, r4, r3
        p_transfer->p_data.addr += data_size;
    de3e:	4418      	add	r0, r3
        p_transfer->size = size;
    de40:	604c      	str	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
    de42:	6008      	str	r0, [r1, #0]
    de44:	e7f0      	b.n	de28 <nrfx_usbd_consumer+0x10>
    return (ep_size == data_size) && (size != 0);
    de46:	2000      	movs	r0, #0
    de48:	e7f3      	b.n	de32 <nrfx_usbd_consumer+0x1a>

0000de4a <nrfx_usbd_feeder_ram>:
    if (tx_size > ep_size)
    de4a:	684b      	ldr	r3, [r1, #4]
    de4c:	429a      	cmp	r2, r3
    de4e:	bf28      	it	cs
    de50:	461a      	movcs	r2, r3
    p_next->p_data = p_transfer->p_data;
    de52:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    de54:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    de58:	6848      	ldr	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    de5a:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
    de5c:	1a80      	subs	r0, r0, r2
    de5e:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    de60:	4413      	add	r3, r2
}
    de62:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
    de64:	600b      	str	r3, [r1, #0]
}
    de66:	bf18      	it	ne
    de68:	2001      	movne	r0, #1
    de6a:	4770      	bx	lr

0000de6c <nrfx_usbd_feeder_ram_zlp>:
    if (tx_size > ep_size)
    de6c:	684b      	ldr	r3, [r1, #4]
    de6e:	429a      	cmp	r2, r3
    de70:	bf28      	it	cs
    de72:	461a      	movcs	r2, r3
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    de74:	b162      	cbz	r2, de90 <nrfx_usbd_feeder_ram_zlp+0x24>
    de76:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    de78:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    de7c:	684b      	ldr	r3, [r1, #4]
    de7e:	1a9b      	subs	r3, r3, r2
    de80:	604b      	str	r3, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    de82:	680b      	ldr	r3, [r1, #0]
}
    de84:	1e10      	subs	r0, r2, #0
    p_transfer->p_data.addr += tx_size;
    de86:	4413      	add	r3, r2
    de88:	600b      	str	r3, [r1, #0]
}
    de8a:	bf18      	it	ne
    de8c:	2001      	movne	r0, #1
    de8e:	4770      	bx	lr
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    de90:	4613      	mov	r3, r2
    de92:	e7f1      	b.n	de78 <nrfx_usbd_feeder_ram_zlp+0xc>

0000de94 <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
    de94:	43c3      	mvns	r3, r0
    de96:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    de9a:	f000 000f 	and.w	r0, r0, #15
}
    de9e:	eb00 1003 	add.w	r0, r0, r3, lsl #4
    dea2:	4770      	bx	lr

0000dea4 <ev_started_handler>:
}
    dea4:	4770      	bx	lr

0000dea6 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
    dea6:	2087      	movs	r0, #135	; 0x87
    dea8:	f7fc b9c4 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000deac <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
    deac:	2086      	movs	r0, #134	; 0x86
    deae:	f7fc b9c1 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000deb2 <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
    deb2:	2085      	movs	r0, #133	; 0x85
    deb4:	f7fc b9be 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000deb8 <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
    deb8:	2084      	movs	r0, #132	; 0x84
    deba:	f7fc b9bb 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000debe <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
    debe:	2083      	movs	r0, #131	; 0x83
    dec0:	f7fc b9b8 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000dec4 <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
    dec4:	2082      	movs	r0, #130	; 0x82
    dec6:	f7fc b9b5 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000deca <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
    deca:	2081      	movs	r0, #129	; 0x81
    decc:	f7fc b9b2 	b.w	a234 <nrf_usbd_epin_dma_handler>

0000ded0 <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
    ded0:	f7fc b9cc 	b.w	a26c <nrf_usbd_ep0in_dma_handler>

0000ded4 <nrfx_usbd_ep_max_packet_size_set>:
{
    ded4:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
    ded6:	f7fc f8a3 	bl	a020 <ep_state_access>
    p_state->max_packet_size = size;
    deda:	8181      	strh	r1, [r0, #12]
}
    dedc:	bd08      	pop	{r3, pc}

0000dede <nrfx_usbd_ep_status_get>:
{
    dede:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
    dee0:	f7fc f89e 	bl	a020 <ep_state_access>
	__asm__ volatile(
    dee4:	f04f 0240 	mov.w	r2, #64	; 0x40
    dee8:	f3ef 8311 	mrs	r3, BASEPRI
    deec:	f382 8812 	msr	BASEPRI_MAX, r2
    def0:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
    def4:	6882      	ldr	r2, [r0, #8]
    def6:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    def8:	6802      	ldr	r2, [r0, #0]
    defa:	b92a      	cbnz	r2, df08 <nrfx_usbd_ep_status_get+0x2a>
    defc:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
    defe:	f383 8811 	msr	BASEPRI, r3
    df02:	f3bf 8f6f 	isb	sy
}
    df06:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    df08:	2004      	movs	r0, #4
    df0a:	e7f8      	b.n	defe <nrfx_usbd_ep_status_get+0x20>

0000df0c <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
    df0c:	2007      	movs	r0, #7
    df0e:	f7fc bce5 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df12 <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
    df12:	2006      	movs	r0, #6
    df14:	f7fc bce2 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df18 <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
    df18:	2005      	movs	r0, #5
    df1a:	f7fc bcdf 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df1e <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
    df1e:	2004      	movs	r0, #4
    df20:	f7fc bcdc 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df24 <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
    df24:	2003      	movs	r0, #3
    df26:	f7fc bcd9 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df2a <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
    df2a:	2002      	movs	r0, #2
    df2c:	f7fc bcd6 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df30 <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
    df30:	2001      	movs	r0, #1
    df32:	f7fc bcd3 	b.w	a8dc <nrf_usbd_epout_dma_handler>

0000df36 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
    df36:	f7fc bdcd 	b.w	aad4 <usbd_ep_abort>

0000df3a <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    df3a:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    df3c:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    df3e:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    df40:	bf9c      	itt	ls
    df42:	6881      	ldrls	r1, [r0, #8]
    df44:	185b      	addls	r3, r3, r1
    r = RdOff - WrOff - 1u;
    df46:	3b01      	subs	r3, #1
    df48:	1a98      	subs	r0, r3, r2
}
    df4a:	4770      	bx	lr

0000df4c <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    df4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    df50:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    df54:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    df56:	eba8 0604 	sub.w	r6, r8, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    df5a:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    df5c:	4296      	cmp	r6, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    df5e:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    df60:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    df62:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    df64:	d904      	bls.n	df70 <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    df66:	f7ff fb0b 	bl	d580 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    df6a:	60ec      	str	r4, [r5, #12]
}
    df6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    df70:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    df72:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    df76:	f7ff fb03 	bl	d580 <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    df7a:	6868      	ldr	r0, [r5, #4]
    df7c:	4622      	mov	r2, r4
    df7e:	19b9      	adds	r1, r7, r6
    df80:	e7f1      	b.n	df66 <_WriteNoCheck+0x1a>

0000df82 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    df82:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    df86:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    df88:	4606      	mov	r6, r0
    df8a:	4689      	mov	r9, r1
    df8c:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    df8e:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    df92:	6933      	ldr	r3, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    df94:	68b4      	ldr	r4, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    df96:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    df98:	429d      	cmp	r5, r3
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    df9a:	bf28      	it	cs
    df9c:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    df9e:	1b64      	subs	r4, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    dfa0:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    dfa2:	f103 33ff 	add.w	r3, r3, #4294967295
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    dfa6:	bf28      	it	cs
    dfa8:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    dfaa:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    dfac:	429c      	cmp	r4, r3
    dfae:	bf28      	it	cs
    dfb0:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    dfb2:	4649      	mov	r1, r9
    dfb4:	4428      	add	r0, r5
    dfb6:	4622      	mov	r2, r4
    dfb8:	f7ff fae2 	bl	d580 <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    dfbc:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    dfbe:	4425      	add	r5, r4
      WrOff = 0u;
    dfc0:	42ab      	cmp	r3, r5
    dfc2:	bf08      	it	eq
    dfc4:	2500      	moveq	r5, #0
  } while (NumBytes);
    dfc6:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    dfc8:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    dfca:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    dfcc:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    dfce:	d1e0      	bne.n	df92 <_WriteBlocking+0x10>
}
    dfd0:	4640      	mov	r0, r8
    dfd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000dfd6 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    dfd6:	f7fc bf53 	b.w	ae80 <_DoInit>

0000dfda <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(void)
{
    dfda:	b508      	push	{r3, lr}

	SEGGER_RTT_Init();
    dfdc:	f7ff fffb 	bl	dfd6 <SEGGER_RTT_Init>

	return 0;
}
    dfe0:	2000      	movs	r0, #0
    dfe2:	bd08      	pop	{r3, pc}

0000dfe4 <z_device_state_init>:
}
    dfe4:	4770      	bx	lr

0000dfe6 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    dfe6:	b140      	cbz	r0, dffa <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    dfe8:	68c3      	ldr	r3, [r0, #12]
    dfea:	7858      	ldrb	r0, [r3, #1]
    dfec:	f010 0001 	ands.w	r0, r0, #1
    dff0:	bf1e      	ittt	ne
    dff2:	7818      	ldrbne	r0, [r3, #0]
    dff4:	fab0 f080 	clzne	r0, r0
    dff8:	0940      	lsrne	r0, r0, #5
}
    dffa:	4770      	bx	lr

0000dffc <z_early_memset>:
	(void) memset(dst, c, n);
    dffc:	f7ff bacb 	b.w	d596 <memset>

0000e000 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    e000:	f7ff babe 	b.w	d580 <memcpy>

0000e004 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    e004:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
    e008:	4313      	orrs	r3, r2
    e00a:	f013 0303 	ands.w	r3, r3, #3
    e00e:	d10c      	bne.n	e02a <create_free_list+0x26>
	slab->free_list = NULL;
    e010:	6143      	str	r3, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    e012:	6881      	ldr	r1, [r0, #8]
    e014:	4299      	cmp	r1, r3
    e016:	d801      	bhi.n	e01c <create_free_list+0x18>
	return 0;
    e018:	2000      	movs	r0, #0
    e01a:	4770      	bx	lr
		*(char **)p = slab->free_list;
    e01c:	6941      	ldr	r1, [r0, #20]
    e01e:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
    e020:	68c1      	ldr	r1, [r0, #12]
		slab->free_list = p;
    e022:	6142      	str	r2, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    e024:	3301      	adds	r3, #1
		p += slab->block_size;
    e026:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    e028:	e7f3      	b.n	e012 <create_free_list+0xe>
		return -EINVAL;
    e02a:	f06f 0015 	mvn.w	r0, #21
}
    e02e:	4770      	bx	lr

0000e030 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    e030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e032:	4604      	mov	r4, r0
    e034:	460d      	mov	r5, r1
	__asm__ volatile(
    e036:	f04f 0340 	mov.w	r3, #64	; 0x40
    e03a:	f3ef 8611 	mrs	r6, BASEPRI
    e03e:	f383 8812 	msr	BASEPRI_MAX, r3
    e042:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    e046:	6947      	ldr	r7, [r0, #20]
    e048:	b977      	cbnz	r7, e068 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    e04a:	f000 f9ce 	bl	e3ea <z_unpend_first_thread>

		if (pending_thread != NULL) {
    e04e:	b158      	cbz	r0, e068 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    e050:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    e052:	6142      	str	r2, [r0, #20]
    e054:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    e056:	f000 f969 	bl	e32c <z_ready_thread>
			z_reschedule(&slab->lock, key);
    e05a:	4631      	mov	r1, r6
    e05c:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    e060:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    e064:	f7fd beec 	b.w	be40 <z_reschedule>
	**(char ***) mem = slab->free_list;
    e068:	682b      	ldr	r3, [r5, #0]
    e06a:	6962      	ldr	r2, [r4, #20]
    e06c:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    e06e:	682b      	ldr	r3, [r5, #0]
    e070:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    e072:	69a3      	ldr	r3, [r4, #24]
    e074:	3b01      	subs	r3, #1
    e076:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    e078:	f386 8811 	msr	BASEPRI, r6
    e07c:	f3bf 8f6f 	isb	sy
}
    e080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e082 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    e082:	f3ef 8005 	mrs	r0, IPSR
}
    e086:	3800      	subs	r0, #0
    e088:	bf18      	it	ne
    e08a:	2001      	movne	r0, #1
    e08c:	4770      	bx	lr

0000e08e <z_impl_k_thread_name_set>:
}
    e08e:	f06f 0057 	mvn.w	r0, #87	; 0x57
    e092:	4770      	bx	lr

0000e094 <k_thread_name_get>:
}
    e094:	2000      	movs	r0, #0
    e096:	4770      	bx	lr

0000e098 <z_impl_k_thread_start>:
	z_sched_start(thread);
    e098:	f7fd bee4 	b.w	be64 <z_sched_start>

0000e09c <z_pm_save_idle_exit>:
{
    e09c:	b508      	push	{r3, lr}
	pm_system_resume();
    e09e:	f7f4 ff0b 	bl	2eb8 <pm_system_resume>
}
    e0a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    e0a6:	f7ff bd03 	b.w	dab0 <sys_clock_idle_exit>

0000e0aa <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    e0aa:	f990 300e 	ldrsb.w	r3, [r0, #14]
    e0ae:	428b      	cmp	r3, r1
    e0b0:	d001      	beq.n	e0b6 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    e0b2:	f7fd be7f 	b.w	bdb4 <z_set_prio>
}
    e0b6:	2000      	movs	r0, #0
    e0b8:	4770      	bx	lr

0000e0ba <z_impl_k_mutex_init>:
{
    e0ba:	4603      	mov	r3, r0
	mutex->owner = NULL;
    e0bc:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    e0be:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
    e0c2:	e9c3 3300 	strd	r3, r3, [r3]
}
    e0c6:	4770      	bx	lr

0000e0c8 <queue_insert>:
{
    e0c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    e0cc:	4699      	mov	r9, r3
    e0ce:	4604      	mov	r4, r0
    e0d0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    e0d4:	460d      	mov	r5, r1
    e0d6:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    e0d8:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    e0dc:	f04f 0240 	mov.w	r2, #64	; 0x40
    e0e0:	f3ef 8711 	mrs	r7, BASEPRI
    e0e4:	f382 8812 	msr	BASEPRI_MAX, r2
    e0e8:	f3bf 8f6f 	isb	sy
	if (is_append) {
    e0ec:	b103      	cbz	r3, e0f0 <queue_insert+0x28>
	return list->tail;
    e0ee:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    e0f0:	4630      	mov	r0, r6
    e0f2:	f000 f97a 	bl	e3ea <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    e0f6:	b158      	cbz	r0, e110 <queue_insert+0x48>
    e0f8:	2300      	movs	r3, #0
    e0fa:	6783      	str	r3, [r0, #120]	; 0x78
    e0fc:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    e100:	f000 f914 	bl	e32c <z_ready_thread>
	z_reschedule(&queue->lock, key);
    e104:	4630      	mov	r0, r6
    e106:	4639      	mov	r1, r7
    e108:	f7fd fe9a 	bl	be40 <z_reschedule>
		return 0;
    e10c:	2000      	movs	r0, #0
    e10e:	e00c      	b.n	e12a <queue_insert+0x62>
	if (alloc) {
    e110:	f1b9 0f00 	cmp.w	r9, #0
    e114:	d01c      	beq.n	e150 <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
    e116:	2108      	movs	r1, #8
    e118:	f7fe fa56 	bl	c5c8 <z_thread_aligned_alloc>
		if (anode == NULL) {
    e11c:	b938      	cbnz	r0, e12e <queue_insert+0x66>
	__asm__ volatile(
    e11e:	f387 8811 	msr	BASEPRI, r7
    e122:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    e126:	f06f 000b 	mvn.w	r0, #11
}
    e12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    e12e:	2201      	movs	r2, #1
		anode->data = data;
    e130:	f8c0 8004 	str.w	r8, [r0, #4]
    e134:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    e136:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    e138:	f001 0103 	and.w	r1, r1, #3
Z_GENLIST_INSERT(sflist, sfnode)
    e13c:	b965      	cbnz	r5, e158 <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
    e13e:	6822      	ldr	r2, [r4, #0]
    e140:	430a      	orrs	r2, r1
    e142:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    e144:	6862      	ldr	r2, [r4, #4]
	list->head = node;
    e146:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    e148:	2a00      	cmp	r2, #0
    e14a:	d1db      	bne.n	e104 <queue_insert+0x3c>
	list->tail = node;
    e14c:	6060      	str	r0, [r4, #4]
}
    e14e:	e7d9      	b.n	e104 <queue_insert+0x3c>
	node->next_and_flags = flags;
    e150:	f8c8 9000 	str.w	r9, [r8]
}
    e154:	4640      	mov	r0, r8
    e156:	e7ee      	b.n	e136 <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    e158:	682a      	ldr	r2, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    e15a:	2a03      	cmp	r2, #3
    e15c:	d80b      	bhi.n	e176 <queue_insert+0xae>
	parent->next_and_flags = cur_flags | (unative_t)child;
    e15e:	6001      	str	r1, [r0, #0]
	return list->tail;
    e160:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    e162:	b911      	cbnz	r1, e16a <queue_insert+0xa2>
	list->head = node;
    e164:	e9c4 0000 	strd	r0, r0, [r4]
}
    e168:	e7cc      	b.n	e104 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    e16a:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    e16c:	f002 0203 	and.w	r2, r2, #3
    e170:	4302      	orrs	r2, r0
    e172:	600a      	str	r2, [r1, #0]
    e174:	e7ea      	b.n	e14c <queue_insert+0x84>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    e176:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
    e17a:	430a      	orrs	r2, r1
    e17c:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    e17e:	682a      	ldr	r2, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    e180:	f002 0203 	and.w	r2, r2, #3
    e184:	ea40 0302 	orr.w	r3, r0, r2
    e188:	602b      	str	r3, [r5, #0]
}
    e18a:	e7bb      	b.n	e104 <queue_insert+0x3c>

0000e18c <z_queue_node_peek>:
{
    e18c:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    e18e:	4604      	mov	r4, r0
    e190:	b130      	cbz	r0, e1a0 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    e192:	6802      	ldr	r2, [r0, #0]
    e194:	0793      	lsls	r3, r2, #30
    e196:	d003      	beq.n	e1a0 <z_queue_node_peek+0x14>
		ret = anode->data;
    e198:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    e19a:	b109      	cbz	r1, e1a0 <z_queue_node_peek+0x14>
			k_free(anode);
    e19c:	f000 fa1d 	bl	e5da <k_free>
}
    e1a0:	4620      	mov	r0, r4
    e1a2:	bd10      	pop	{r4, pc}

0000e1a4 <z_impl_k_queue_init>:
	list->head = NULL;
    e1a4:	2300      	movs	r3, #0
	list->tail = NULL;
    e1a6:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dlist_init(&w->waitq);
    e1aa:	f100 0308 	add.w	r3, r0, #8
    e1ae:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    e1b2:	4770      	bx	lr

0000e1b4 <k_queue_append>:
{
    e1b4:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    e1b6:	2301      	movs	r3, #1
    e1b8:	9300      	str	r3, [sp, #0]
    e1ba:	2300      	movs	r3, #0
{
    e1bc:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    e1be:	4619      	mov	r1, r3
    e1c0:	f7ff ff82 	bl	e0c8 <queue_insert>
}
    e1c4:	b003      	add	sp, #12
    e1c6:	f85d fb04 	ldr.w	pc, [sp], #4

0000e1ca <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    e1ca:	b13a      	cbz	r2, e1dc <z_impl_k_sem_init+0x12>
    e1cc:	428a      	cmp	r2, r1
    e1ce:	d305      	bcc.n	e1dc <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    e1d0:	e9c0 1202 	strd	r1, r2, [r0, #8]
    e1d4:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    e1d8:	2000      	movs	r0, #0
    e1da:	4770      	bx	lr
		return -EINVAL;
    e1dc:	f06f 0015 	mvn.w	r0, #21
}
    e1e0:	4770      	bx	lr

0000e1e2 <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    e1e2:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    e1e4:	2301      	movs	r3, #1
    e1e6:	408b      	lsls	r3, r1
    e1e8:	ea22 0303 	bic.w	r3, r2, r3
    e1ec:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    e1ee:	fa22 f001 	lsr.w	r0, r2, r1
}
    e1f2:	f000 0001 	and.w	r0, r0, #1
    e1f6:	4770      	bx	lr

0000e1f8 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    e1f8:	b120      	cbz	r0, e204 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    e1fa:	2200      	movs	r2, #0
    e1fc:	4611      	mov	r1, r2
    e1fe:	3088      	adds	r0, #136	; 0x88
    e200:	f000 b94d 	b.w	e49e <z_sched_wake>
}
    e204:	4770      	bx	lr

0000e206 <work_timeout>:
{
    e206:	b573      	push	{r0, r1, r4, r5, r6, lr}
    e208:	4604      	mov	r4, r0
	__asm__ volatile(
    e20a:	f04f 0340 	mov.w	r3, #64	; 0x40
    e20e:	f3ef 8511 	mrs	r5, BASEPRI
    e212:	f383 8812 	msr	BASEPRI_MAX, r3
    e216:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    e21a:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    e21c:	f1a0 0610 	sub.w	r6, r0, #16
    e220:	2103      	movs	r1, #3
    e222:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    e224:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    e226:	f7ff ffdc 	bl	e1e2 <flag_test_and_clear>
    e22a:	b128      	cbz	r0, e238 <work_timeout+0x32>
		queue = dw->queue;
    e22c:	69a3      	ldr	r3, [r4, #24]
    e22e:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    e230:	a901      	add	r1, sp, #4
    e232:	4630      	mov	r0, r6
    e234:	f7fd fb96 	bl	b964 <submit_to_queue_locked>
	__asm__ volatile(
    e238:	f385 8811 	msr	BASEPRI, r5
    e23c:	f3bf 8f6f 	isb	sy
}
    e240:	b002      	add	sp, #8
    e242:	bd70      	pop	{r4, r5, r6, pc}

0000e244 <k_work_init>:
{
    e244:	b538      	push	{r3, r4, r5, lr}
    e246:	4604      	mov	r4, r0
    e248:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
    e24a:	2210      	movs	r2, #16
    e24c:	2100      	movs	r1, #0
    e24e:	f7ff f9a2 	bl	d596 <memset>
    e252:	6065      	str	r5, [r4, #4]
}
    e254:	bd38      	pop	{r3, r4, r5, pc}

0000e256 <z_work_submit_to_queue>:
{
    e256:	b513      	push	{r0, r1, r4, lr}
    e258:	9001      	str	r0, [sp, #4]
    e25a:	4608      	mov	r0, r1
	__asm__ volatile(
    e25c:	f04f 0340 	mov.w	r3, #64	; 0x40
    e260:	f3ef 8411 	mrs	r4, BASEPRI
    e264:	f383 8812 	msr	BASEPRI_MAX, r3
    e268:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    e26c:	a901      	add	r1, sp, #4
    e26e:	f7fd fb79 	bl	b964 <submit_to_queue_locked>
	__asm__ volatile(
    e272:	f384 8811 	msr	BASEPRI, r4
    e276:	f3bf 8f6f 	isb	sy
}
    e27a:	b002      	add	sp, #8
    e27c:	bd10      	pop	{r4, pc}

0000e27e <k_work_submit_to_queue>:
{
    e27e:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
    e280:	f7ff ffe9 	bl	e256 <z_work_submit_to_queue>
	if (ret > 0) {
    e284:	1e04      	subs	r4, r0, #0
    e286:	dd09      	ble.n	e29c <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
    e288:	f04f 0340 	mov.w	r3, #64	; 0x40
    e28c:	f3ef 8011 	mrs	r0, BASEPRI
    e290:	f383 8812 	msr	BASEPRI_MAX, r3
    e294:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    e298:	f000 f8db 	bl	e452 <z_reschedule_irqlock>
}
    e29c:	4620      	mov	r0, r4
    e29e:	bd10      	pop	{r4, pc}

0000e2a0 <k_work_init_delayable>:
{
    e2a0:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    e2a2:	2230      	movs	r2, #48	; 0x30
{
    e2a4:	4604      	mov	r4, r0
    e2a6:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    e2a8:	2100      	movs	r1, #0
    e2aa:	f7ff f974 	bl	d596 <memset>
    e2ae:	f44f 7380 	mov.w	r3, #256	; 0x100
    e2b2:	6065      	str	r5, [r4, #4]
    e2b4:	60e3      	str	r3, [r4, #12]
}
    e2b6:	bd38      	pop	{r3, r4, r5, pc}

0000e2b8 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    e2b8:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    e2bc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    e2be:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    e2c0:	2300      	movs	r3, #0
	node->prev = NULL;
    e2c2:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    e2c6:	4770      	bx	lr

0000e2c8 <unpend_thread_no_timeout>:
{
    e2c8:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    e2ca:	f7ff fff5 	bl	e2b8 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    e2ce:	7b43      	ldrb	r3, [r0, #13]
    e2d0:	f023 0302 	bic.w	r3, r3, #2
    e2d4:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    e2d6:	2300      	movs	r3, #0
    e2d8:	6083      	str	r3, [r0, #8]
}
    e2da:	bd08      	pop	{r3, pc}

0000e2dc <add_to_waitq_locked>:
{
    e2dc:	b538      	push	{r3, r4, r5, lr}
    e2de:	4604      	mov	r4, r0
    e2e0:	460d      	mov	r5, r1
	unready_thread(thread);
    e2e2:	f7fd fce9 	bl	bcb8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    e2e6:	7b63      	ldrb	r3, [r4, #13]
    e2e8:	f043 0302 	orr.w	r3, r3, #2
    e2ec:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    e2ee:	b1e5      	cbz	r5, e32a <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    e2f0:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    e2f2:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e2f4:	429d      	cmp	r5, r3
    e2f6:	d109      	bne.n	e30c <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    e2f8:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    e2fa:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    e2fe:	601c      	str	r4, [r3, #0]
	list->tail = node;
    e300:	606c      	str	r4, [r5, #4]
}
    e302:	e012      	b.n	e32a <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    e304:	686a      	ldr	r2, [r5, #4]
    e306:	4293      	cmp	r3, r2
    e308:	d0f6      	beq.n	e2f8 <add_to_waitq_locked+0x1c>
    e30a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e30c:	2b00      	cmp	r3, #0
    e30e:	d0f3      	beq.n	e2f8 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    e310:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    e314:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    e318:	428a      	cmp	r2, r1
    e31a:	d0f3      	beq.n	e304 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    e31c:	4291      	cmp	r1, r2
    e31e:	ddf1      	ble.n	e304 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    e320:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    e322:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    e326:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    e328:	605c      	str	r4, [r3, #4]
}
    e32a:	bd38      	pop	{r3, r4, r5, pc}

0000e32c <z_ready_thread>:
{
    e32c:	b510      	push	{r4, lr}
    e32e:	f04f 0340 	mov.w	r3, #64	; 0x40
    e332:	f3ef 8411 	mrs	r4, BASEPRI
    e336:	f383 8812 	msr	BASEPRI_MAX, r3
    e33a:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    e33e:	f7fd fc87 	bl	bc50 <ready_thread>
	__asm__ volatile(
    e342:	f384 8811 	msr	BASEPRI, r4
    e346:	f3bf 8f6f 	isb	sy
}
    e34a:	bd10      	pop	{r4, pc}

0000e34c <z_unpend_thread_no_timeout>:
{
    e34c:	b508      	push	{r3, lr}
	__asm__ volatile(
    e34e:	f04f 0240 	mov.w	r2, #64	; 0x40
    e352:	f3ef 8111 	mrs	r1, BASEPRI
    e356:	f382 8812 	msr	BASEPRI_MAX, r2
    e35a:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    e35e:	6883      	ldr	r3, [r0, #8]
    e360:	b10b      	cbz	r3, e366 <z_unpend_thread_no_timeout+0x1a>
			unpend_thread_no_timeout(thread);
    e362:	f7ff ffb1 	bl	e2c8 <unpend_thread_no_timeout>
	__asm__ volatile(
    e366:	f381 8811 	msr	BASEPRI, r1
    e36a:	f3bf 8f6f 	isb	sy
}
    e36e:	bd08      	pop	{r3, pc}

0000e370 <z_sched_wake_thread>:
{
    e370:	b538      	push	{r3, r4, r5, lr}
    e372:	4604      	mov	r4, r0
	__asm__ volatile(
    e374:	f04f 0340 	mov.w	r3, #64	; 0x40
    e378:	f3ef 8511 	mrs	r5, BASEPRI
    e37c:	f383 8812 	msr	BASEPRI_MAX, r3
    e380:	f3bf 8f6f 	isb	sy
		if (!killed) {
    e384:	7b43      	ldrb	r3, [r0, #13]
    e386:	f013 0f28 	tst.w	r3, #40	; 0x28
    e38a:	d10b      	bne.n	e3a4 <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    e38c:	6883      	ldr	r3, [r0, #8]
    e38e:	b10b      	cbz	r3, e394 <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    e390:	f7ff ff9a 	bl	e2c8 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    e394:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    e396:	b951      	cbnz	r1, e3ae <z_sched_wake_thread+0x3e>
    e398:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    e39c:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    e39e:	4620      	mov	r0, r4
    e3a0:	f7fd fc56 	bl	bc50 <ready_thread>
	__asm__ volatile(
    e3a4:	f385 8811 	msr	BASEPRI, r5
    e3a8:	f3bf 8f6f 	isb	sy
}
    e3ac:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    e3ae:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    e3b2:	e7f3      	b.n	e39c <z_sched_wake_thread+0x2c>

0000e3b4 <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    e3b4:	2101      	movs	r1, #1
    e3b6:	3818      	subs	r0, #24
    e3b8:	f7ff bfda 	b.w	e370 <z_sched_wake_thread>

0000e3bc <z_unpend1_no_timeout>:
{
    e3bc:	b508      	push	{r3, lr}
    e3be:	4603      	mov	r3, r0
	__asm__ volatile(
    e3c0:	f04f 0240 	mov.w	r2, #64	; 0x40
    e3c4:	f3ef 8111 	mrs	r1, BASEPRI
    e3c8:	f382 8812 	msr	BASEPRI_MAX, r2
    e3cc:	f3bf 8f6f 	isb	sy
	return list->head == list;
    e3d0:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e3d2:	4283      	cmp	r3, r0
    e3d4:	d007      	beq.n	e3e6 <z_unpend1_no_timeout+0x2a>
		if (thread != NULL) {
    e3d6:	b108      	cbz	r0, e3dc <z_unpend1_no_timeout+0x20>
			unpend_thread_no_timeout(thread);
    e3d8:	f7ff ff76 	bl	e2c8 <unpend_thread_no_timeout>
	__asm__ volatile(
    e3dc:	f381 8811 	msr	BASEPRI, r1
    e3e0:	f3bf 8f6f 	isb	sy
}
    e3e4:	bd08      	pop	{r3, pc}
    e3e6:	2000      	movs	r0, #0
    e3e8:	e7f8      	b.n	e3dc <z_unpend1_no_timeout+0x20>

0000e3ea <z_unpend_first_thread>:
{
    e3ea:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    e3ec:	f04f 0340 	mov.w	r3, #64	; 0x40
    e3f0:	f3ef 8511 	mrs	r5, BASEPRI
    e3f4:	f383 8812 	msr	BASEPRI_MAX, r3
    e3f8:	f3bf 8f6f 	isb	sy
	return list->head == list;
    e3fc:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e3fe:	42a0      	cmp	r0, r4
    e400:	d00d      	beq.n	e41e <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    e402:	b134      	cbz	r4, e412 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    e404:	4620      	mov	r0, r4
    e406:	f7ff ff5f 	bl	e2c8 <unpend_thread_no_timeout>
    e40a:	f104 0018 	add.w	r0, r4, #24
    e40e:	f000 f869 	bl	e4e4 <z_abort_timeout>
	__asm__ volatile(
    e412:	f385 8811 	msr	BASEPRI, r5
    e416:	f3bf 8f6f 	isb	sy
}
    e41a:	4620      	mov	r0, r4
    e41c:	bd38      	pop	{r3, r4, r5, pc}
    e41e:	2400      	movs	r4, #0
    e420:	e7f7      	b.n	e412 <z_unpend_first_thread+0x28>

0000e422 <z_unpend_thread>:
{
    e422:	b510      	push	{r4, lr}
    e424:	4601      	mov	r1, r0
	__asm__ volatile(
    e426:	f04f 0340 	mov.w	r3, #64	; 0x40
    e42a:	f3ef 8411 	mrs	r4, BASEPRI
    e42e:	f383 8812 	msr	BASEPRI_MAX, r3
    e432:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    e436:	6883      	ldr	r3, [r0, #8]
    e438:	b10b      	cbz	r3, e43e <z_unpend_thread+0x1c>
			unpend_thread_no_timeout(thread);
    e43a:	f7ff ff45 	bl	e2c8 <unpend_thread_no_timeout>
	__asm__ volatile(
    e43e:	f384 8811 	msr	BASEPRI, r4
    e442:	f3bf 8f6f 	isb	sy
}
    e446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    e44a:	f101 0018 	add.w	r0, r1, #24
    e44e:	f000 b849 	b.w	e4e4 <z_abort_timeout>

0000e452 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    e452:	4603      	mov	r3, r0
    e454:	b920      	cbnz	r0, e460 <z_reschedule_irqlock+0xe>
    e456:	f3ef 8205 	mrs	r2, IPSR
    e45a:	b90a      	cbnz	r2, e460 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    e45c:	f7f5 be6e 	b.w	413c <arch_swap>
    e460:	f383 8811 	msr	BASEPRI, r3
    e464:	f3bf 8f6f 	isb	sy
}
    e468:	4770      	bx	lr

0000e46a <z_reschedule_unlocked>:
	__asm__ volatile(
    e46a:	f04f 0340 	mov.w	r3, #64	; 0x40
    e46e:	f3ef 8011 	mrs	r0, BASEPRI
    e472:	f383 8812 	msr	BASEPRI_MAX, r3
    e476:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    e47a:	f7ff bfea 	b.w	e452 <z_reschedule_irqlock>

0000e47e <z_unpend_all>:
{
    e47e:	b538      	push	{r3, r4, r5, lr}
    e480:	4605      	mov	r5, r0
	int need_sched = 0;
    e482:	2000      	movs	r0, #0
	return list->head == list;
    e484:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e486:	42a5      	cmp	r5, r4
    e488:	d000      	beq.n	e48c <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    e48a:	b904      	cbnz	r4, e48e <z_unpend_all+0x10>
}
    e48c:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    e48e:	4620      	mov	r0, r4
    e490:	f7ff ffc7 	bl	e422 <z_unpend_thread>
		z_ready_thread(thread);
    e494:	4620      	mov	r0, r4
    e496:	f7ff ff49 	bl	e32c <z_ready_thread>
		need_sched = 1;
    e49a:	2001      	movs	r0, #1
    e49c:	e7f2      	b.n	e484 <z_unpend_all+0x6>

0000e49e <z_sched_wake>:
{
    e49e:	b538      	push	{r3, r4, r5, lr}
    e4a0:	f04f 0340 	mov.w	r3, #64	; 0x40
    e4a4:	f3ef 8511 	mrs	r5, BASEPRI
    e4a8:	f383 8812 	msr	BASEPRI_MAX, r3
    e4ac:	f3bf 8f6f 	isb	sy
	return list->head == list;
    e4b0:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e4b2:	42a0      	cmp	r0, r4
    e4b4:	d012      	beq.n	e4dc <z_sched_wake+0x3e>
		if (thread != NULL) {
    e4b6:	b19c      	cbz	r4, e4e0 <z_sched_wake+0x42>
    e4b8:	67a1      	str	r1, [r4, #120]	; 0x78
	thread->base.swap_data = data;
    e4ba:	6162      	str	r2, [r4, #20]
			unpend_thread_no_timeout(thread);
    e4bc:	4620      	mov	r0, r4
    e4be:	f7ff ff03 	bl	e2c8 <unpend_thread_no_timeout>
    e4c2:	f104 0018 	add.w	r0, r4, #24
    e4c6:	f000 f80d 	bl	e4e4 <z_abort_timeout>
			ready_thread(thread);
    e4ca:	4620      	mov	r0, r4
    e4cc:	f7fd fbc0 	bl	bc50 <ready_thread>
			ret = true;
    e4d0:	2001      	movs	r0, #1
	__asm__ volatile(
    e4d2:	f385 8811 	msr	BASEPRI, r5
    e4d6:	f3bf 8f6f 	isb	sy
}
    e4da:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
    e4dc:	2000      	movs	r0, #0
    e4de:	e7f8      	b.n	e4d2 <z_sched_wake+0x34>
    e4e0:	4620      	mov	r0, r4
    e4e2:	e7f6      	b.n	e4d2 <z_sched_wake+0x34>

0000e4e4 <z_abort_timeout>:
{
    e4e4:	b510      	push	{r4, lr}
	__asm__ volatile(
    e4e6:	f04f 0240 	mov.w	r2, #64	; 0x40
    e4ea:	f3ef 8411 	mrs	r4, BASEPRI
    e4ee:	f382 8812 	msr	BASEPRI_MAX, r2
    e4f2:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    e4f6:	6803      	ldr	r3, [r0, #0]
    e4f8:	b13b      	cbz	r3, e50a <z_abort_timeout+0x26>
			remove_timeout(to);
    e4fa:	f7fd fead 	bl	c258 <remove_timeout>
			ret = 0;
    e4fe:	2000      	movs	r0, #0
	__asm__ volatile(
    e500:	f384 8811 	msr	BASEPRI, r4
    e504:	f3bf 8f6f 	isb	sy
}
    e508:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    e50a:	f06f 0015 	mvn.w	r0, #21
    e50e:	e7f7      	b.n	e500 <z_abort_timeout+0x1c>

0000e510 <z_get_next_timeout_expiry>:
{
    e510:	b510      	push	{r4, lr}
	__asm__ volatile(
    e512:	f04f 0340 	mov.w	r3, #64	; 0x40
    e516:	f3ef 8411 	mrs	r4, BASEPRI
    e51a:	f383 8812 	msr	BASEPRI_MAX, r3
    e51e:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    e522:	f7fd fe79 	bl	c218 <next_timeout>
	__asm__ volatile(
    e526:	f384 8811 	msr	BASEPRI, r4
    e52a:	f3bf 8f6f 	isb	sy
}
    e52e:	bd10      	pop	{r4, pc}

0000e530 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    e530:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    e532:	f7fd ff8d 	bl	c450 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    e536:	bd08      	pop	{r3, pc}

0000e538 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    e538:	f7fd bf8a 	b.w	c450 <sys_clock_tick_get>

0000e53c <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    e53c:	b108      	cbz	r0, e542 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    e53e:	f7f6 bb37 	b.w	4bb0 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    e542:	4770      	bx	lr

0000e544 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    e544:	f1b1 3fff 	cmp.w	r1, #4294967295
    e548:	bf08      	it	eq
    e54a:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    e54e:	b538      	push	{r3, r4, r5, lr}
    e550:	460c      	mov	r4, r1
    e552:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    e554:	d014      	beq.n	e580 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    e556:	4308      	orrs	r0, r1
    e558:	d103      	bne.n	e562 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    e55a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    e55e:	f7fd bf77 	b.w	c450 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    e562:	f06f 0001 	mvn.w	r0, #1
    e566:	1b40      	subs	r0, r0, r5
    e568:	f04f 33ff 	mov.w	r3, #4294967295
    e56c:	eb63 0101 	sbc.w	r1, r3, r1
    e570:	2900      	cmp	r1, #0
    e572:	da04      	bge.n	e57e <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
    e574:	f7fd ff6c 	bl	c450 <sys_clock_tick_get>
    e578:	1940      	adds	r0, r0, r5
    e57a:	eb41 0104 	adc.w	r1, r1, r4
}
    e57e:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    e580:	f04f 30ff 	mov.w	r0, #4294967295
    e584:	4601      	mov	r1, r0
    e586:	e7fa      	b.n	e57e <sys_clock_timeout_end_calc+0x3a>

0000e588 <k_timer_init>:
	timer->status = 0U;
    e588:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    e58a:	e9c0 1208 	strd	r1, r2, [r0, #32]
    e58e:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    e592:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    e596:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    e59a:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    e59c:	6343      	str	r3, [r0, #52]	; 0x34
}
    e59e:	4770      	bx	lr

0000e5a0 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    e5a0:	b510      	push	{r4, lr}
    e5a2:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
    e5a4:	f7ff ff9e 	bl	e4e4 <z_abort_timeout>

	if (inactive) {
    e5a8:	b9b0      	cbnz	r0, e5d8 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    e5aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e5ac:	b10b      	cbz	r3, e5b2 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    e5ae:	4620      	mov	r0, r4
    e5b0:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    e5b2:	f104 0018 	add.w	r0, r4, #24
    e5b6:	f7ff ff01 	bl	e3bc <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    e5ba:	b168      	cbz	r0, e5d8 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    e5bc:	f7ff feb6 	bl	e32c <z_ready_thread>
	__asm__ volatile(
    e5c0:	f04f 0340 	mov.w	r3, #64	; 0x40
    e5c4:	f3ef 8011 	mrs	r0, BASEPRI
    e5c8:	f383 8812 	msr	BASEPRI_MAX, r3
    e5cc:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    e5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    e5d4:	f7ff bf3d 	b.w	e452 <z_reschedule_irqlock>
    e5d8:	bd10      	pop	{r4, pc}

0000e5da <k_free>:
	if (ptr != NULL) {
    e5da:	b120      	cbz	r0, e5e6 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    e5dc:	1f01      	subs	r1, r0, #4
    e5de:	f850 0c04 	ldr.w	r0, [r0, #-4]
    e5e2:	f000 b856 	b.w	e692 <k_heap_free>
}
    e5e6:	4770      	bx	lr

0000e5e8 <k_heap_init>:
{
    e5e8:	b410      	push	{r4}
    e5ea:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    e5ee:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    e5f2:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    e5f4:	f7fe ba6a 	b.w	cacc <sys_heap_init>

0000e5f8 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    e5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e5fc:	b085      	sub	sp, #20
    e5fe:	e9dd a40e 	ldrd	sl, r4, [sp, #56]	; 0x38
    e602:	4607      	mov	r7, r0
    e604:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e606:	4650      	mov	r0, sl
    e608:	4621      	mov	r1, r4
{
    e60a:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e60c:	f7ff ff9a 	bl	e544 <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    e610:	f1b4 3fff 	cmp.w	r4, #4294967295
    e614:	bf08      	it	eq
    e616:	f1ba 3fff 	cmpeq.w	sl, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e61a:	4605      	mov	r5, r0
    e61c:	460e      	mov	r6, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    e61e:	bf04      	itt	eq
    e620:	f04f 35ff 	moveq.w	r5, #4294967295
    e624:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
    e628:	f107 0a14 	add.w	sl, r7, #20
    e62c:	f04f 0340 	mov.w	r3, #64	; 0x40
    e630:	f3ef 8411 	mrs	r4, BASEPRI
    e634:	f383 8812 	msr	BASEPRI_MAX, r3
    e638:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    e63c:	f107 0b0c 	add.w	fp, r7, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    e640:	464a      	mov	r2, r9
    e642:	4641      	mov	r1, r8
    e644:	4638      	mov	r0, r7
    e646:	f7fe f9da 	bl	c9fe <sys_heap_aligned_alloc>
    e64a:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    e64c:	f7fd ff00 	bl	c450 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    e650:	9b03      	ldr	r3, [sp, #12]
    e652:	b13b      	cbz	r3, e664 <k_heap_aligned_alloc+0x6c>
	__asm__ volatile(
    e654:	f384 8811 	msr	BASEPRI, r4
    e658:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    e65c:	4618      	mov	r0, r3
    e65e:	b005      	add	sp, #20
    e660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    e664:	1a28      	subs	r0, r5, r0
    e666:	eb66 0101 	sbc.w	r1, r6, r1
    e66a:	2801      	cmp	r0, #1
    e66c:	f171 0200 	sbcs.w	r2, r1, #0
    e670:	dbf0      	blt.n	e654 <k_heap_aligned_alloc+0x5c>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    e672:	e9cd 0100 	strd	r0, r1, [sp]
    e676:	465a      	mov	r2, fp
    e678:	4621      	mov	r1, r4
    e67a:	4650      	mov	r0, sl
    e67c:	f7fd fb7c 	bl	bd78 <z_pend_curr>
	__asm__ volatile(
    e680:	f04f 0340 	mov.w	r3, #64	; 0x40
    e684:	f3ef 8411 	mrs	r4, BASEPRI
    e688:	f383 8812 	msr	BASEPRI_MAX, r3
    e68c:	f3bf 8f6f 	isb	sy
	return k;
    e690:	e7d6      	b.n	e640 <k_heap_aligned_alloc+0x48>

0000e692 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    e692:	b538      	push	{r3, r4, r5, lr}
    e694:	4604      	mov	r4, r0
    e696:	f04f 0340 	mov.w	r3, #64	; 0x40
    e69a:	f3ef 8511 	mrs	r5, BASEPRI
    e69e:	f383 8812 	msr	BASEPRI_MAX, r3
    e6a2:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    e6a6:	f7fe f972 	bl	c98e <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    e6aa:	f104 000c 	add.w	r0, r4, #12
    e6ae:	f7ff fee6 	bl	e47e <z_unpend_all>
    e6b2:	b130      	cbz	r0, e6c2 <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    e6b4:	4629      	mov	r1, r5
    e6b6:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    e6ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    e6be:	f7fd bbbf 	b.w	be40 <z_reschedule>
	__asm__ volatile(
    e6c2:	f385 8811 	msr	BASEPRI, r5
    e6c6:	f3bf 8f6f 	isb	sy
}
    e6ca:	bd38      	pop	{r3, r4, r5, pc}

0000e6cc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    e6cc:	4770      	bx	lr
	...
