{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585771910793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585771910799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:11:50 2020 " "Processing started: Wed Apr 01 14:11:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585771910799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771910799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771910799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585771911837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585771911837 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup.qsys " "Elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771920703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys " "2020.04.01.14:12:04 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Reading input file " "2020.04.01.14:12:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Adding Button \[altera_avalon_pio 18.1\] " "2020.04.01.14:12:04 Progress: Adding Button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Parameterizing module Button " "2020.04.01.14:12:04 Progress: Parameterizing module Button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\] " "2020.04.01.14:12:04 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Parameterizing module DATA_OUT " "2020.04.01.14:12:04 Progress: Parameterizing module DATA_OUT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:04 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\] " "2020.04.01.14:12:04 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771924742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Parameterizing module MATLAB_as_AXI_Master_0 " "2020.04.01.14:12:05 Progress: Parameterizing module MATLAB_as_AXI_Master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.04.01.14:12:05 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Parameterizing module clk_0 " "2020.04.01.14:12:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.04.01.14:12:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Parameterizing module jtag_uart " "2020.04.01.14:12:05 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2020.04.01.14:12:05 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Parameterizing module onchip_memory " "2020.04.01.14:12:05 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Building connections " "2020.04.01.14:12:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Parameterizing connections " "2020.04.01.14:12:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:05 Progress: Validating " "2020.04.01.14:12:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771925607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.14:12:06 Progress: Done reading input file " "2020.04.01.14:12:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771926158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771926468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771926468 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver " "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771926470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH " "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771927194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_setup_Button' " "Button: Starting RTL generation for module 'nios_setup_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_Button --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0002_Button_gen//nios_setup_Button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_Button --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0002_Button_gen//nios_setup_Button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_setup_Button' " "Button: Done RTL generation for module 'nios_setup_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios_setup\" instantiated altera_avalon_pio \"Button\" " "Button: \"nios_setup\" instantiated altera_avalon_pio \"Button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: Starting RTL generation for module 'nios_setup_DATA_OUT' " "DATA_OUT: Starting RTL generation for module 'nios_setup_DATA_OUT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_DATA_OUT --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0003_DATA_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0003_DATA_OUT_gen//nios_setup_DATA_OUT_component_configuration.pl  --do_build_sim=0  \] " "DATA_OUT:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_DATA_OUT --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0003_DATA_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0003_DATA_OUT_gen//nios_setup_DATA_OUT_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: Done RTL generation for module 'nios_setup_DATA_OUT' " "DATA_OUT: Done RTL generation for module 'nios_setup_DATA_OUT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: \"nios_setup\" instantiated altera_avalon_pio \"DATA_OUT\" " "DATA_OUT: \"nios_setup\" instantiated altera_avalon_pio \"DATA_OUT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0: \"nios_setup\" instantiated MATLAB_as_AXI_Master \"MATLAB_as_AXI_Master_0\" " "MATLAB_as_AXI_Master_0: \"nios_setup\" instantiated MATLAB_as_AXI_Master \"MATLAB_as_AXI_Master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_setup_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_setup_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0005_jtag_uart_gen//nios_setup_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0005_jtag_uart_gen//nios_setup_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_setup_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_setup_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_setup\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_setup\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_setup_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_setup_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0006_onchip_memory_gen//nios_setup_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_4137005911505697345.dir/0006_onchip_memory_gen//nios_setup_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771930924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_setup_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_setup_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771931195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_setup\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_setup\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771931219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771932432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771932587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771932741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771932900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_setup\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_setup\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_setup\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_setup\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0_axm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"MATLAB_as_AXI_Master_0_axm_m0_translator\" " "MATLAB_as_AXI_Master_0_axm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"MATLAB_as_AXI_Master_0_axm_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0_axm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"MATLAB_as_AXI_Master_0_axm_m0_agent\" " "MATLAB_as_AXI_Master_0_axm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"MATLAB_as_AXI_Master_0_axm_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"jtag_uart_avalon_jtag_slave_rsp_width_adapter\" " "Jtag_uart_avalon_jtag_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"jtag_uart_avalon_jtag_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771933952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771934203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771934208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup: Done \"nios_setup\" with 23 modules, 39 files " "Nios_setup: Done \"nios_setup\" with 23 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771934209 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_setup.qsys " "Finished elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771935416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/nios_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_setup-rtl " "Found design unit 1: nios_setup-rtl" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936382 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936483 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936483 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936483 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936483 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936530 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585771936534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936537 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory " "Found entity 1: nios_setup_onchip_memory" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_jtag_uart_sim_scfifo_w " "Found entity 1: nios_setup_jtag_uart_sim_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936591 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_jtag_uart_scfifo_w " "Found entity 2: nios_setup_jtag_uart_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936591 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_jtag_uart_sim_scfifo_r " "Found entity 3: nios_setup_jtag_uart_sim_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936591 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_jtag_uart_scfifo_r " "Found entity 4: nios_setup_jtag_uart_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936591 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_jtag_uart " "Found entity 5: nios_setup_jtag_uart" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_axi_master " "Found entity 1: hdlverifier_axi_master" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936600 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_master_dcram " "Found entity 2: jtag_master_dcram" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_core " "Found entity 1: hdlverifier_jtag_core" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip1 " "Found entity 1: hdlverifier_jtag_vendor_ip1" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_DATA_OUT " "Found entity 1: nios_setup_DATA_OUT" {  } { { "nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_Button " "Found entity 1: nios_setup_Button" {  } { { "nios_setup/synthesis/submodules/nios_setup_Button.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_world.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hello_world-hello_world_arch " "Found design unit 1: hello_world-hello_world_arch" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936634 ""} { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771936634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936634 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/nios_setup.vhd C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/nios_setup.vhd\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/nios_setup.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/nios_setup.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_default_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_incr_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936676 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936682 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936692 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936701 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936721 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936736 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936740 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936743 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936752 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936772 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936780 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_synchronizer.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936784 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_axi_master.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_axi_master.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_axi_master.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_axi_master.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_core.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_core.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_jtag_core.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_jtag_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936812 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936817 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_button.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_button.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_button.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_button.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_data_out.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_data_out.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_data_out.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_data_out.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_jtag_uart.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936835 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936864 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936869 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936874 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936877 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936888 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936905 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_onchip_memory.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_onchip_memory.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585771936918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771936919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585771937072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_BUFFER hello_world.vhd(48) " "Verilog HDL or VHDL warning at hello_world.vhd(48): object \"LED_BUFFER\" assigned a value but never read" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585771937075 "|hello_world"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "run_mode hello_world.vhd(58) " "Verilog HDL or VHDL warning at hello_world.vhd(58): object \"run_mode\" assigned a value but never read" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585771937075 "|hello_world"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup nios_setup:u0 " "Elaborating entity \"nios_setup\" for hierarchy \"nios_setup:u0\"" {  } { { "hello_world.vhd" "u0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_Button nios_setup:u0\|nios_setup_Button:button " "Elaborating entity \"nios_setup_Button\" for hierarchy \"nios_setup:u0\|nios_setup_Button:button\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "button" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_DATA_OUT nios_setup:u0\|nios_setup_DATA_OUT:data_out " "Elaborating entity \"nios_setup_DATA_OUT\" for hierarchy \"nios_setup:u0\|nios_setup_DATA_OUT:data_out\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "data_out" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_axi_master nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0 " "Elaborating entity \"hdlverifier_axi_master\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "matlab_as_axi_master_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937182 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdlverifier_axi_master.sv(170) " "Verilog HDL Case Statement information at hdlverifier_axi_master.sv(170): all case item expressions in this case statement are onehot" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1585771937185 "|hello_world|nios_setup:u0|hdlverifier_axi_master:matlab_as_axi_master_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "status\[31..4\] 0 hdlverifier_axi_master.sv(69) " "Net \"status\[31..4\]\" at hdlverifier_axi_master.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585771937194 "|hello_world|nios_setup:u0|hdlverifier_axi_master:matlab_as_axi_master_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_core nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag " "Elaborating entity \"hdlverifier_jtag_core\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "u_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_vendor_ip1 nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag " "Elaborating entity \"hdlverifier_jtag_vendor_ip1\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "u_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "u_virtual_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 56 " "Parameter \"sld_instance_index\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771937410 ""}  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771937410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_master_dcram nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram " "Elaborating entity \"jtag_master_dcram\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "readram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart nios_setup:u0\|nios_setup_jtag_uart:jtag_uart " "Elaborating entity \"nios_setup_jtag_uart\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "jtag_uart" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_scfifo_w nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w " "Elaborating entity \"nios_setup_jtag_uart_scfifo_w\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "the_nios_setup_jtag_uart_scfifo_w" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771937975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "wfifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771938281 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771938281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771938754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771938754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_scfifo_r nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_r:the_nios_setup_jtag_uart_scfifo_r " "Elaborating entity \"nios_setup_jtag_uart_scfifo_r\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_r:the_nios_setup_jtag_uart_scfifo_r\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "the_nios_setup_jtag_uart_scfifo_r" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771938823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "nios_setup_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939321 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771939321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_onchip_memory nios_setup:u0\|nios_setup_onchip_memory:onchip_memory " "Elaborating entity \"nios_setup_onchip_memory\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "onchip_memory" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_setup_onchip_memory.hex " "Parameter \"init_file\" = \"nios_setup_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771939606 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771939606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ah1 " "Found entity 1: altsyncram_1ah1" {  } { { "db/altsyncram_1ah1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_1ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771939695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ah1 nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1ah1:auto_generated " "Elaborating entity \"altsyncram_1ah1\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771939701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_mm_interconnect_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "mm_interconnect_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:matlab_as_axi_master_0_axm_m0_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:matlab_as_axi_master_0_axm_m0_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "matlab_as_axi_master_0_axm_m0_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_out_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "data_out_s1_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "matlab_as_axi_master_0_axm_m0_agent" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_mm_interconnect_0_router\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771940966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_002" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (8)" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585771941199 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771941970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_rsp_width_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585771942088 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585771942090 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585771942090 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_cmd_width_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942183 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585771942199 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585771942200 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "rst_controller" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771942435 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585771943775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.01.14:12:27 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2020.04.01.14:12:27 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771947574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771949589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771949724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771951644 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585771952326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952909 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771952992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771952992 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0 " "Inferred dual-clock RAM node \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1585771956541 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585771958352 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585771958352 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585771958352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771958408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958409 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771958409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3d1 " "Found entity 1: altsyncram_d3d1" {  } { { "db/altsyncram_d3d1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_d3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771958503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771958503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771958585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771958585 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585771958585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsd1 " "Found entity 1: altsyncram_tsd1" {  } { { "db/altsyncram_tsd1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_tsd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585771958681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771958681 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585771959190 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 539 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1585771959369 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1585771959369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771960860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "921 " "921 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585771962588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771963340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585771965230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585771965230 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[0\] " "No output dependent on input pin \"Button\[0\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|Button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[1\] " "No output dependent on input pin \"Button\[1\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|Button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[2\] " "No output dependent on input pin \"Button\[2\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|Button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[0\] " "No output dependent on input pin \"CURRENT_MODE\[0\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|CURRENT_MODE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[1\] " "No output dependent on input pin \"CURRENT_MODE\[1\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|CURRENT_MODE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[2\] " "No output dependent on input pin \"CURRENT_MODE\[2\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|CURRENT_MODE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[3\] " "No output dependent on input pin \"CURRENT_MODE\[3\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|CURRENT_MODE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[4\] " "No output dependent on input pin \"CURRENT_MODE\[4\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585771965642 "|hello_world|CURRENT_MODE[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585771965642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3331 " "Implemented 3331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585771965643 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585771965643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3132 " "Implemented 3132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585771965643 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585771965643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585771965643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585771965742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 14:12:45 2020 " "Processing ended: Wed Apr 01 14:12:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585771965742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585771965742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585771965742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585771965742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1585771967200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585771967205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:12:46 2020 " "Processing started: Wed Apr 01 14:12:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585771967205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585771967205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585771967205 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585771967385 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1585771967386 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1585771967386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1585771967525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585771967526 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585771967561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585771967615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585771967615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1585771967791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585771967801 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585771968323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1585771968323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585771968334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585771968334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585771968334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585771968334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585771968334 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1585771968334 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585771968338 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585771968481 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA DATA(n) " "Pin \"DATA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA" } { 0 "DATA(n)" } } } } { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1585771968847 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1585771968847 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 18 " "No exact pin location assignment(s) for 9 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1585771968920 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585771969362 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1585771969362 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585771969399 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585771969408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 31 C10_CLK50M port or pin or register or keeper or net or combinational node or node " "Ignored filter at top.sdc(31): C10_CLK50M could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585771969409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at top.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50 Mhz\" -name \{C10_CLK50M\} \{C10_CLK50M\} " "create_clock -period \"50 Mhz\" -name \{C10_CLK50M\} \{C10_CLK50M\}" {  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585771969410 ""}  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585771969410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1585771969410 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585771969410 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/elijah/downloads/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/elijah/downloads/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585771969412 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|rdata\[7\] clk " "Register nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|rdata\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1585771969422 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1585771969422 "|hello_world|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1585771969440 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585771969452 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585771969453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585771969453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585771969453 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585771969453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585771969813 ""}  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585771969813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585771969813 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 8904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585771969813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY~input (placed in PIN A9 (CLK8, DIFFCLK_5n)) " "Automatically promoted node KEY~input (placed in PIN A9 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585771969813 ""}  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 9423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585771969813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_setup:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_setup:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585771969813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_setup:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 3387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585771969813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|Selector54~0 " "Destination node nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|Selector54~0" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585771969813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp3~0 " "Destination node nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp3~0" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 5531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585771969813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1585771969813 ""}  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585771969813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp3  " "Automatically promoted node nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585771969814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp4 " "Destination node nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|tmp4" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585771969814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1585771969814 ""}  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 0 { 0 ""} 0 1488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585771969814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585771970371 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585771970377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585771970377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585771970384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585771970394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585771970404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585771970404 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585771970411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585771970544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Block RAM " "Packed 72 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585771970550 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585771970550 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 8 1 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 8 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1585771970572 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1585771970572 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1585771970572 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 23 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1585771970573 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1585771970573 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1585771970573 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585771970762 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1585771970774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585771971673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585771972101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585771972153 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585771973179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585771973179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585771973825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585771975356 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585771975356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1585771975547 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1585771975547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1585771975547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585771975550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585771975731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585771975759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585771976078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585771976080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585771976548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585771977349 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1585771977741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585771977986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6186 " "Peak virtual memory: 6186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585771979503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 14:12:59 2020 " "Processing ended: Wed Apr 01 14:12:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585771979503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585771979503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585771979503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585771979503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585771980599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585771980605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:13:00 2020 " "Processing started: Wed Apr 01 14:13:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585771980605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585771980605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585771980605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1585771981048 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1585771982120 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585771982154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585771982488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 14:13:02 2020 " "Processing ended: Wed Apr 01 14:13:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585771982488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585771982488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585771982488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585771982488 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585771983130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585771983804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585771983809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:13:03 2020 " "Processing started: Wed Apr 01 14:13:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585771983809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585771983809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585771983809 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585771983990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585771984835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585771984835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771984893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771984893 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585771985265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585771985265 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585771985291 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585771985305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 31 C10_CLK50M port or pin or register or keeper or net or combinational node or node " "Ignored filter at top.sdc(31): C10_CLK50M could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585771985306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at top.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50 Mhz\" -name \{C10_CLK50M\} \{C10_CLK50M\} " "create_clock -period \"50 Mhz\" -name \{C10_CLK50M\} \{C10_CLK50M\}" {  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585771985307 ""}  } { { "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/top.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585771985307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1585771985307 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585771985314 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/elijah/downloads/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/elijah/downloads/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585771985321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] clk " "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1585771985336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1585771985336 "|hello_world|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771985350 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585771985359 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585771985380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.779 " "Worst-case setup slack is 43.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.779               0.000 altera_reserved_tck  " "   43.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771985406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771985414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.321 " "Worst-case recovery slack is 47.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.321               0.000 altera_reserved_tck  " "   47.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771985422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.416 " "Worst-case removal slack is 1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 altera_reserved_tck  " "    1.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771985429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.516 " "Worst-case minimum pulse width slack is 49.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.516               0.000 altera_reserved_tck  " "   49.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771985437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771985437 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.235 ns " "Worst Case Available Settling Time: 344.235 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771985503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771985503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585771985537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585771985571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585771986068 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] clk " "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1585771986292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1585771986292 "|hello_world|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771986303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.294 " "Worst-case setup slack is 44.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.294               0.000 altera_reserved_tck  " "   44.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.620 " "Worst-case recovery slack is 47.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.620               0.000 altera_reserved_tck  " "   47.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.308 " "Worst-case removal slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 altera_reserved_tck  " "    1.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.442 " "Worst-case minimum pulse width slack is 49.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.442               0.000 altera_reserved_tck  " "   49.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986366 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.868 ns " "Worst Case Available Settling Time: 344.868 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986424 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771986424 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585771986434 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] clk " "Register nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|status\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1585771986611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1585771986611 "|hello_world|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771986622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.996 " "Worst-case setup slack is 46.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.996               0.000 altera_reserved_tck  " "   46.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 altera_reserved_tck  " "    0.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.787 " "Worst-case recovery slack is 48.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.787               0.000 altera_reserved_tck  " "   48.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.438 " "Worst-case minimum pulse width slack is 49.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.438               0.000 altera_reserved_tck  " "   49.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585771986677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585771986677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.445 ns " "Worst Case Available Settling Time: 347.445 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585771986731 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585771986731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585771987092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585771987092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585771987223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 14:13:07 2020 " "Processing ended: Wed Apr 01 14:13:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585771987223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585771987223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585771987223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585771987223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1585771988321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585771988325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:13:08 2020 " "Processing started: Wed Apr 01 14:13:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585771988325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585771988325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585771988326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1585771989178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585771990385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585771991236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 14:13:11 2020 " "Processing ended: Wed Apr 01 14:13:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585771991236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585771991236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585771991236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585771991236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585771991902 ""}
