library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;


entity multiplicador is
  generic(N : natural := 4);
  port(
    OpA       : in  std_logic_vector(N-1 downto 0);
    OpB       : in  std_logic_vector(N-1 downto 0);
    Load      : in  std_logic;
    Clk       : in  std_logic;
    Resultado : out std_logic_vector(2*N-1 downto 0)
    );
end;

architecture multiplicador_arq of multiplicador is

  component registro is
    generic(N : integer := 4);
    port(
      D   : in  std_logic_vector(N-1 downto 0);
      clk : in  std_logic;
      rst : in  std_logic;
      ena : in  std_logic;
      Q   : out std_logic_vector(2*N-1 downto 0)
      );
  end component;

  component sumador is
    generic(N : integer := 4);
    port(
      a     : in  std_logic_vector(N-1 downto 0);
      b     : in  std_logic_vector(N-1 downto 0);
      c_in  : in  std_logic;
      sal   : out std_logic_vector(N-1 downto 0);
      c_out : out std_logic
      );
  end component;

  signal entP, entB, salP, salSum, salB, salA, aux : std_logic_vector(N-1 downto 0);
  signal Co                                        : std_logic;

begin

-- instanciaci贸n del registro A
  regA : registro generic map(N) port map(OpA, clk, '0', '1', salA);
-- instanciaci贸n del registro B
  regB : registro
    generic map(N)
    port map(entB, clk, '0', '1', salB);
-- instanciaci贸n del registro P
  regP : registro
    generic map(N)
    port map(entP, clk, load, '1', salP);
-- instanciaci贸n del sumador
  sum  : sumador
    generic map(N)
    port map(salP, aux, '0', salSum, Co);

  entP <= Co & salSum(N-1 downto 1);
  entB <= opB when load = '1' else
          salSum(0) & salB(N-1 downto 1);
  aux <= salA when salB(0) = '1' else
         (others => '0');

  Resultado <= salP & salB;

end;
