Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Desktop\CortexM3\Quartus\Project\BUFG\BUFG.qsys --synthesis=VERILOG --output-directory=D:\Desktop\CortexM3\Quartus\Project\BUFG\BUFG\synthesis --family="Cyclone IV E" --part=EP4CE55F23I7
Progress: Loading BUFG/BUFG.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 17.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: BUFG.altclkctrl_0: Targeting device family: Cyclone IV E.
: BUFG.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: BUFG: Generating BUFG "BUFG" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity BUFG_altclkctrl_0.
Info: altclkctrl_0: "BUFG" instantiated altclkctrl "altclkctrl_0"
Info: BUFG: Done "BUFG" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
