/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_sg_0_1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/9/12 9:17a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:43:47 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_sg_0_1.h $
 * 
 * Hydra_Software_Devel/2   5/9/12 9:17a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_SG_0_1_H__
#define BCHP_VICE2_SG_0_1_H__

/***************************************************************************
 *VICE2_SG_0_1 - Symbol Generation Registers 0 1
 ***************************************************************************/
#define BCHP_VICE2_SG_0_1_FW_CONTROL             0x00802400 /* SG Control */
#define BCHP_VICE2_SG_0_1_CONFIG                 0x00802404 /* SG Configuration */
#define BCHP_VICE2_SG_0_1_CODEC                  0x00802408 /* Codec Select Shadow Register */
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE           0x0080240c /* Picture Size Shadow Register */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG            0x00802410 /* Picture Configuration Shadow Register */
#define BCHP_VICE2_SG_0_1_SCRATCH                0x00802414 /* Scratch Register */
#define BCHP_VICE2_SG_0_1_BUFF0_START            0x00802418 /* Stream 0 Buffer Start Address */
#define BCHP_VICE2_SG_0_1_BUFF0_END              0x0080241c /* Stream 0 Buffer End Address */
#define BCHP_VICE2_SG_0_1_BUFF0_RD_ADDR          0x00802420 /* Stream 0 Buffer Read Address */
#define BCHP_VICE2_SG_0_1_BUFF0_WR_ADDR          0x00802424 /* Stream 0 Buffer Write Address */
#define BCHP_VICE2_SG_0_1_BUFF0_FULLNESS         0x00802428 /* Stream 0 Buffer Fullness */
#define BCHP_VICE2_SG_0_1_BUFF1_START            0x0080242c /* Stream 1 Buffer Start Address */
#define BCHP_VICE2_SG_0_1_BUFF1_END              0x00802430 /* Stream 1 Buffer End Address */
#define BCHP_VICE2_SG_0_1_BUFF1_RD_ADDR          0x00802434 /* Stream 1 Buffer Read Address */
#define BCHP_VICE2_SG_0_1_BUFF1_WR_ADDR          0x00802438 /* Stream 1 Buffer Write Address */
#define BCHP_VICE2_SG_0_1_BUFF1_FULLNESS         0x0080243c /* Stream 1 Buffer Fullness */
#define BCHP_VICE2_SG_0_1_CMD_START              0x00802440 /* Command Buffer Start Address */
#define BCHP_VICE2_SG_0_1_CMD_END                0x00802444 /* Command Buffer End Address */
#define BCHP_VICE2_SG_0_1_CMD_RD_ADDR            0x00802448 /* Command Buffer Read Address */
#define BCHP_VICE2_SG_0_1_CMD_WR_ADDR            0x0080244c /* Command Buffer Write Address */
#define BCHP_VICE2_SG_0_1_CMD_FULLNESS           0x00802450 /* Command Buffer Fullness */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG            0x00802454 /* MPEG-2/4 Encoding Configuration Shadow Register */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG             0x00802458 /* AVC Encoding Configuration Shadow Register */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0            0x0080245c /* VC1 Encoding Configuration 0 Shadow Register */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1            0x00802460 /* VC1 Encoding Configuration 1 Shadow Register */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG            0x00802464 /* VC1 Alternate Table Configuration Shadow Register */
#define BCHP_VICE2_SG_0_1_STATUS                 0x00802468 /* SG Status */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0            0x0080246c /* HA-to-SG DINO Debug Register */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1            0x00802470 /* XQ-to-SG DINO Debug Register */
#define BCHP_VICE2_SG_0_1_TEST_CFG               0x00802474 /* Test Configuration Register */

/***************************************************************************
 *FW_CONTROL - SG Control
 ***************************************************************************/
/* VICE2_SG_0_1 :: FW_CONTROL :: reserved0 [31:05] */
#define BCHP_VICE2_SG_0_1_FW_CONTROL_reserved0_MASK                0xffffffe0
#define BCHP_VICE2_SG_0_1_FW_CONTROL_reserved0_SHIFT               5

/* VICE2_SG_0_1 :: FW_CONTROL :: DONE_WRITING [04:04] */
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DONE_WRITING_MASK             0x00000010
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DONE_WRITING_SHIFT            4
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DONE_WRITING_DEFAULT          0x00000000
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DONE_WRITING_NULL             0
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DONE_WRITING_DONE             1

/* VICE2_SG_0_1 :: FW_CONTROL :: reserved1 [03:02] */
#define BCHP_VICE2_SG_0_1_FW_CONTROL_reserved1_MASK                0x0000000c
#define BCHP_VICE2_SG_0_1_FW_CONTROL_reserved1_SHIFT               2

/* VICE2_SG_0_1 :: FW_CONTROL :: DINO_ERROR_CLEAR [01:01] */
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DINO_ERROR_CLEAR_MASK         0x00000002
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DINO_ERROR_CLEAR_SHIFT        1
#define BCHP_VICE2_SG_0_1_FW_CONTROL_DINO_ERROR_CLEAR_DEFAULT      0x00000000

/* VICE2_SG_0_1 :: FW_CONTROL :: PICTURE_DONE_CLEAR [00:00] */
#define BCHP_VICE2_SG_0_1_FW_CONTROL_PICTURE_DONE_CLEAR_MASK       0x00000001
#define BCHP_VICE2_SG_0_1_FW_CONTROL_PICTURE_DONE_CLEAR_SHIFT      0
#define BCHP_VICE2_SG_0_1_FW_CONTROL_PICTURE_DONE_CLEAR_DEFAULT    0x00000000

/***************************************************************************
 *CONFIG - SG Configuration
 ***************************************************************************/
/* VICE2_SG_0_1 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_SG_0_1_CONFIG_AUTO_SHUTOFF_MASK                 0x80000000
#define BCHP_VICE2_SG_0_1_CONFIG_AUTO_SHUTOFF_SHIFT                31
#define BCHP_VICE2_SG_0_1_CONFIG_AUTO_SHUTOFF_DEFAULT              0x00000001
#define BCHP_VICE2_SG_0_1_CONFIG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE2_SG_0_1_CONFIG_AUTO_SHUTOFF_ENABLE               1

/* VICE2_SG_0_1 :: CONFIG :: reserved0 [30:04] */
#define BCHP_VICE2_SG_0_1_CONFIG_reserved0_MASK                    0x7ffffff0
#define BCHP_VICE2_SG_0_1_CONFIG_reserved0_SHIFT                   4

/* VICE2_SG_0_1 :: CONFIG :: SW_INIT_STR1 [03:03] */
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR1_MASK                 0x00000008
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR1_SHIFT                3
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR1_DEFAULT              0x00000001
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR1_FUNCTIONAL           0
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR1_INITIALIZE           1

/* VICE2_SG_0_1 :: CONFIG :: SW_INIT_STR0 [02:02] */
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR0_MASK                 0x00000004
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR0_SHIFT                2
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR0_DEFAULT              0x00000001
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR0_FUNCTIONAL           0
#define BCHP_VICE2_SG_0_1_CONFIG_SW_INIT_STR0_INITIALIZE           1

/* VICE2_SG_0_1 :: CONFIG :: FLUSH_SCB [01:01] */
#define BCHP_VICE2_SG_0_1_CONFIG_FLUSH_SCB_MASK                    0x00000002
#define BCHP_VICE2_SG_0_1_CONFIG_FLUSH_SCB_SHIFT                   1
#define BCHP_VICE2_SG_0_1_CONFIG_FLUSH_SCB_DEFAULT                 0x00000000
#define BCHP_VICE2_SG_0_1_CONFIG_FLUSH_SCB_DISABLE                 0
#define BCHP_VICE2_SG_0_1_CONFIG_FLUSH_SCB_ENABLE                  1

/* VICE2_SG_0_1 :: CONFIG :: ENABLE [00:00] */
#define BCHP_VICE2_SG_0_1_CONFIG_ENABLE_MASK                       0x00000001
#define BCHP_VICE2_SG_0_1_CONFIG_ENABLE_SHIFT                      0
#define BCHP_VICE2_SG_0_1_CONFIG_ENABLE_DEFAULT                    0x00000001
#define BCHP_VICE2_SG_0_1_CONFIG_ENABLE_DISABLE                    0
#define BCHP_VICE2_SG_0_1_CONFIG_ENABLE_ENABLE                     1

/***************************************************************************
 *CODEC - Codec Select Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: CODEC :: reserved0 [31:02] */
#define BCHP_VICE2_SG_0_1_CODEC_reserved0_MASK                     0xfffffffc
#define BCHP_VICE2_SG_0_1_CODEC_reserved0_SHIFT                    2

/* VICE2_SG_0_1 :: CODEC :: CODEC_SEL [01:00] */
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_MASK                     0x00000003
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_SHIFT                    0
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_DEFAULT                  0x00000000
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_AVC                      0
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_MPEG2                    1
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_MPEG4                    2
#define BCHP_VICE2_SG_0_1_CODEC_CODEC_SEL_VC1                      3

/***************************************************************************
 *PICTURE_SIZE - Picture Size Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_reserved0_MASK              0xffff8000
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_reserved0_SHIFT             15

/* VICE2_SG_0_1 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_HSIZE_MB_MASK               0x00007f00
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_HSIZE_MB_SHIFT              8
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_HSIZE_MB_DEFAULT            0x00000028

/* VICE2_SG_0_1 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_reserved1_MASK              0x00000080
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_reserved1_SHIFT             7

/* VICE2_SG_0_1 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_VSIZE_MB_MASK               0x0000007f
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_VSIZE_MB_SHIFT              0
#define BCHP_VICE2_SG_0_1_PICTURE_SIZE_VSIZE_MB_DEFAULT            0x0000001e

/***************************************************************************
 *PICTURE_CFG - Picture Configuration Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: PICTURE_CFG :: reserved0 [31:17] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_reserved0_MASK               0xfffe0000
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_reserved0_SHIFT              17

/* VICE2_SG_0_1 :: PICTURE_CFG :: STREAM_ID [16:16] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_STREAM_ID_MASK               0x00010000
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_STREAM_ID_SHIFT              16
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_STREAM_ID_DEFAULT            0x00000000

/* VICE2_SG_0_1 :: PICTURE_CFG :: PICTURE_ID [15:08] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_ID_MASK              0x0000ff00
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_ID_SHIFT             8
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_ID_DEFAULT           0x00000000

/* VICE2_SG_0_1 :: PICTURE_CFG :: reserved1 [07:04] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_reserved1_MASK               0x000000f0
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_reserved1_SHIFT              4

/* VICE2_SG_0_1 :: PICTURE_CFG :: FIELD_FRAME [03:03] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_FRAME_MASK             0x00000008
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_FRAME_SHIFT            3
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_FRAME_DEFAULT          0x00000000
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_FRAME_FIELD            1
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_FRAME_FRAME            0

/* VICE2_SG_0_1 :: PICTURE_CFG :: FIELD_POLARITY [02:02] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_POLARITY_MASK          0x00000004
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_POLARITY_SHIFT         2
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_POLARITY_DEFAULT       0x00000000
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_POLARITY_TOP           0
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_FIELD_POLARITY_BOTTOM        1

/* VICE2_SG_0_1 :: PICTURE_CFG :: PICTURE_TYPE [01:00] */
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_MASK            0x00000003
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_SHIFT           0
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_DEFAULT         0x00000000
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_I               0
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_P               1
#define BCHP_VICE2_SG_0_1_PICTURE_CFG_PICTURE_TYPE_B               2

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_SG_0_1_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE2_SG_0_1_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE2_SG_0_1_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *BUFF0_START - Stream 0 Buffer Start Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF0_START :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF0_START_BUFFER_ADDRESS_MASK          0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF0_START_BUFFER_ADDRESS_SHIFT         0
#define BCHP_VICE2_SG_0_1_BUFF0_START_BUFFER_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *BUFF0_END - Stream 0 Buffer End Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF0_END :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF0_END_BUFFER_ADDRESS_MASK            0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF0_END_BUFFER_ADDRESS_SHIFT           0
#define BCHP_VICE2_SG_0_1_BUFF0_END_BUFFER_ADDRESS_DEFAULT         0x00000000

/***************************************************************************
 *BUFF0_RD_ADDR - Stream 0 Buffer Read Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF0_RD_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF0_RD_ADDR_BUFFER_ADDRESS_MASK        0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF0_RD_ADDR_BUFFER_ADDRESS_SHIFT       0
#define BCHP_VICE2_SG_0_1_BUFF0_RD_ADDR_BUFFER_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *BUFF0_WR_ADDR - Stream 0 Buffer Write Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF0_WR_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF0_WR_ADDR_BUFFER_ADDRESS_MASK        0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF0_WR_ADDR_BUFFER_ADDRESS_SHIFT       0
#define BCHP_VICE2_SG_0_1_BUFF0_WR_ADDR_BUFFER_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *BUFF0_FULLNESS - Stream 0 Buffer Fullness
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF0_FULLNESS :: BUFFER_FULLNESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF0_FULLNESS_BUFFER_FULLNESS_MASK      0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF0_FULLNESS_BUFFER_FULLNESS_SHIFT     0
#define BCHP_VICE2_SG_0_1_BUFF0_FULLNESS_BUFFER_FULLNESS_DEFAULT   0x00000000

/***************************************************************************
 *BUFF1_START - Stream 1 Buffer Start Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF1_START :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF1_START_BUFFER_ADDRESS_MASK          0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF1_START_BUFFER_ADDRESS_SHIFT         0
#define BCHP_VICE2_SG_0_1_BUFF1_START_BUFFER_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *BUFF1_END - Stream 1 Buffer End Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF1_END :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF1_END_BUFFER_ADDRESS_MASK            0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF1_END_BUFFER_ADDRESS_SHIFT           0
#define BCHP_VICE2_SG_0_1_BUFF1_END_BUFFER_ADDRESS_DEFAULT         0x00000000

/***************************************************************************
 *BUFF1_RD_ADDR - Stream 1 Buffer Read Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF1_RD_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF1_RD_ADDR_BUFFER_ADDRESS_MASK        0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF1_RD_ADDR_BUFFER_ADDRESS_SHIFT       0
#define BCHP_VICE2_SG_0_1_BUFF1_RD_ADDR_BUFFER_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *BUFF1_WR_ADDR - Stream 1 Buffer Write Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF1_WR_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF1_WR_ADDR_BUFFER_ADDRESS_MASK        0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF1_WR_ADDR_BUFFER_ADDRESS_SHIFT       0
#define BCHP_VICE2_SG_0_1_BUFF1_WR_ADDR_BUFFER_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *BUFF1_FULLNESS - Stream 1 Buffer Fullness
 ***************************************************************************/
/* VICE2_SG_0_1 :: BUFF1_FULLNESS :: BUFFER_FULLNESS [31:00] */
#define BCHP_VICE2_SG_0_1_BUFF1_FULLNESS_BUFFER_FULLNESS_MASK      0xffffffff
#define BCHP_VICE2_SG_0_1_BUFF1_FULLNESS_BUFFER_FULLNESS_SHIFT     0
#define BCHP_VICE2_SG_0_1_BUFF1_FULLNESS_BUFFER_FULLNESS_DEFAULT   0x00000000

/***************************************************************************
 *CMD_START - Command Buffer Start Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: CMD_START :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_CMD_START_BUFFER_ADDRESS_MASK            0xffffffff
#define BCHP_VICE2_SG_0_1_CMD_START_BUFFER_ADDRESS_SHIFT           0
#define BCHP_VICE2_SG_0_1_CMD_START_BUFFER_ADDRESS_DEFAULT         0x00000000

/***************************************************************************
 *CMD_END - Command Buffer End Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: CMD_END :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_CMD_END_BUFFER_ADDRESS_MASK              0xffffffff
#define BCHP_VICE2_SG_0_1_CMD_END_BUFFER_ADDRESS_SHIFT             0
#define BCHP_VICE2_SG_0_1_CMD_END_BUFFER_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *CMD_RD_ADDR - Command Buffer Read Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: CMD_RD_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_CMD_RD_ADDR_BUFFER_ADDRESS_MASK          0xffffffff
#define BCHP_VICE2_SG_0_1_CMD_RD_ADDR_BUFFER_ADDRESS_SHIFT         0
#define BCHP_VICE2_SG_0_1_CMD_RD_ADDR_BUFFER_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *CMD_WR_ADDR - Command Buffer Write Address
 ***************************************************************************/
/* VICE2_SG_0_1 :: CMD_WR_ADDR :: BUFFER_ADDRESS [31:00] */
#define BCHP_VICE2_SG_0_1_CMD_WR_ADDR_BUFFER_ADDRESS_MASK          0xffffffff
#define BCHP_VICE2_SG_0_1_CMD_WR_ADDR_BUFFER_ADDRESS_SHIFT         0
#define BCHP_VICE2_SG_0_1_CMD_WR_ADDR_BUFFER_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *CMD_FULLNESS - Command Buffer Fullness
 ***************************************************************************/
/* VICE2_SG_0_1 :: CMD_FULLNESS :: BUFFER_FULLNESS [31:00] */
#define BCHP_VICE2_SG_0_1_CMD_FULLNESS_BUFFER_FULLNESS_MASK        0xffffffff
#define BCHP_VICE2_SG_0_1_CMD_FULLNESS_BUFFER_FULLNESS_SHIFT       0
#define BCHP_VICE2_SG_0_1_CMD_FULLNESS_BUFFER_FULLNESS_DEFAULT     0x00000000

/***************************************************************************
 *MPEG_CONFIG - MPEG-2/4 Encoding Configuration Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: MPEG_CONFIG :: reserved0 [31:23] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_reserved0_MASK               0xff800000
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_reserved0_SHIFT              23

/* VICE2_SG_0_1 :: MPEG_CONFIG :: MPEG4_INIT_QP [22:17] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_MPEG4_INIT_QP_MASK           0x007e0000
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_MPEG4_INIT_QP_SHIFT          17
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_MPEG4_INIT_QP_DEFAULT        0x00000000

/* VICE2_SG_0_1 :: MPEG_CONFIG :: VLC_FORMAT [16:16] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_VLC_FORMAT_MASK              0x00010000
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_VLC_FORMAT_SHIFT             16
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_VLC_FORMAT_DEFAULT           0x00000000
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_VLC_FORMAT_INTER_VLC_FORMAT  0
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_VLC_FORMAT_INTRA_VLC_FORMAT  1

/* VICE2_SG_0_1 :: MPEG_CONFIG :: BWD_VERT_F_CODE [15:12] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_VERT_F_CODE_MASK         0x0000f000
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_VERT_F_CODE_SHIFT        12
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_VERT_F_CODE_DEFAULT      0x00000000

/* VICE2_SG_0_1 :: MPEG_CONFIG :: BWD_HOR_F_CODE [11:08] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_HOR_F_CODE_MASK          0x00000f00
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_HOR_F_CODE_SHIFT         8
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_BWD_HOR_F_CODE_DEFAULT       0x00000000

/* VICE2_SG_0_1 :: MPEG_CONFIG :: FWD_VERT_F_CODE [07:04] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_VERT_F_CODE_MASK         0x000000f0
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_VERT_F_CODE_SHIFT        4
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_VERT_F_CODE_DEFAULT      0x00000000

/* VICE2_SG_0_1 :: MPEG_CONFIG :: FWD_HOR_F_CODE [03:00] */
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_HOR_F_CODE_MASK          0x0000000f
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_HOR_F_CODE_SHIFT         0
#define BCHP_VICE2_SG_0_1_MPEG_CONFIG_FWD_HOR_F_CODE_DEFAULT       0x00000000

/***************************************************************************
 *AVC_CONFIG - AVC Encoding Configuration Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: AVC_CONFIG :: reserved0 [31:20] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_reserved0_MASK                0xfff00000
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_reserved0_SHIFT               20

/* VICE2_SG_0_1 :: AVC_CONFIG :: CABAC_INIT_IDC [19:18] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_IDC_MASK           0x000c0000
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_IDC_SHIFT          18
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_IDC_DEFAULT        0x00000000

/* VICE2_SG_0_1 :: AVC_CONFIG :: CABAC_INIT_QP [17:12] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_QP_MASK            0x0003f000
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_QP_SHIFT           12
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_CABAC_INIT_QP_DEFAULT         0x00000000

/* VICE2_SG_0_1 :: AVC_CONFIG :: NUM_REF_IDX_L1_ACTIVE [11:08] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L1_ACTIVE_MASK    0x00000f00
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L1_ACTIVE_SHIFT   8
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L1_ACTIVE_DEFAULT 0x00000000

/* VICE2_SG_0_1 :: AVC_CONFIG :: NUM_REF_IDX_L0_ACTIVE [07:04] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L0_ACTIVE_MASK    0x000000f0
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L0_ACTIVE_SHIFT   4
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_NUM_REF_IDX_L0_ACTIVE_DEFAULT 0x00000000

/* VICE2_SG_0_1 :: AVC_CONFIG :: reserved1 [03:02] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_reserved1_MASK                0x0000000c
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_reserved1_SHIFT               2

/* VICE2_SG_0_1 :: AVC_CONFIG :: TRANSFORM_8x8_MODE_FLAG [01:01] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_TRANSFORM_8x8_MODE_FLAG_MASK  0x00000002
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_TRANSFORM_8x8_MODE_FLAG_SHIFT 1
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_TRANSFORM_8x8_MODE_FLAG_DEFAULT 0x00000000
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_TRANSFORM_8x8_MODE_FLAG_NON_8X8_XFRM_BLK 0
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_TRANSFORM_8x8_MODE_FLAG_8X8_XFRM_BLK 1

/* VICE2_SG_0_1 :: AVC_CONFIG :: ENTROPY_CODING_MODE_FLAG [00:00] */
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_ENTROPY_CODING_MODE_FLAG_MASK 0x00000001
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_ENTROPY_CODING_MODE_FLAG_SHIFT 0
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_ENTROPY_CODING_MODE_FLAG_DEFAULT 0x00000000
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_ENTROPY_CODING_MODE_FLAG_CAVLC 0
#define BCHP_VICE2_SG_0_1_AVC_CONFIG_ENTROPY_CODING_MODE_FLAG_CABAC 1

/***************************************************************************
 *VC1_CONFIG0 - VC1 Encoding Configuration 0 Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: VC1_CONFIG0 :: reserved0 [31:22] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved0_MASK               0xffc00000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved0_SHIFT              22

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: ESC_RUN_SIZE [21:20] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_RUN_SIZE_MASK            0x00300000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_RUN_SIZE_SHIFT           20
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_RUN_SIZE_DEFAULT         0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: ESC_LVL_SIZE [19:16] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_LVL_SIZE_MASK            0x000f0000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_LVL_SIZE_SHIFT           16
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_ESC_LVL_SIZE_DEFAULT         0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: MV_TAB [15:14] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_TAB_MASK                  0x0000c000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_TAB_SHIFT                 14
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_TAB_DEFAULT               0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: TRANSACFRM2 [13:12] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM2_MASK             0x00003000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM2_SHIFT            12
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM2_DEFAULT          0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: TRANSACFRM [11:10] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM_MASK              0x00000c00
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM_SHIFT             10
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSACFRM_DEFAULT           0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: reserved1 [09:09] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved1_MASK               0x00000200
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved1_SHIFT              9

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: TRANSDCTAB [08:08] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSDCTAB_MASK              0x00000100
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSDCTAB_SHIFT             8
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_TRANSDCTAB_DEFAULT           0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: CBPTAB [07:06] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_CBPTAB_MASK                  0x000000c0
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_CBPTAB_SHIFT                 6
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_CBPTAB_DEFAULT               0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: MV_RANGE [05:04] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_RANGE_MASK                0x00000030
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_RANGE_SHIFT               4
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_RANGE_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: reserved2 [03:03] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved2_MASK               0x00000008
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_reserved2_SHIFT              3

/* VICE2_SG_0_1 :: VC1_CONFIG0 :: MV_MODE [02:00] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_MASK                 0x00000007
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_SHIFT                0
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_DEFAULT              0x00000000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_1MV                  0
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_MIXED_MV             1
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_1MV_HALF_PEL         2
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_1MV_HALF_PEL_BILINEAR 3
#define BCHP_VICE2_SG_0_1_VC1_CONFIG0_MV_MODE_INTENSITY_COMP       4

/***************************************************************************
 *VC1_CONFIG1 - VC1 Encoding Configuration 1 Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: VC1_CONFIG1 :: reserved0 [31:17] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_reserved0_MASK               0xfffe0000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_reserved0_SHIFT              17

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: PQINDEX [16:12] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQINDEX_MASK                 0x0001f000
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQINDEX_SHIFT                12
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQINDEX_DEFAULT              0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: reserved1 [11:09] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_reserved1_MASK               0x00000e00
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_reserved1_SHIFT              9

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: PQUANT [08:04] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQUANT_MASK                  0x000001f0
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQUANT_SHIFT                 4
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_PQUANT_DEFAULT               0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: DQBILEVEL [03:03] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQBILEVEL_MASK               0x00000008
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQBILEVEL_SHIFT              3
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQBILEVEL_DEFAULT            0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: DQUANTFRM [02:02] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQUANTFRM_MASK               0x00000004
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQUANTFRM_SHIFT              2
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_DQUANTFRM_DEFAULT            0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: TTMBF [01:01] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_TTMBF_MASK                   0x00000002
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_TTMBF_SHIFT                  1
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_TTMBF_DEFAULT                0x00000000

/* VICE2_SG_0_1 :: VC1_CONFIG1 :: VSTRANSFORM [00:00] */
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_VSTRANSFORM_MASK             0x00000001
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_VSTRANSFORM_SHIFT            0
#define BCHP_VICE2_SG_0_1_VC1_CONFIG1_VSTRANSFORM_DEFAULT          0x00000000

/***************************************************************************
 *VC1_ALT_CFG - VC1 Alternate Table Configuration Shadow Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: VC1_ALT_CFG :: reserved0 [31:18] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved0_MASK               0xfffc0000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved0_SHIFT              18

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_MV_TAB [17:16] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_TAB_MASK              0x00030000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_TAB_SHIFT             16
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_TAB_DEFAULT           0x00000000

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSACFRM2_IDX [15:14] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_IDX_MASK     0x0000c000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_IDX_SHIFT    14
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_IDX_DEFAULT  0x00000000

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSACFRM_IDX [13:12] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_IDX_MASK      0x00003000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_IDX_SHIFT     12
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_IDX_DEFAULT   0x00000000

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: reserved1 [11:11] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved1_MASK               0x00000800
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved1_SHIFT              11

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSDC_TAB [10:10] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_TAB_MASK         0x00000400
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_TAB_SHIFT        10
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_TAB_DEFAULT      0x00000000

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_CBP_TAB [09:08] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_TAB_MASK             0x00000300
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_TAB_SHIFT            8
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_TAB_DEFAULT          0x00000000

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: reserved2 [07:05] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved2_MASK               0x000000e0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_reserved2_SHIFT              5

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_MV_ENA [04:04] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_ENA_MASK              0x00000010
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_ENA_SHIFT             4
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_ENA_DEFAULT           0x00000000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_ENA_DISABLE           0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_MV_ENA_ENABLE            1

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSACFRM2_ENA [03:03] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_ENA_MASK     0x00000008
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_ENA_SHIFT    3
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_ENA_DEFAULT  0x00000000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_ENA_DISABLE  0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM2_ENA_ENABLE   1

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSACFRM_ENA [02:02] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_ENA_MASK      0x00000004
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_ENA_SHIFT     2
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_ENA_DEFAULT   0x00000000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_ENA_DISABLE   0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSACFRM_ENA_ENABLE    1

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_TRANSDC_ENA [01:01] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_ENA_MASK         0x00000002
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_ENA_SHIFT        1
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_ENA_DEFAULT      0x00000000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_ENA_DISABLE      0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_TRANSDC_ENA_ENABLE       1

/* VICE2_SG_0_1 :: VC1_ALT_CFG :: ALT_CBP_ENA [00:00] */
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_ENA_MASK             0x00000001
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_ENA_SHIFT            0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_ENA_DEFAULT          0x00000000
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_ENA_DISABLE          0
#define BCHP_VICE2_SG_0_1_VC1_ALT_CFG_ALT_CBP_ENA_ENABLE           1

/***************************************************************************
 *STATUS - SG Status
 ***************************************************************************/
/* VICE2_SG_0_1 :: STATUS :: reserved0 [31:28] */
#define BCHP_VICE2_SG_0_1_STATUS_reserved0_MASK                    0xf0000000
#define BCHP_VICE2_SG_0_1_STATUS_reserved0_SHIFT                   28

/* VICE2_SG_0_1 :: STATUS :: VLC_READY [27:27] */
#define BCHP_VICE2_SG_0_1_STATUS_VLC_READY_MASK                    0x08000000
#define BCHP_VICE2_SG_0_1_STATUS_VLC_READY_SHIFT                   27
#define BCHP_VICE2_SG_0_1_STATUS_VLC_READY_DEFAULT                 0x00000000

/* VICE2_SG_0_1 :: STATUS :: MB_END_RDY [26:26] */
#define BCHP_VICE2_SG_0_1_STATUS_MB_END_RDY_MASK                   0x04000000
#define BCHP_VICE2_SG_0_1_STATUS_MB_END_RDY_SHIFT                  26
#define BCHP_VICE2_SG_0_1_STATUS_MB_END_RDY_DEFAULT                0x00000000

/* VICE2_SG_0_1 :: STATUS :: HDR_END_RDY [25:25] */
#define BCHP_VICE2_SG_0_1_STATUS_HDR_END_RDY_MASK                  0x02000000
#define BCHP_VICE2_SG_0_1_STATUS_HDR_END_RDY_SHIFT                 25
#define BCHP_VICE2_SG_0_1_STATUS_HDR_END_RDY_DEFAULT               0x00000000

/* VICE2_SG_0_1 :: STATUS :: PIC_START_RDY [24:24] */
#define BCHP_VICE2_SG_0_1_STATUS_PIC_START_RDY_MASK                0x01000000
#define BCHP_VICE2_SG_0_1_STATUS_PIC_START_RDY_SHIFT               24
#define BCHP_VICE2_SG_0_1_STATUS_PIC_START_RDY_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: CIF_CBUF_FULL [23:23] */
#define BCHP_VICE2_SG_0_1_STATUS_CIF_CBUF_FULL_MASK                0x00800000
#define BCHP_VICE2_SG_0_1_STATUS_CIF_CBUF_FULL_SHIFT               23
#define BCHP_VICE2_SG_0_1_STATUS_CIF_CBUF_FULL_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: CIF_BBUF_FULL [22:22] */
#define BCHP_VICE2_SG_0_1_STATUS_CIF_BBUF_FULL_MASK                0x00400000
#define BCHP_VICE2_SG_0_1_STATUS_CIF_BBUF_FULL_SHIFT               22
#define BCHP_VICE2_SG_0_1_STATUS_CIF_BBUF_FULL_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: CIF_PROC_STATE [21:19] */
#define BCHP_VICE2_SG_0_1_STATUS_CIF_PROC_STATE_MASK               0x00380000
#define BCHP_VICE2_SG_0_1_STATUS_CIF_PROC_STATE_SHIFT              19
#define BCHP_VICE2_SG_0_1_STATUS_CIF_PROC_STATE_DEFAULT            0x00000000

/* VICE2_SG_0_1 :: STATUS :: XQ_DINO_ERROR [18:18] */
#define BCHP_VICE2_SG_0_1_STATUS_XQ_DINO_ERROR_MASK                0x00040000
#define BCHP_VICE2_SG_0_1_STATUS_XQ_DINO_ERROR_SHIFT               18
#define BCHP_VICE2_SG_0_1_STATUS_XQ_DINO_ERROR_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: HA_DINO_ERROR [17:17] */
#define BCHP_VICE2_SG_0_1_STATUS_HA_DINO_ERROR_MASK                0x00020000
#define BCHP_VICE2_SG_0_1_STATUS_HA_DINO_ERROR_SHIFT               17
#define BCHP_VICE2_SG_0_1_STATUS_HA_DINO_ERROR_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: ARC_DINO_ERROR [16:16] */
#define BCHP_VICE2_SG_0_1_STATUS_ARC_DINO_ERROR_MASK               0x00010000
#define BCHP_VICE2_SG_0_1_STATUS_ARC_DINO_ERROR_SHIFT              16
#define BCHP_VICE2_SG_0_1_STATUS_ARC_DINO_ERROR_DEFAULT            0x00000000

/* VICE2_SG_0_1 :: STATUS :: SG_MB_ACTIVE [15:15] */
#define BCHP_VICE2_SG_0_1_STATUS_SG_MB_ACTIVE_MASK                 0x00008000
#define BCHP_VICE2_SG_0_1_STATUS_SG_MB_ACTIVE_SHIFT                15
#define BCHP_VICE2_SG_0_1_STATUS_SG_MB_ACTIVE_DEFAULT              0x00000000
#define BCHP_VICE2_SG_0_1_STATUS_SG_MB_ACTIVE_HEADER               0
#define BCHP_VICE2_SG_0_1_STATUS_SG_MB_ACTIVE_MB                   1

/* VICE2_SG_0_1 :: STATUS :: SG_PROC_STATE [14:11] */
#define BCHP_VICE2_SG_0_1_STATUS_SG_PROC_STATE_MASK                0x00007800
#define BCHP_VICE2_SG_0_1_STATUS_SG_PROC_STATE_SHIFT               11
#define BCHP_VICE2_SG_0_1_STATUS_SG_PROC_STATE_DEFAULT             0x00000000

/* VICE2_SG_0_1 :: STATUS :: STREAM_1_ACTIVE [10:10] */
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_1_ACTIVE_MASK              0x00000400
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_1_ACTIVE_SHIFT             10
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_1_ACTIVE_DEFAULT           0x00000000
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_1_ACTIVE_INACTIVE          0
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_1_ACTIVE_ACTIVE            1

/* VICE2_SG_0_1 :: STATUS :: STREAM_0_ACTIVE [09:09] */
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_0_ACTIVE_MASK              0x00000200
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_0_ACTIVE_SHIFT             9
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_0_ACTIVE_DEFAULT           0x00000000
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_0_ACTIVE_INACTIVE          0
#define BCHP_VICE2_SG_0_1_STATUS_STREAM_0_ACTIVE_ACTIVE            1

/* VICE2_SG_0_1 :: STATUS :: TRANSACFRM2BITS_SIGN [08:08] */
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRM2BITS_SIGN_MASK         0x00000100
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRM2BITS_SIGN_SHIFT        8
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRM2BITS_SIGN_DEFAULT      0x00000000

/* VICE2_SG_0_1 :: STATUS :: TRANSACFRMBITS_SIGN [07:07] */
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRMBITS_SIGN_MASK          0x00000080
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRMBITS_SIGN_SHIFT         7
#define BCHP_VICE2_SG_0_1_STATUS_TRANSACFRMBITS_SIGN_DEFAULT       0x00000000

/* VICE2_SG_0_1 :: STATUS :: TRANSDCBITS_SIGN [06:06] */
#define BCHP_VICE2_SG_0_1_STATUS_TRANSDCBITS_SIGN_MASK             0x00000040
#define BCHP_VICE2_SG_0_1_STATUS_TRANSDCBITS_SIGN_SHIFT            6
#define BCHP_VICE2_SG_0_1_STATUS_TRANSDCBITS_SIGN_DEFAULT          0x00000000

/* VICE2_SG_0_1 :: STATUS :: MVBITS_SIGN [05:05] */
#define BCHP_VICE2_SG_0_1_STATUS_MVBITS_SIGN_MASK                  0x00000020
#define BCHP_VICE2_SG_0_1_STATUS_MVBITS_SIGN_SHIFT                 5
#define BCHP_VICE2_SG_0_1_STATUS_MVBITS_SIGN_DEFAULT               0x00000000

/* VICE2_SG_0_1 :: STATUS :: CBPBITS_SIGN [04:04] */
#define BCHP_VICE2_SG_0_1_STATUS_CBPBITS_SIGN_MASK                 0x00000010
#define BCHP_VICE2_SG_0_1_STATUS_CBPBITS_SIGN_SHIFT                4
#define BCHP_VICE2_SG_0_1_STATUS_CBPBITS_SIGN_DEFAULT              0x00000000

/* VICE2_SG_0_1 :: STATUS :: reserved1 [03:03] */
#define BCHP_VICE2_SG_0_1_STATUS_reserved1_MASK                    0x00000008
#define BCHP_VICE2_SG_0_1_STATUS_reserved1_SHIFT                   3

/* VICE2_SG_0_1 :: STATUS :: PICTURE_DONE [02:02] */
#define BCHP_VICE2_SG_0_1_STATUS_PICTURE_DONE_MASK                 0x00000004
#define BCHP_VICE2_SG_0_1_STATUS_PICTURE_DONE_SHIFT                2
#define BCHP_VICE2_SG_0_1_STATUS_PICTURE_DONE_DEFAULT              0x00000000

/* VICE2_SG_0_1 :: STATUS :: SHADOW_REGS [01:01] */
#define BCHP_VICE2_SG_0_1_STATUS_SHADOW_REGS_MASK                  0x00000002
#define BCHP_VICE2_SG_0_1_STATUS_SHADOW_REGS_SHIFT                 1
#define BCHP_VICE2_SG_0_1_STATUS_SHADOW_REGS_DEFAULT               0x00000001
#define BCHP_VICE2_SG_0_1_STATUS_SHADOW_REGS_WAIT                  0
#define BCHP_VICE2_SG_0_1_STATUS_SHADOW_REGS_AVAILABLE             1

/* VICE2_SG_0_1 :: STATUS :: SG_STATE [00:00] */
#define BCHP_VICE2_SG_0_1_STATUS_SG_STATE_MASK                     0x00000001
#define BCHP_VICE2_SG_0_1_STATUS_SG_STATE_SHIFT                    0
#define BCHP_VICE2_SG_0_1_STATUS_SG_STATE_DEFAULT                  0x00000000
#define BCHP_VICE2_SG_0_1_STATUS_SG_STATE_IDLE                     0
#define BCHP_VICE2_SG_0_1_STATUS_SG_STATE_BUSY                     1

/***************************************************************************
 *DINO_DEBUG0 - HA-to-SG DINO Debug Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: DINO_DEBUG0 :: reserved0 [31:15] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_reserved0_MASK               0xffff8000
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_reserved0_SHIFT              15

/* VICE2_SG_0_1 :: DINO_DEBUG0 :: MBCNT_X [14:08] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_X_MASK                 0x00007f00
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_X_SHIFT                8
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_X_DEFAULT              0x00000000

/* VICE2_SG_0_1 :: DINO_DEBUG0 :: reserved1 [07:07] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_reserved1_MASK               0x00000080
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_reserved1_SHIFT              7

/* VICE2_SG_0_1 :: DINO_DEBUG0 :: MBCNT_Y [06:00] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_Y_MASK                 0x0000007f
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_Y_SHIFT                0
#define BCHP_VICE2_SG_0_1_DINO_DEBUG0_MBCNT_Y_DEFAULT              0x00000000

/***************************************************************************
 *DINO_DEBUG1 - XQ-to-SG DINO Debug Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: DINO_DEBUG1 :: reserved0 [31:15] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_reserved0_MASK               0xffff8000
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_reserved0_SHIFT              15

/* VICE2_SG_0_1 :: DINO_DEBUG1 :: MBCNT_X [14:08] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_X_MASK                 0x00007f00
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_X_SHIFT                8
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_X_DEFAULT              0x00000000

/* VICE2_SG_0_1 :: DINO_DEBUG1 :: reserved1 [07:07] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_reserved1_MASK               0x00000080
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_reserved1_SHIFT              7

/* VICE2_SG_0_1 :: DINO_DEBUG1 :: MBCNT_Y [06:00] */
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_Y_MASK                 0x0000007f
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_Y_SHIFT                0
#define BCHP_VICE2_SG_0_1_DINO_DEBUG1_MBCNT_Y_DEFAULT              0x00000000

/***************************************************************************
 *TEST_CFG - Test Configuration Register
 ***************************************************************************/
/* VICE2_SG_0_1 :: TEST_CFG :: reserved0 [31:03] */
#define BCHP_VICE2_SG_0_1_TEST_CFG_reserved0_MASK                  0xfffffff8
#define BCHP_VICE2_SG_0_1_TEST_CFG_reserved0_SHIFT                 3

/* VICE2_SG_0_1 :: TEST_CFG :: PTR_WRITE_DSBL [02:02] */
#define BCHP_VICE2_SG_0_1_TEST_CFG_PTR_WRITE_DSBL_MASK             0x00000004
#define BCHP_VICE2_SG_0_1_TEST_CFG_PTR_WRITE_DSBL_SHIFT            2
#define BCHP_VICE2_SG_0_1_TEST_CFG_PTR_WRITE_DSBL_DEFAULT          0x00000000

/* VICE2_SG_0_1 :: TEST_CFG :: CIF_CLK_GATE_DSBL [01:01] */
#define BCHP_VICE2_SG_0_1_TEST_CFG_CIF_CLK_GATE_DSBL_MASK          0x00000002
#define BCHP_VICE2_SG_0_1_TEST_CFG_CIF_CLK_GATE_DSBL_SHIFT         1
#define BCHP_VICE2_SG_0_1_TEST_CFG_CIF_CLK_GATE_DSBL_DEFAULT       0x00000000

/* VICE2_SG_0_1 :: TEST_CFG :: CODEC_CLK_GATE_DSBL [00:00] */
#define BCHP_VICE2_SG_0_1_TEST_CFG_CODEC_CLK_GATE_DSBL_MASK        0x00000001
#define BCHP_VICE2_SG_0_1_TEST_CFG_CODEC_CLK_GATE_DSBL_SHIFT       0
#define BCHP_VICE2_SG_0_1_TEST_CFG_CODEC_CLK_GATE_DSBL_DEFAULT     0x00000000

#endif /* #ifndef BCHP_VICE2_SG_0_1_H__ */

/* End of File */
