###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID nodo38)
#  Generated on:      Tue Mar 21 15:43:59 2023
#  Design:            top
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][4][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][4][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.152
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.498
- Arrival Time                  1.209
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.511 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4  | 0.000 |   0.053 |   -0.659 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]         | SDFQD4  | 0.245 |   0.298 |   -0.414 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]         | CKND2D8 | 0.000 |   0.298 |   -0.414 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346             | CKND2D8 | 0.096 |   0.394 |   -0.318 | 
     | MLP/FE_OCPC8012_n_3346/I       |  v   | MLP/n_3346             | CKBD0   | 0.000 |   0.394 |   -0.317 | 
     | MLP/FE_OCPC8012_n_3346/Z       |  v   | MLP/FE_OCPN8012_n_3346 | CKBD0   | 0.108 |   0.502 |   -0.209 | 
     | MLP/FE_OCPC7978_n_3346/I       |  v   | MLP/FE_OCPN8012_n_3346 | CKBD1   | 0.000 |   0.502 |   -0.209 | 
     | MLP/FE_OCPC7978_n_3346/Z       |  v   | MLP/FE_OCPN7978_n_3346 | CKBD1   | 0.068 |   0.571 |   -0.141 | 
     | MLP/g41/A1                     |  v   | MLP/FE_OCPN7978_n_3346 | NR2XD0  | 0.000 |   0.571 |   -0.141 | 
     | MLP/g41/ZN                     |  ^   | MLP/n_8437             | NR2XD0  | 0.205 |   0.776 |    0.065 | 
     | MLP/g34705/A3                  |  ^   | MLP/n_8437             | NR3D0   | 0.000 |   0.776 |    0.065 | 
     | MLP/g34705/ZN                  |  v   | MLP/n_8438             | NR3D0   | 0.135 |   0.911 |    0.200 | 
     | MLP/g27554__32293/A1           |  v   | MLP/n_8438             | OAI22D1 | 0.000 |   0.911 |    0.200 | 
     | MLP/g27554__32293/ZN           |  ^   | MLP/n_5935             | OAI22D1 | 0.113 |   1.025 |    0.313 | 
     | MLP/g27370__8757/B             |  ^   | MLP/n_5935             | AOI21D2 | 0.000 |   1.025 |    0.313 | 
     | MLP/g27370__8757/ZN            |  v   | MLP/n_1537             | AOI21D2 | 0.110 |   1.135 |    0.423 | 
     | MLP/FE_RC_59_0/B1              |  v   | MLP/n_1537             | IND2D4  | 0.000 |   1.135 |    0.423 | 
     | MLP/FE_RC_59_0/ZN              |  ^   | MLP/n_1670             | IND2D4  | 0.074 |   1.209 |    0.498 | 
     | MLP/fc1_pol_mul_reg[0][4][2]/D |  ^   | MLP/n_1670             | SDFQD2  | 0.000 |   1.209 |    0.498 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.911 | 
     | MLP/fc1_pol_mul_reg[0][4][2]/CP |  ^   | clk | SDFQD2 | 0.000 |   0.200 |    0.911 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][1][1]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][1][1]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.107
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.543
- Arrival Time                  1.252
= Slack Time                   -0.709
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                |      |                               |         |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                           |         |       |   0.200 |   -0.509 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                           | SDFQD4  | 0.000 |   0.054 |   -0.655 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]                | SDFQD4  | 0.238 |   0.293 |   -0.417 | 
     | MLP/FE_OCPC671_n_beats_2/I     |  ^   | MLP/n_beats[2]                | CKND4   | 0.000 |   0.293 |   -0.416 | 
     | MLP/FE_OCPC671_n_beats_2/ZN    |  v   | MLP/FE_OCPN7715_n_beats_2     | CKND4   | 0.045 |   0.338 |   -0.372 | 
     | MLP/FE_RC_528_0/A2             |  v   | MLP/FE_OCPN7715_n_beats_2     | ND2D4   | 0.000 |   0.338 |   -0.371 | 
     | MLP/FE_RC_528_0/ZN             |  ^   | MLP/FE_RN_193_0               | ND2D4   | 0.035 |   0.373 |   -0.337 | 
     | MLP/FE_RC_527_0/A1             |  ^   | MLP/FE_RN_193_0               | IND2D4  | 0.000 |   0.373 |   -0.337 | 
     | MLP/FE_RC_527_0/ZN             |  ^   | MLP/FE_RN_194_0               | IND2D4  | 0.085 |   0.458 |   -0.252 | 
     | MLP/FE_RC_526_0/A1             |  ^   | MLP/FE_RN_194_0               | NR2XD8  | 0.000 |   0.458 |   -0.251 | 
     | MLP/FE_RC_526_0/ZN             |  v   | MLP/n_8117                    | NR2XD8  | 0.065 |   0.523 |   -0.186 | 
     | MLP/FE_OCPC679_n_8117/I        |  v   | MLP/n_8117                    | CKND12  | 0.001 |   0.524 |   -0.185 | 
     | MLP/FE_OCPC679_n_8117/ZN       |  ^   | MLP/FE_RN_80                  | CKND12  | 0.056 |   0.580 |   -0.129 | 
     | MLP/FE_OCPC682_n_8117/I        |  ^   | MLP/FE_RN_80                  | CKND12  | 0.001 |   0.581 |   -0.128 | 
     | MLP/FE_OCPC682_n_8117/ZN       |  v   | MLP/FE_OFN75_FE_DBTN38_n_8117 | CKND12  | 0.034 |   0.615 |   -0.094 | 
     | MLP/FE_RC_390_0/A1             |  v   | MLP/FE_OFN75_FE_DBTN38_n_8117 | NR2XD8  | 0.000 |   0.616 |   -0.094 | 
     | MLP/FE_RC_390_0/ZN             |  ^   | MLP/n_8123                    | NR2XD8  | 0.047 |   0.663 |   -0.047 | 
     | MLP/FE_DBTC25_n_8123/I         |  ^   | MLP/n_8123                    | INVD6   | 0.001 |   0.663 |   -0.046 | 
     | MLP/FE_DBTC25_n_8123/ZN        |  v   | MLP/FE_DBTN25_n_8123          | INVD6   | 0.049 |   0.712 |    0.002 | 
     | MLP/g31341/A1                  |  v   | MLP/FE_DBTN25_n_8123          | NR2D8   | 0.002 |   0.714 |    0.004 | 
     | MLP/g31341/ZN                  |  ^   | MLP/n_5001                    | NR2D8   | 0.059 |   0.772 |    0.063 | 
     | MLP/g31344/I                   |  ^   | MLP/n_5001                    | INVD1   | 0.000 |   0.772 |    0.063 | 
     | MLP/g31344/ZN                  |  v   | MLP/n_5005                    | INVD1   | 0.099 |   0.871 |    0.162 | 
     | MLP/g27553__7344/A3            |  v   | MLP/n_5005                    | OAI31D2 | 0.000 |   0.871 |    0.162 | 
     | MLP/g27553__7344/ZN            |  ^   | MLP/n_1396                    | OAI31D2 | 0.251 |   1.122 |    0.413 | 
     | MLP/g28708/B1                  |  ^   | MLP/n_1396                    | IND2D2  | 0.000 |   1.122 |    0.413 | 
     | MLP/g28708/ZN                  |  v   | MLP/n_667                     | IND2D2  | 0.130 |   1.252 |    0.543 | 
     | MLP/fc1_mag_mul_reg[0][1][1]/D |  v   | MLP/n_667                     | SDFQD1  | 0.000 |   1.252 |    0.543 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.909 | 
     | MLP/fc1_mag_mul_reg[0][1][1]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.909 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][4][1]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][4][1]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.173
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.477
- Arrival Time                  1.182
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |   Cell   | Delay | Arrival | Required | 
     |                                |      |                        |          |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |          |       |   0.200 |   -0.505 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4   | 0.000 |   0.053 |   -0.653 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]         | SDFQD4   | 0.245 |   0.298 |   -0.408 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]         | CKND2D8  | 0.000 |   0.298 |   -0.408 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346             | CKND2D8  | 0.096 |   0.394 |   -0.312 | 
     | MLP/FE_OCPC8012_n_3346/I       |  v   | MLP/n_3346             | CKBD0    | 0.000 |   0.394 |   -0.311 | 
     | MLP/FE_OCPC8012_n_3346/Z       |  v   | MLP/FE_OCPN8012_n_3346 | CKBD0    | 0.108 |   0.502 |   -0.203 | 
     | MLP/FE_OCPC7978_n_3346/I       |  v   | MLP/FE_OCPN8012_n_3346 | CKBD1    | 0.000 |   0.502 |   -0.203 | 
     | MLP/FE_OCPC7978_n_3346/Z       |  v   | MLP/FE_OCPN7978_n_3346 | CKBD1    | 0.068 |   0.571 |   -0.135 | 
     | MLP/g41/A1                     |  v   | MLP/FE_OCPN7978_n_3346 | NR2XD0   | 0.000 |   0.571 |   -0.135 | 
     | MLP/g41/ZN                     |  ^   | MLP/n_8437             | NR2XD0   | 0.205 |   0.776 |    0.071 | 
     | MLP/g32927/A1                  |  ^   | MLP/n_8437             | IND2D1   | 0.000 |   0.776 |    0.071 | 
     | MLP/g32927/ZN                  |  ^   | MLP/n_6551             | IND2D1   | 0.172 |   0.948 |    0.243 | 
     | MLP/FE_RC_639_0/B1             |  ^   | MLP/n_6551             | MOAI22D1 | 0.000 |   0.948 |    0.243 | 
     | MLP/FE_RC_639_0/ZN             |  ^   | MLP/FE_RN_232_0        | MOAI22D1 | 0.111 |   1.059 |    0.354 | 
     | MLP/FE_RC_640_0/I              |  ^   | MLP/FE_RN_232_0        | INVD1    | 0.000 |   1.059 |    0.354 | 
     | MLP/FE_RC_640_0/ZN             |  v   | MLP/n_1283             | INVD1    | 0.051 |   1.110 |    0.405 | 
     | MLP/g27359__3772/B             |  v   | MLP/n_1283             | OAI21D2  | 0.000 |   1.110 |    0.405 | 
     | MLP/g27359__3772/ZN            |  ^   | MLP/n_1548             | OAI21D2  | 0.071 |   1.182 |    0.476 | 
     | MLP/fc1_pol_mul_reg[0][4][1]/D |  ^   | MLP/n_1548             | SDFQD4   | 0.000 |   1.182 |    0.477 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.905 | 
     | MLP/fc1_pol_mul_reg[0][4][1]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.905 | 
     +------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][6][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][6][2]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.111
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.539
- Arrival Time                  1.240
= Slack Time                   -0.701
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.501 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.647 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]            | SDFQD4  | 0.238 |   0.293 |   -0.408 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  ^   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.293 |   -0.408 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  v   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.061 |   0.354 |   -0.347 | 
     | MLP/FE_RC_430_0/A2             |  v   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.354 |   -0.347 | 
     | MLP/FE_RC_430_0/ZN             |  ^   | MLP/n_4351                | CKND2D8 | 0.061 |   0.415 |   -0.286 | 
     | MLP/FE_DBTC31_n_4351/I         |  ^   | MLP/n_4351                | INVD16  | 0.000 |   0.415 |   -0.286 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  v   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.048 |   0.464 |   -0.237 | 
     | MLP/g33919/A1                  |  v   | MLP/FE_DBTN31_n_4351      | ND2D8   | 0.001 |   0.465 |   -0.236 | 
     | MLP/g33919/ZN                  |  ^   | MLP/n_7582                | ND2D8   | 0.068 |   0.532 |   -0.169 | 
     | MLP/FE_OFC209_n_7582/I         |  ^   | MLP/n_7582                | INVD12  | 0.001 |   0.534 |   -0.167 | 
     | MLP/FE_OFC209_n_7582/ZN        |  v   | MLP/n_7583                | INVD12  | 0.047 |   0.581 |   -0.120 | 
     | MLP/FE_OCPC8019_n_7583/I       |  v   | MLP/n_7583                | BUFFD2  | 0.000 |   0.581 |   -0.120 | 
     | MLP/FE_OCPC8019_n_7583/Z       |  v   | MLP/FE_OCPN8019_n_7583    | BUFFD2  | 0.078 |   0.659 |   -0.042 | 
     | MLP/g31395/A2                  |  v   | MLP/FE_OCPN8019_n_7583    | NR2D3   | 0.000 |   0.659 |   -0.042 | 
     | MLP/g31395/ZN                  |  ^   | MLP/n_5063                | NR2D3   | 0.051 |   0.710 |    0.009 | 
     | MLP/g31398/I                   |  ^   | MLP/n_5063                | CKND2   | 0.000 |   0.710 |    0.009 | 
     | MLP/g31398/ZN                  |  v   | MLP/n_5066                | CKND2   | 0.047 |   0.757 |    0.056 | 
     | MLP/g29642/A2                  |  v   | MLP/n_5066                | NR2D1   | 0.000 |   0.757 |    0.056 | 
     | MLP/g29642/ZN                  |  ^   | MLP/n_2832                | NR2D1   | 0.182 |   0.940 |    0.239 | 
     | MLP/g27526__1840/A3            |  ^   | MLP/n_2832                | ND3D1   | 0.000 |   0.940 |    0.239 | 
     | MLP/g27526__1840/ZN            |  v   | MLP/n_1422                | ND3D1   | 0.125 |   1.064 |    0.363 | 
     | MLP/g34838/A1                  |  v   | MLP/n_1422                | IOA21D2 | 0.000 |   1.064 |    0.363 | 
     | MLP/g34838/ZN                  |  v   | MLP/n_8571                | IOA21D2 | 0.176 |   1.240 |    0.539 | 
     | MLP/fc1_pol_mul_reg[0][6][2]/D |  v   | MLP/n_8571                | SDFQD1  | 0.000 |   1.240 |    0.539 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.901 | 
     | MLP/fc1_pol_mul_reg[0][6][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.901 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][3][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][3][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[4]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.143
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.507
- Arrival Time                  1.195
= Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |      |                      |         |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                  |         |       |   0.200 |   -0.488 | 
     | MLP/n_beats_reg[4]/CP          |  ^   | clk                  | SDFQD4  | 0.000 |   0.050 |   -0.638 | 
     | MLP/n_beats_reg[4]/Q           |  ^   | MLP/n_beats[4]       | SDFQD4  | 0.231 |   0.281 |   -0.407 | 
     | MLP/FE_RC_288_0/I              |  ^   | MLP/n_beats[4]       | INVD6   | 0.000 |   0.281 |   -0.407 | 
     | MLP/FE_RC_288_0/ZN             |  v   | MLP/n_6856           | INVD6   | 0.037 |   0.317 |   -0.371 | 
     | MLP/g29961/A1                  |  v   | MLP/n_6856           | CKND2D8 | 0.000 |   0.318 |   -0.371 | 
     | MLP/g29961/ZN                  |  ^   | MLP/n_3346           | CKND2D8 | 0.062 |   0.379 |   -0.309 | 
     | MLP/g29450/A1                  |  ^   | MLP/n_3346           | NR2XD8  | 0.000 |   0.380 |   -0.308 | 
     | MLP/g29450/ZN                  |  v   | MLP/n_2629           | NR2XD8  | 0.069 |   0.448 |   -0.240 | 
     | MLP/fopt29497/I                |  v   | MLP/n_2629           | INVD6   | 0.002 |   0.450 |   -0.238 | 
     | MLP/fopt29497/ZN               |  ^   | MLP/n_2674           | INVD6   | 0.054 |   0.504 |   -0.184 | 
     | MLP/g33236/A1                  |  ^   | MLP/n_2674           | NR2XD8  | 0.000 |   0.504 |   -0.184 | 
     | MLP/g33236/ZN                  |  v   | MLP/n_6879           | NR2XD8  | 0.060 |   0.564 |   -0.124 | 
     | MLP/FE_OFC136_n_6879/I         |  v   | MLP/n_6879           | CKND16  | 0.002 |   0.566 |   -0.122 | 
     | MLP/FE_OFC136_n_6879/ZN        |  ^   | MLP/FE_DBTN29_n_6879 | CKND16  | 0.054 |   0.620 |   -0.068 | 
     | MLP/g30275/A1                  |  ^   | MLP/FE_DBTN29_n_6879 | CKND2D8 | 0.002 |   0.622 |   -0.066 | 
     | MLP/g30275/ZN                  |  v   | MLP/n_3735           | CKND2D8 | 0.055 |   0.677 |   -0.011 | 
     | MLP/g30199/A1                  |  v   | MLP/n_3735           | NR2XD1  | 0.000 |   0.677 |   -0.011 | 
     | MLP/g30199/ZN                  |  ^   | MLP/n_3656           | NR2XD1  | 0.115 |   0.792 |    0.104 | 
     | MLP/g29217/A1                  |  ^   | MLP/n_3656           | CKND2D3 | 0.000 |   0.792 |    0.104 | 
     | MLP/g29217/ZN                  |  v   | MLP/n_2386           | CKND2D3 | 0.082 |   0.875 |    0.186 | 
     | MLP/g29219/A1                  |  v   | MLP/n_2386           | IND2D4  | 0.000 |   0.875 |    0.186 | 
     | MLP/g29219/ZN                  |  v   | MLP/n_2389           | IND2D4  | 0.117 |   0.991 |    0.303 | 
     | MLP/g286/A1                    |  v   | MLP/n_2389           | ND2D3   | 0.000 |   0.991 |    0.303 | 
     | MLP/g286/ZN                    |  ^   | MLP/n_4099           | ND2D3   | 0.043 |   1.034 |    0.346 | 
     | MLP/g282/A1                    |  ^   | MLP/n_4099           | CKND2D3 | 0.000 |   1.034 |    0.346 | 
     | MLP/g282/ZN                    |  v   | MLP/n_4100           | CKND2D3 | 0.043 |   1.077 |    0.389 | 
     | MLP/g218/A1                    |  v   | MLP/n_4100           | ND2D2   | 0.000 |   1.077 |    0.389 | 
     | MLP/g218/ZN                    |  ^   | MLP/n_4184           | ND2D2   | 0.036 |   1.113 |    0.425 | 
     | MLP/g30616/A1                  |  ^   | MLP/n_4184           | CKND2D2 | 0.000 |   1.113 |    0.425 | 
     | MLP/g30616/ZN                  |  v   | MLP/n_4185           | CKND2D2 | 0.038 |   1.151 |    0.462 | 
     | MLP/FE_RC_276_0/B              |  v   | MLP/n_4185           | OAI21D2 | 0.000 |   1.151 |    0.462 | 
     | MLP/FE_RC_276_0/ZN             |  ^   | MLP/n_4186           | OAI21D2 | 0.045 |   1.195 |    0.507 | 
     | MLP/fc1_mag_mul_reg[0][3][3]/D |  ^   | MLP/n_4186           | SDFQD1  | 0.000 |   1.195 |    0.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.888 | 
     | MLP/fc1_mag_mul_reg[0][3][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.888 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][6][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][6][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.153
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.497
- Arrival Time                  1.179
= Slack Time                   -0.682
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.482 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.628 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]            | SDFQD4  | 0.238 |   0.293 |   -0.389 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  ^   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.293 |   -0.389 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  v   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.061 |   0.354 |   -0.328 | 
     | MLP/FE_RC_430_0/A2             |  v   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.354 |   -0.328 | 
     | MLP/FE_RC_430_0/ZN             |  ^   | MLP/n_4351                | CKND2D8 | 0.061 |   0.415 |   -0.267 | 
     | MLP/FE_DBTC31_n_4351/I         |  ^   | MLP/n_4351                | INVD16  | 0.000 |   0.415 |   -0.267 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  v   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.048 |   0.464 |   -0.218 | 
     | MLP/FE_RC_638_0/I              |  v   | MLP/FE_DBTN31_n_4351      | INVD3   | 0.001 |   0.465 |   -0.217 | 
     | MLP/FE_RC_638_0/ZN             |  ^   | MLP/FE_RN_231_0           | INVD3   | 0.038 |   0.503 |   -0.179 | 
     | MLP/FE_RC_637_0/A1             |  ^   | MLP/FE_RN_231_0           | NR2D4   | 0.000 |   0.503 |   -0.179 | 
     | MLP/FE_RC_637_0/ZN             |  v   | MLP/n_944                 | NR2D4   | 0.039 |   0.542 |   -0.140 | 
     | MLP/FE_OCPC453_n_944/I         |  v   | MLP/n_944                 | BUFFD2  | 0.000 |   0.542 |   -0.140 | 
     | MLP/FE_OCPC453_n_944/Z         |  v   | MLP/FE_OCPN7706_n_944     | BUFFD2  | 0.110 |   0.652 |   -0.030 | 
     | MLP/g29582/A1                  |  v   | MLP/FE_OCPN7706_n_944     | NR2XD0  | 0.000 |   0.652 |   -0.030 | 
     | MLP/g29582/ZN                  |  ^   | MLP/n_2772                | NR2XD0  | 0.078 |   0.730 |    0.048 | 
     | MLP/g27911/A1                  |  ^   | MLP/n_2772                | ND2D2   | 0.000 |   0.730 |    0.048 | 
     | MLP/g27911/ZN                  |  v   | MLP/n_1108                | ND2D2   | 0.090 |   0.820 |    0.138 | 
     | MLP/g27708/A1                  |  v   | MLP/n_1108                | NR2XD1  | 0.000 |   0.820 |    0.138 | 
     | MLP/g27708/ZN                  |  ^   | MLP/n_1288                | NR2XD1  | 0.080 |   0.901 |    0.219 | 
     | MLP/g27559__31342/A1           |  ^   | MLP/n_1288                | ND3D3   | 0.000 |   0.901 |    0.219 | 
     | MLP/g27559__31342/ZN           |  v   | MLP/n_5004                | ND3D3   | 0.108 |   1.009 |    0.327 | 
     | MLP/g27311__31439/A1           |  v   | MLP/n_5004                | ND2D2   | 0.000 |   1.009 |    0.327 | 
     | MLP/g27311__31439/ZN           |  ^   | MLP/n_5108                | ND2D2   | 0.070 |   1.079 |    0.397 | 
     | MLP/FE_RC_362_0/A1             |  ^   | MLP/n_5108                | CKND2D2 | 0.000 |   1.079 |    0.397 | 
     | MLP/FE_RC_362_0/ZN             |  v   | MLP/FE_RN_150_0           | CKND2D2 | 0.045 |   1.124 |    0.442 | 
     | MLP/FE_RC_361_0/B              |  v   | MLP/FE_RN_150_0           | OAI21D2 | 0.000 |   1.124 |    0.442 | 
     | MLP/FE_RC_361_0/ZN             |  ^   | MLP/n_1821                | OAI21D2 | 0.055 |   1.179 |    0.497 | 
     | MLP/fc1_mag_mul_reg[1][6][2]/D |  ^   | MLP/n_1821                | SDFQD1  | 0.000 |   1.179 |    0.497 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.882 | 
     | MLP/fc1_mag_mul_reg[1][6][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.882 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][3][1]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][3][1]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.128
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.522
- Arrival Time                  1.203
= Slack Time                   -0.681
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.481 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.631 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.369 | 
     | MLP/FE_OCPC707_n_2265/I        |  v   | MLP/n_2265             | INVD6   | 0.001 |   0.313 |   -0.368 | 
     | MLP/FE_OCPC707_n_2265/ZN       |  ^   | MLP/FE_OCPN7908_n_2265 | INVD6   | 0.082 |   0.395 |   -0.286 | 
     | MLP/FE_OCPC8013_n_2265/I       |  ^   | MLP/FE_OCPN7908_n_2265 | CKBD0   | 0.000 |   0.395 |   -0.286 | 
     | MLP/FE_OCPC8013_n_2265/Z       |  ^   | MLP/FE_OCPN8013_n_2265 | CKBD0   | 0.149 |   0.544 |   -0.137 | 
     | MLP/g28379/A2                  |  ^   | MLP/FE_OCPN8013_n_2265 | NR2D1   | 0.000 |   0.544 |   -0.137 | 
     | MLP/g28379/ZN                  |  v   | MLP/n_955              | NR2D1   | 0.099 |   0.643 |   -0.038 | 
     | MLP/g28070/A2                  |  v   | MLP/n_955              | NR2D4   | 0.000 |   0.643 |   -0.038 | 
     | MLP/g28070/ZN                  |  ^   | MLP/n_1093             | NR2D4   | 0.158 |   0.802 |    0.120 | 
     | MLP/g33276/A1                  |  ^   | MLP/n_1093             | INR2XD0 | 0.000 |   0.802 |    0.120 | 
     | MLP/g33276/ZN                  |  ^   | MLP/n_6917             | INR2XD0 | 0.144 |   0.945 |    0.264 | 
     | MLP/g27538__32107/A1           |  ^   | MLP/n_6917             | AOI21D2 | 0.000 |   0.945 |    0.264 | 
     | MLP/g27538__32107/ZN           |  v   | MLP/n_5746             | AOI21D2 | 0.082 |   1.027 |    0.346 | 
     | MLP/g27179__32106/B            |  v   | MLP/n_5746             | AOI21D2 | 0.000 |   1.027 |    0.346 | 
     | MLP/g27179__32106/ZN           |  ^   | MLP/n_5747             | AOI21D2 | 0.107 |   1.135 |    0.453 | 
     | MLP/g27110__6083/A1            |  ^   | MLP/n_5747             | ND2D3   | 0.000 |   1.135 |    0.453 | 
     | MLP/g27110__6083/ZN            |  v   | MLP/n_1744             | ND2D3   | 0.068 |   1.203 |    0.521 | 
     | MLP/fc1_pol_mul_reg[0][3][1]/D |  v   | MLP/n_1744             | SDFQD4  | 0.000 |   1.203 |    0.522 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.881 | 
     | MLP/fc1_pol_mul_reg[0][3][1]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.881 | 
     +------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][0][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][0][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[4]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.161
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.489
- Arrival Time                  1.170
= Slack Time                   -0.681
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |      |                      |         |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                  |         |       |   0.200 |   -0.481 | 
     | MLP/n_beats_reg[4]/CP          |  ^   | clk                  | SDFQD4  | 0.000 |   0.050 |   -0.631 | 
     | MLP/n_beats_reg[4]/Q           |  ^   | MLP/n_beats[4]       | SDFQD4  | 0.231 |   0.281 |   -0.400 | 
     | MLP/FE_RC_288_0/I              |  ^   | MLP/n_beats[4]       | INVD6   | 0.000 |   0.281 |   -0.400 | 
     | MLP/FE_RC_288_0/ZN             |  v   | MLP/n_6856           | INVD6   | 0.037 |   0.317 |   -0.364 | 
     | MLP/g29961/A1                  |  v   | MLP/n_6856           | CKND2D8 | 0.000 |   0.318 |   -0.363 | 
     | MLP/g29961/ZN                  |  ^   | MLP/n_3346           | CKND2D8 | 0.062 |   0.379 |   -0.302 | 
     | MLP/g29450/A1                  |  ^   | MLP/n_3346           | NR2XD8  | 0.000 |   0.380 |   -0.301 | 
     | MLP/g29450/ZN                  |  v   | MLP/n_2629           | NR2XD8  | 0.069 |   0.448 |   -0.233 | 
     | MLP/fopt29497/I                |  v   | MLP/n_2629           | INVD6   | 0.002 |   0.450 |   -0.231 | 
     | MLP/fopt29497/ZN               |  ^   | MLP/n_2674           | INVD6   | 0.054 |   0.504 |   -0.177 | 
     | MLP/g33236/A1                  |  ^   | MLP/n_2674           | NR2XD8  | 0.000 |   0.504 |   -0.177 | 
     | MLP/g33236/ZN                  |  v   | MLP/n_6879           | NR2XD8  | 0.060 |   0.564 |   -0.117 | 
     | MLP/FE_OFC136_n_6879/I         |  v   | MLP/n_6879           | CKND16  | 0.002 |   0.566 |   -0.115 | 
     | MLP/FE_OFC136_n_6879/ZN        |  ^   | MLP/FE_DBTN29_n_6879 | CKND16  | 0.054 |   0.620 |   -0.061 | 
     | MLP/g30275/A1                  |  ^   | MLP/FE_DBTN29_n_6879 | CKND2D8 | 0.002 |   0.622 |   -0.059 | 
     | MLP/g30275/ZN                  |  v   | MLP/n_3735           | CKND2D8 | 0.055 |   0.677 |   -0.004 | 
     | MLP/g30199/A1                  |  v   | MLP/n_3735           | NR2XD1  | 0.000 |   0.677 |   -0.004 | 
     | MLP/g30199/ZN                  |  ^   | MLP/n_3656           | NR2XD1  | 0.115 |   0.792 |    0.111 | 
     | MLP/g29217/A1                  |  ^   | MLP/n_3656           | CKND2D3 | 0.000 |   0.792 |    0.111 | 
     | MLP/g29217/ZN                  |  v   | MLP/n_2386           | CKND2D3 | 0.082 |   0.875 |    0.194 | 
     | MLP/g27488__33999/A2           |  v   | MLP/n_2386           | NR2D2   | 0.000 |   0.875 |    0.194 | 
     | MLP/g27488__33999/ZN           |  ^   | MLP/n_7667           | NR2D2   | 0.106 |   0.981 |    0.300 | 
     | MLP/g27297__1309/A1            |  ^   | MLP/n_7667           | NR2D2   | 0.000 |   0.981 |    0.300 | 
     | MLP/g27297__1309/ZN            |  v   | MLP/n_1591           | NR2D2   | 0.051 |   1.032 |    0.351 | 
     | MLP/g27250__9906/A2            |  v   | MLP/n_1591           | ND2D3   | 0.000 |   1.032 |    0.351 | 
     | MLP/g27250__9906/ZN            |  ^   | MLP/n_1702           | ND2D3   | 0.044 |   1.076 |    0.395 | 
     | MLP/FE_RC_212_0/A2             |  ^   | MLP/n_1702           | CKND2D2 | 0.000 |   1.076 |    0.395 | 
     | MLP/FE_RC_212_0/ZN             |  v   | MLP/FE_RN_105_0      | CKND2D2 | 0.040 |   1.116 |    0.435 | 
     | MLP/FE_RC_211_0/B              |  v   | MLP/FE_RN_105_0      | OAI21D1 | 0.000 |   1.116 |    0.435 | 
     | MLP/FE_RC_211_0/ZN             |  ^   | MLP/n_1839           | OAI21D1 | 0.054 |   1.170 |    0.489 | 
     | MLP/fc1_mag_mul_reg[0][0][3]/D |  ^   | MLP/n_1839           | SDFQD4  | 0.000 |   1.170 |    0.489 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.881 | 
     | MLP/fc1_mag_mul_reg[0][0][3]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.881 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][2][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][2][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.138
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.512
- Arrival Time                  1.192
= Slack Time                   -0.680
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |   Cell   | Delay | Arrival | Required | 
     |                                |      |                        |          |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |          |       |   0.200 |   -0.480 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4  | 0.000 |   0.050 |   -0.630 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4  | 0.262 |   0.312 |   -0.368 | 
     | MLP/FE_OCPC708_n_2265/I        |  v   | MLP/n_2265             | BUFFD4   | 0.000 |   0.312 |   -0.368 | 
     | MLP/FE_OCPC708_n_2265/Z        |  v   | MLP/FE_OCPN8480_n_2265 | BUFFD4   | 0.115 |   0.427 |   -0.253 | 
     | MLP/FE_RC_429_0/A2             |  v   | MLP/FE_OCPN8480_n_2265 | ND2D4    | 0.000 |   0.428 |   -0.253 | 
     | MLP/FE_RC_429_0/ZN             |  ^   | MLP/FE_OCPN7627_n_4351 | ND2D4    | 0.058 |   0.486 |   -0.194 | 
     | MLP/g32910/A2                  |  ^   | MLP/FE_OCPN7627_n_4351 | NR2D8    | 0.000 |   0.486 |   -0.194 | 
     | MLP/g32910/ZN                  |  v   | MLP/n_6534             | NR2D8    | 0.052 |   0.538 |   -0.142 | 
     | MLP/g34007_dup/A2              |  v   | MLP/n_6534             | NR2D4    | 0.001 |   0.539 |   -0.141 | 
     | MLP/g34007_dup/ZN              |  ^   | MLP/FE_RN_89           | NR2D4    | 0.101 |   0.641 |   -0.040 | 
     | MLP/fopt34006/I                |  ^   | MLP/FE_RN_89           | INVD6    | 0.000 |   0.641 |   -0.040 | 
     | MLP/fopt34006/ZN               |  v   | MLP/n_7355             | INVD6    | 0.059 |   0.700 |    0.020 | 
     | MLP/g30696/A1                  |  v   | MLP/n_7355             | NR2D8    | 0.000 |   0.700 |    0.020 | 
     | MLP/g30696/ZN                  |  ^   | MLP/n_4278             | NR2D8    | 0.070 |   0.770 |    0.090 | 
     | MLP/g30695/A1                  |  ^   | MLP/n_4278             | INR2D4   | 0.000 |   0.770 |    0.090 | 
     | MLP/g30695/ZN                  |  ^   | MLP/n_4279             | INR2D4   | 0.104 |   0.875 |    0.194 | 
     | MLP/FE_RC_261_0/A2             |  ^   | MLP/n_4279             | AOI31D4  | 0.000 |   0.875 |    0.194 | 
     | MLP/FE_RC_261_0/ZN             |  v   | MLP/n_6985             | AOI31D4  | 0.103 |   0.978 |    0.297 | 
     | MLP/g30657/A1                  |  v   | MLP/n_6985             | NR2XD0   | 0.000 |   0.978 |    0.297 | 
     | MLP/g30657/ZN                  |  ^   | MLP/n_4233             | NR2XD0   | 0.088 |   1.066 |    0.385 | 
     | MLP/g33178/A2                  |  ^   | MLP/n_4233             | MOAI22D1 | 0.000 |   1.066 |    0.385 | 
     | MLP/g33178/ZN                  |  v   | MLP/n_6824             | MOAI22D1 | 0.073 |   1.138 |    0.458 | 
     | MLP/g410/A1                    |  v   | MLP/n_6824             | ND2D1    | 0.000 |   1.138 |    0.458 | 
     | MLP/g410/ZN                    |  ^   | MLP/n_3866             | ND2D1    | 0.054 |   1.192 |    0.512 | 
     | MLP/fc1_pol_mul_reg[1][2][2]/D |  ^   | MLP/n_3866             | SDFQD1   | 0.000 |   1.192 |    0.512 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.880 | 
     | MLP/fc1_pol_mul_reg[1][2][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.880 | 
     +------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][7][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][7][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.149
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.501
- Arrival Time                  1.180
= Slack Time                   -0.679
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.479 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.629 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.367 | 
     | MLP/FE_OCPC707_n_2265/I        |  v   | MLP/n_2265             | INVD6   | 0.001 |   0.313 |   -0.367 | 
     | MLP/FE_OCPC707_n_2265/ZN       |  ^   | MLP/FE_OCPN7908_n_2265 | INVD6   | 0.082 |   0.395 |   -0.284 | 
     | MLP/FE_OCPC8013_n_2265/I       |  ^   | MLP/FE_OCPN7908_n_2265 | CKBD0   | 0.000 |   0.395 |   -0.284 | 
     | MLP/FE_OCPC8013_n_2265/Z       |  ^   | MLP/FE_OCPN8013_n_2265 | CKBD0   | 0.149 |   0.544 |   -0.135 | 
     | MLP/g28379/A2                  |  ^   | MLP/FE_OCPN8013_n_2265 | NR2D1   | 0.000 |   0.544 |   -0.135 | 
     | MLP/g28379/ZN                  |  v   | MLP/n_955              | NR2D1   | 0.099 |   0.643 |   -0.036 | 
     | MLP/g28070/A2                  |  v   | MLP/n_955              | NR2D4   | 0.000 |   0.643 |   -0.036 | 
     | MLP/g28070/ZN                  |  ^   | MLP/n_1093             | NR2D4   | 0.158 |   0.802 |    0.122 | 
     | MLP/g33709/A2                  |  ^   | MLP/n_1093             | AOI31D4 | 0.000 |   0.802 |    0.122 | 
     | MLP/g33709/ZN                  |  v   | MLP/n_7326             | AOI31D4 | 0.120 |   0.921 |    0.242 | 
     | MLP/FE_RC_7_0/A2               |  v   | MLP/n_7326             | OR2D1   | 0.000 |   0.921 |    0.242 | 
     | MLP/FE_RC_7_0/Z                |  v   | MLP/n_7328             | OR2D1   | 0.123 |   1.044 |    0.365 | 
     | MLP/g104/A1                    |  v   | MLP/n_7328             | ND2D2   | 0.000 |   1.044 |    0.365 | 
     | MLP/g104/ZN                    |  ^   | MLP/n_3845             | ND2D2   | 0.044 |   1.089 |    0.410 | 
     | MLP/FE_RC_238_0/A1             |  ^   | MLP/n_3845             | CKND2D2 | 0.000 |   1.089 |    0.410 | 
     | MLP/FE_RC_238_0/ZN             |  v   | MLP/FE_RN_113_0        | CKND2D2 | 0.041 |   1.130 |    0.450 | 
     | MLP/FE_RC_237_0/B              |  v   | MLP/FE_RN_113_0        | OAI21D2 | 0.000 |   1.130 |    0.450 | 
     | MLP/FE_RC_237_0/ZN             |  ^   | MLP/n_3847             | OAI21D2 | 0.050 |   1.180 |    0.501 | 
     | MLP/fc1_mag_mul_reg[0][7][3]/D |  ^   | MLP/n_3847             | SDFQD1  | 0.000 |   1.180 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.879 | 
     | MLP/fc1_mag_mul_reg[0][7][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][9][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][9][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[1]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.186
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.464
- Arrival Time                  1.143
= Slack Time                   -0.679
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |   Cell   | Delay | Arrival | Required | 
     |                                |      |                           |          |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |          |       |   0.200 |   -0.479 | 
     | MLP/n_beats_reg[1]/CP          |  ^   | clk                       | SDFQD4   | 0.000 |   0.050 |   -0.629 | 
     | MLP/n_beats_reg[1]/Q           |  v   | MLP/n_beats[1]            | SDFQD4   | 0.227 |   0.277 |   -0.402 | 
     | MLP/FE_OCPC543_n_beats_1/I     |  v   | MLP/n_beats[1]            | CKND12   | 0.000 |   0.277 |   -0.402 | 
     | MLP/FE_OCPC543_n_beats_1/ZN    |  ^   | MLP/n_5643                | CKND12   | 0.050 |   0.327 |   -0.352 | 
     | MLP/FE_OCPC545_n_beats_1/I     |  ^   | MLP/n_5643                | INVD6    | 0.000 |   0.327 |   -0.352 | 
     | MLP/FE_OCPC545_n_beats_1/ZN    |  v   | MLP/FE_OCPN7769_n_beats_1 | INVD6    | 0.025 |   0.352 |   -0.327 | 
     | MLP/g17_dup/A2                 |  v   | MLP/FE_OCPN7769_n_beats_1 | CKND2D2  | 0.000 |   0.352 |   -0.327 | 
     | MLP/g17_dup/ZN                 |  ^   | MLP/FE_RN_61              | CKND2D2  | 0.051 |   0.403 |   -0.276 | 
     | MLP/g30153/A1                  |  ^   | MLP/FE_RN_61              | NR2D4    | 0.000 |   0.403 |   -0.276 | 
     | MLP/g30153/ZN                  |  v   | MLP/n_3598                | NR2D4    | 0.050 |   0.454 |   -0.226 | 
     | MLP/g30422/A1                  |  v   | MLP/n_3598                | CKND2D8  | 0.000 |   0.454 |   -0.225 | 
     | MLP/g30422/ZN                  |  ^   | MLP/n_3958                | CKND2D8  | 0.057 |   0.511 |   -0.169 | 
     | MLP/FE_RC_713_0/I              |  ^   | MLP/n_3958                | BUFFD8   | 0.000 |   0.511 |   -0.168 | 
     | MLP/FE_RC_713_0/Z              |  ^   | MLP/FE_OCPN7623_n_3958    | BUFFD8   | 0.088 |   0.599 |   -0.080 | 
     | MLP/g33422/A1                  |  ^   | MLP/FE_OCPN7623_n_3958    | ND2D3    | 0.001 |   0.600 |   -0.079 | 
     | MLP/g33422/ZN                  |  v   | MLP/n_7056                | ND2D3    | 0.044 |   0.644 |   -0.035 | 
     | MLP/g27917/A1                  |  v   | MLP/n_7056                | NR2XD2   | 0.000 |   0.644 |   -0.035 | 
     | MLP/g27917/ZN                  |  ^   | MLP/n_1103                | NR2XD2   | 0.079 |   0.723 |    0.043 | 
     | MLP/g27709/A2                  |  ^   | MLP/n_1103                | ND2D2    | 0.000 |   0.723 |    0.043 | 
     | MLP/g27709/ZN                  |  v   | MLP/n_1287                | ND2D2    | 0.069 |   0.791 |    0.112 | 
     | MLP/g27472__6083/A1            |  v   | MLP/n_1287                | NR2D4    | 0.000 |   0.791 |    0.112 | 
     | MLP/g27472__6083/ZN            |  ^   | MLP/n_1480                | NR2D4    | 0.087 |   0.878 |    0.199 | 
     | MLP/FE_RC_624_0_dup/A2         |  ^   | MLP/n_1480                | AOI21D2  | 0.000 |   0.878 |    0.199 | 
     | MLP/FE_RC_624_0_dup/ZN         |  v   | MLP/FE_RN_94              | AOI21D2  | 0.065 |   0.943 |    0.264 | 
     | MLP/g30456/B2                  |  v   | MLP/FE_RN_94              | MOAI22D1 | 0.000 |   0.943 |    0.264 | 
     | MLP/g30456/ZN                  |  v   | MLP/n_4001                | MOAI22D1 | 0.113 |   1.056 |    0.376 | 
     | MLP/g30454/I2                  |  v   | MLP/n_4001                | MUX3ND0  | 0.000 |   1.056 |    0.376 | 
     | MLP/g30454/ZN                  |  ^   | MLP/n_4004                | MUX3ND0  | 0.087 |   1.143 |    0.464 | 
     | MLP/fc1_mag_mul_reg[1][9][3]/D |  ^   | MLP/n_4004                | SDFQD1   | 0.000 |   1.143 |    0.464 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.879 | 
     | MLP/fc1_mag_mul_reg[1][9][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][6][1]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][6][1]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[1]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.098
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.552
- Arrival Time                  1.226
= Slack Time                   -0.675
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.475 | 
     | MLP/n_beats_reg[1]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.050 |   -0.625 | 
     | MLP/n_beats_reg[1]/Q           |  v   | MLP/n_beats[1]            | SDFQD4  | 0.227 |   0.277 |   -0.398 | 
     | MLP/FE_OCPC543_n_beats_1/I     |  v   | MLP/n_beats[1]            | CKND12  | 0.000 |   0.277 |   -0.398 | 
     | MLP/FE_OCPC543_n_beats_1/ZN    |  ^   | MLP/n_5643                | CKND12  | 0.050 |   0.327 |   -0.348 | 
     | MLP/FE_OCPC545_n_beats_1/I     |  ^   | MLP/n_5643                | INVD6   | 0.000 |   0.327 |   -0.348 | 
     | MLP/FE_OCPC545_n_beats_1/ZN    |  v   | MLP/FE_OCPN7769_n_beats_1 | INVD6   | 0.025 |   0.352 |   -0.323 | 
     | MLP/g17_dup/A2                 |  v   | MLP/FE_OCPN7769_n_beats_1 | CKND2D2 | 0.000 |   0.352 |   -0.323 | 
     | MLP/g17_dup/ZN                 |  ^   | MLP/FE_RN_61              | CKND2D2 | 0.051 |   0.403 |   -0.272 | 
     | MLP/g30153/A1                  |  ^   | MLP/FE_RN_61              | NR2D4   | 0.000 |   0.403 |   -0.272 | 
     | MLP/g30153/ZN                  |  v   | MLP/n_3598                | NR2D4   | 0.050 |   0.454 |   -0.221 | 
     | MLP/g30422/A1                  |  v   | MLP/n_3598                | CKND2D8 | 0.000 |   0.454 |   -0.221 | 
     | MLP/g30422/ZN                  |  ^   | MLP/n_3958                | CKND2D8 | 0.057 |   0.511 |   -0.164 | 
     | MLP/FE_RC_713_0/I              |  ^   | MLP/n_3958                | BUFFD8  | 0.000 |   0.511 |   -0.164 | 
     | MLP/FE_RC_713_0/Z              |  ^   | MLP/FE_OCPN7623_n_3958    | BUFFD8  | 0.088 |   0.599 |   -0.076 | 
     | MLP/FE_OCPC330_n_3958/I        |  ^   | MLP/FE_OCPN7623_n_3958    | BUFFD4  | 0.001 |   0.600 |   -0.075 | 
     | MLP/FE_OCPC330_n_3958/Z        |  ^   | MLP/FE_OCPN7624_n_3958    | BUFFD4  | 0.074 |   0.674 |   -0.001 | 
     | MLP/g28081/A2                  |  ^   | MLP/FE_OCPN7624_n_3958    | ND2D3   | 0.000 |   0.674 |   -0.001 | 
     | MLP/g28081/ZN                  |  v   | MLP/n_1083                | ND2D3   | 0.071 |   0.745 |    0.070 | 
     | MLP/g31209/A1                  |  v   | MLP/n_1083                | NR2D1   | 0.000 |   0.745 |    0.070 | 
     | MLP/g31209/ZN                  |  ^   | MLP/n_4859                | NR2D1   | 0.126 |   0.871 |    0.196 | 
     | MLP/g27625__8757/A1            |  ^   | MLP/n_4859                | ND2D1   | 0.000 |   0.871 |    0.196 | 
     | MLP/g27625__8757/ZN            |  v   | MLP/n_1352                | ND2D1   | 0.163 |   1.033 |    0.359 | 
     | MLP/FE_RC_49_0/A1              |  v   | MLP/n_1352                | OAI21D4 | 0.000 |   1.033 |    0.359 | 
     | MLP/FE_RC_49_0/ZN              |  ^   | MLP/n_1532                | OAI21D4 | 0.112 |   1.145 |    0.470 | 
     | MLP/g27084__7344/A1            |  ^   | MLP/n_1532                | ND3D8   | 0.000 |   1.145 |    0.470 | 
     | MLP/g27084__7344/ZN            |  v   | MLP/n_1768                | ND3D8   | 0.081 |   1.226 |    0.552 | 
     | MLP/fc1_pol_mul_reg[0][6][1]/D |  v   | MLP/n_1768                | SDFQD1  | 0.000 |   1.226 |    0.552 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.875 | 
     | MLP/fc1_pol_mul_reg[0][6][1]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.875 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][3][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][3][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.144
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.506
- Arrival Time                  1.179
= Slack Time                   -0.673
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.473 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.618 | 
     | MLP/n_beats_reg[2]/Q           |  v   | MLP/n_beats[2]            | SDFQD4  | 0.234 |   0.289 |   -0.384 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  v   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.289 |   -0.384 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  ^   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.066 |   0.355 |   -0.318 | 
     | MLP/FE_RC_430_0/A2             |  ^   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.355 |   -0.318 | 
     | MLP/FE_RC_430_0/ZN             |  v   | MLP/n_4351                | CKND2D8 | 0.065 |   0.420 |   -0.253 | 
     | MLP/FE_DBTC31_n_4351/I         |  v   | MLP/n_4351                | INVD16  | 0.000 |   0.421 |   -0.252 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  ^   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.063 |   0.484 |   -0.189 | 
     | MLP/FE_RC_638_0/I              |  ^   | MLP/FE_DBTN31_n_4351      | INVD3   | 0.001 |   0.485 |   -0.188 | 
     | MLP/FE_RC_638_0/ZN             |  v   | MLP/FE_RN_231_0           | INVD3   | 0.035 |   0.520 |   -0.152 | 
     | MLP/FE_RC_637_0/A1             |  v   | MLP/FE_RN_231_0           | NR2D4   | 0.000 |   0.521 |   -0.152 | 
     | MLP/FE_RC_637_0/ZN             |  ^   | MLP/n_944                 | NR2D4   | 0.090 |   0.611 |   -0.062 | 
     | MLP/FE_OCPC453_n_944/I         |  ^   | MLP/n_944                 | BUFFD2  | 0.000 |   0.611 |   -0.062 | 
     | MLP/FE_OCPC453_n_944/Z         |  ^   | MLP/FE_OCPN7706_n_944     | BUFFD2  | 0.141 |   0.752 |    0.079 | 
     | MLP/FE_OCPC610_n_944/I         |  ^   | MLP/FE_OCPN7706_n_944     | CKBD1   | 0.000 |   0.752 |    0.079 | 
     | MLP/FE_OCPC610_n_944/Z         |  ^   | MLP/FE_OCPN8163_n         | CKBD1   | 0.130 |   0.882 |    0.209 | 
     | MLP/FE_RC_341_0/A2             |  ^   | MLP/FE_OCPN8163_n         | OAI21D4 | 0.000 |   0.882 |    0.209 | 
     | MLP/FE_RC_341_0/ZN             |  v   | MLP/n_7789                | OAI21D4 | 0.071 |   0.953 |    0.280 | 
     | MLP/g30508/A1                  |  v   | MLP/n_7789                | CKND2D4 | 0.000 |   0.953 |    0.280 | 
     | MLP/g30508/ZN                  |  ^   | MLP/n_4059                | CKND2D4 | 0.054 |   1.007 |    0.334 | 
     | MLP/g33342/A2                  |  ^   | MLP/n_4059                | CKND2D3 | 0.000 |   1.007 |    0.334 | 
     | MLP/g33342/ZN                  |  v   | MLP/n_6979                | CKND2D3 | 0.051 |   1.058 |    0.385 | 
     | MLP/g406/A2                    |  v   | MLP/n_6979                | ND2D2   | 0.000 |   1.058 |    0.385 | 
     | MLP/g406/ZN                    |  ^   | MLP/n_3895                | ND2D2   | 0.041 |   1.098 |    0.426 | 
     | MLP/g405/A1                    |  ^   | MLP/n_3895                | CKND2D2 | 0.000 |   1.098 |    0.426 | 
     | MLP/g405/ZN                    |  v   | MLP/n_3897                | CKND2D2 | 0.036 |   1.135 |    0.462 | 
     | MLP/g33343/B                   |  v   | MLP/n_3897                | OAI21D2 | 0.000 |   1.135 |    0.462 | 
     | MLP/g33343/ZN                  |  ^   | MLP/n_6981                | OAI21D2 | 0.044 |   1.179 |    0.506 | 
     | MLP/fc1_mag_mul_reg[1][3][3]/D |  ^   | MLP/n_6981                | SDFQD1  | 0.000 |   1.179 |    0.506 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.873 | 
     | MLP/fc1_mag_mul_reg[1][3][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.873 | 
     +------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][3][3]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][3][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.149
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.501
- Arrival Time                  1.173
= Slack Time                   -0.672
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.472 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.622 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.360 | 
     | MLP/FE_OCPC708_n_2265/I        |  v   | MLP/n_2265             | BUFFD4  | 0.000 |   0.312 |   -0.360 | 
     | MLP/FE_OCPC708_n_2265/Z        |  v   | MLP/FE_OCPN8480_n_2265 | BUFFD4  | 0.115 |   0.427 |   -0.245 | 
     | MLP/FE_RC_429_0/A2             |  v   | MLP/FE_OCPN8480_n_2265 | ND2D4   | 0.000 |   0.428 |   -0.245 | 
     | MLP/FE_RC_429_0/ZN             |  ^   | MLP/FE_OCPN7627_n_4351 | ND2D4   | 0.058 |   0.486 |   -0.186 | 
     | MLP/g32910/A2                  |  ^   | MLP/FE_OCPN7627_n_4351 | NR2D8   | 0.000 |   0.486 |   -0.186 | 
     | MLP/g32910/ZN                  |  v   | MLP/n_6534             | NR2D8   | 0.052 |   0.538 |   -0.134 | 
     | MLP/g34007_dup/A2              |  v   | MLP/n_6534             | NR2D4   | 0.001 |   0.539 |   -0.133 | 
     | MLP/g34007_dup/ZN              |  ^   | MLP/FE_RN_89           | NR2D4   | 0.101 |   0.641 |   -0.032 | 
     | MLP/fopt34006/I                |  ^   | MLP/FE_RN_89           | INVD6   | 0.000 |   0.641 |   -0.032 | 
     | MLP/fopt34006/ZN               |  v   | MLP/n_7355             | INVD6   | 0.059 |   0.700 |    0.028 | 
     | MLP/g30696/A1                  |  v   | MLP/n_7355             | NR2D8   | 0.000 |   0.700 |    0.028 | 
     | MLP/g30696/ZN                  |  ^   | MLP/n_4278             | NR2D8   | 0.070 |   0.770 |    0.098 | 
     | MLP/g30628/A1                  |  ^   | MLP/n_4278             | ND2D8   | 0.000 |   0.770 |    0.098 | 
     | MLP/g30628/ZN                  |  v   | MLP/n_4199             | ND2D8   | 0.065 |   0.835 |    0.163 | 
     | MLP/g21/A2                     |  v   | MLP/n_4199             | NR2XD8  | 0.001 |   0.836 |    0.163 | 
     | MLP/g21/ZN                     |  ^   | MLP/n_4200             | NR2XD8  | 0.066 |   0.901 |    0.229 | 
     | MLP/FE_RC_421_0/B1             |  ^   | MLP/n_4200             | INR2D4  | 0.000 |   0.902 |    0.230 | 
     | MLP/FE_RC_421_0/ZN             |  v   | MLP/n_3922             | INR2D4  | 0.034 |   0.936 |    0.264 | 
     | MLP/g47/A1                     |  v   | MLP/n_3922             | NR2D2   | 0.000 |   0.936 |    0.264 | 
     | MLP/g47/ZN                     |  ^   | MLP/n_3009             | NR2D2   | 0.055 |   0.991 |    0.318 | 
     | MLP/FE_RC_262_0/A2             |  ^   | MLP/n_3009             | CKND2D2 | 0.000 |   0.991 |    0.319 | 
     | MLP/FE_RC_262_0/ZN             |  v   | MLP/n_3010             | CKND2D2 | 0.053 |   1.044 |    0.371 | 
     | MLP/g214/A2                    |  v   | MLP/n_3010             | ND2D2   | 0.000 |   1.044 |    0.371 | 
     | MLP/g214/ZN                    |  ^   | MLP/n_3003             | ND2D2   | 0.047 |   1.090 |    0.418 | 
     | MLP/FE_RC_532_0/A1             |  ^   | MLP/n_3003             | CKND2D2 | 0.000 |   1.090 |    0.418 | 
     | MLP/FE_RC_532_0/ZN             |  v   | MLP/FE_RN_195_0        | CKND2D2 | 0.035 |   1.125 |    0.453 | 
     | MLP/FE_RC_531_0/B              |  v   | MLP/FE_RN_195_0        | OAI21D1 | 0.000 |   1.125 |    0.453 | 
     | MLP/FE_RC_531_0/ZN             |  ^   | MLP/n_3005             | OAI21D1 | 0.048 |   1.173 |    0.501 | 
     | MLP/fc1_pol_mul_reg[1][3][3]/D |  ^   | MLP/n_3005             | SDFQD1  | 0.000 |   1.173 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.872 | 
     | MLP/fc1_pol_mul_reg[1][3][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.872 | 
     +------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][0][3]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][0][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[4]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.131
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.519
- Arrival Time                  1.190
= Slack Time                   -0.671
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                          |         |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                      |         |       |   0.200 |   -0.471 | 
     | MLP/n_beats_reg[4]/CP          |  ^   | clk                      | SDFQD4  | 0.000 |   0.050 |   -0.621 | 
     | MLP/n_beats_reg[4]/Q           |  ^   | MLP/n_beats[4]           | SDFQD4  | 0.231 |   0.281 |   -0.391 | 
     | MLP/FE_RC_288_0/I              |  ^   | MLP/n_beats[4]           | INVD6   | 0.000 |   0.281 |   -0.391 | 
     | MLP/FE_RC_288_0/ZN             |  v   | MLP/n_6856               | INVD6   | 0.037 |   0.317 |   -0.354 | 
     | MLP/g29961/A1                  |  v   | MLP/n_6856               | CKND2D8 | 0.000 |   0.318 |   -0.354 | 
     | MLP/g29961/ZN                  |  ^   | MLP/n_3346               | CKND2D8 | 0.062 |   0.379 |   -0.292 | 
     | MLP/g33414/A1                  |  ^   | MLP/n_3346               | NR2XD8  | 0.000 |   0.380 |   -0.292 | 
     | MLP/g33414/ZN                  |  v   | MLP/n_7048               | NR2XD8  | 0.075 |   0.455 |   -0.216 | 
     | MLP/g29959/I                   |  v   | MLP/n_7048               | INVD8   | 0.001 |   0.456 |   -0.216 | 
     | MLP/g29959/ZN                  |  ^   | MLP/n_3348               | INVD8   | 0.044 |   0.500 |   -0.172 | 
     | MLP/g29958/A1                  |  ^   | MLP/n_3348               | NR2D8   | 0.000 |   0.500 |   -0.172 | 
     | MLP/g29958/ZN                  |  v   | MLP/n_3349               | NR2D8   | 0.031 |   0.531 |   -0.141 | 
     | MLP/FE_OCPC657_n_3349/I        |  v   | MLP/n_3349               | INVD8   | 0.000 |   0.531 |   -0.140 | 
     | MLP/FE_OCPC657_n_3349/ZN       |  ^   | MLP/FE_RN_88             | INVD8   | 0.044 |   0.575 |   -0.097 | 
     | MLP/FE_OCPC712_FE_RN_88/I      |  ^   | MLP/FE_RN_88             | CKND4   | 0.000 |   0.575 |   -0.096 | 
     | MLP/FE_OCPC712_FE_RN_88/ZN     |  v   | MLP/FE_OCPN8481_FE_RN_88 | CKND4   | 0.062 |   0.637 |   -0.034 | 
     | MLP/g33202_dup/A2              |  v   | MLP/FE_OCPN8481_FE_RN_88 | NR2D3   | 0.000 |   0.637 |   -0.034 | 
     | MLP/g33202_dup/ZN              |  ^   | MLP/FE_RN_39             | NR2D3   | 0.116 |   0.753 |    0.082 | 
     | MLP/g27575__5953/A2            |  ^   | MLP/FE_RN_39             | ND3D4   | 0.000 |   0.753 |    0.082 | 
     | MLP/g27575__5953/ZN            |  v   | MLP/n_1451               | ND3D4   | 0.117 |   0.870 |    0.199 | 
     | MLP/g27275__34182/A1           |  v   | MLP/n_1451               | CKND2D2 | 0.000 |   0.870 |    0.199 | 
     | MLP/g27275__34182/ZN           |  ^   | MLP/n_7894               | CKND2D2 | 0.077 |   0.947 |    0.276 | 
     | MLP/g30620/A2                  |  ^   | MLP/n_7894               | NR2D4   | 0.000 |   0.947 |    0.276 | 
     | MLP/g30620/ZN                  |  v   | MLP/n_4188               | NR2D4   | 0.042 |   0.990 |    0.318 | 
     | MLP/g30246/I                   |  v   | MLP/n_4188               | INVD4   | 0.000 |   0.990 |    0.318 | 
     | MLP/g30246/ZN                  |  ^   | MLP/n_3702               | INVD4   | 0.039 |   1.029 |    0.358 | 
     | MLP/g30241/A2                  |  ^   | MLP/n_3702               | CKND2D4 | 0.000 |   1.029 |    0.358 | 
     | MLP/g30241/ZN                  |  v   | MLP/n_3703               | CKND2D4 | 0.051 |   1.081 |    0.409 | 
     | MLP/g689/A2                    |  v   | MLP/n_3703               | NR2XD2  | 0.000 |   1.081 |    0.409 | 
     | MLP/g689/ZN                    |  ^   | MLP/n_3036               | NR2XD2  | 0.055 |   1.135 |    0.464 | 
     | MLP/g686/A1                    |  ^   | MLP/n_3036               | NR2D2   | 0.000 |   1.135 |    0.464 | 
     | MLP/g686/ZN                    |  v   | MLP/n_3037               | NR2D2   | 0.028 |   1.163 |    0.492 | 
     | MLP/g685/A1                    |  v   | MLP/n_3037               | ND2D2   | 0.000 |   1.163 |    0.492 | 
     | MLP/g685/ZN                    |  ^   | MLP/n_3041               | ND2D2   | 0.027 |   1.190 |    0.519 | 
     | MLP/fc1_pol_mul_reg[1][0][3]/D |  ^   | MLP/n_3041               | SDFQD1  | 0.000 |   1.190 |    0.519 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.871 | 
     | MLP/fc1_pol_mul_reg[1][0][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.871 | 
     +------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][4][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][4][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.139
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.511
- Arrival Time                  1.181
= Slack Time                   -0.670
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.470 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.620 | 
     | MLP/n_beats_reg[0]/Q           |  ^   | MLP/n_2265             | SDFXQD4 | 0.273 |   0.323 |   -0.347 | 
     | MLP/FE_OCPC707_n_2265/I        |  ^   | MLP/n_2265             | INVD6   | 0.001 |   0.324 |   -0.346 | 
     | MLP/FE_OCPC707_n_2265/ZN       |  v   | MLP/FE_OCPN7908_n_2265 | INVD6   | 0.068 |   0.392 |   -0.278 | 
     | MLP/g31201_dup/A1              |  v   | MLP/FE_OCPN7908_n_2265 | ND2D8   | 0.000 |   0.393 |   -0.278 | 
     | MLP/g31201_dup/ZN              |  ^   | MLP/FE_RN_56           | ND2D8   | 0.053 |   0.445 |   -0.225 | 
     | MLP/FE_OFC240_n_4851/I         |  ^   | MLP/FE_RN_56           | INVD12  | 0.000 |   0.446 |   -0.225 | 
     | MLP/FE_OFC240_n_4851/ZN        |  v   | MLP/FE_OFN7583_n_4851  | INVD12  | 0.040 |   0.485 |   -0.185 | 
     | MLP/g32489/A1                  |  v   | MLP/FE_OFN7583_n_4851  | ND2D8   | 0.000 |   0.486 |   -0.184 | 
     | MLP/g32489/ZN                  |  ^   | MLP/n_6116             | ND2D8   | 0.055 |   0.541 |   -0.129 | 
     | MLP/FE_OCPC7939_n_6116/I       |  ^   | MLP/n_6116             | BUFFD2  | 0.001 |   0.542 |   -0.128 | 
     | MLP/FE_OCPC7939_n_6116/Z       |  ^   | MLP/FE_OCPN7939_n_6116 | BUFFD2  | 0.086 |   0.628 |   -0.043 | 
     | MLP/FE_RC_539_0/A2             |  ^   | MLP/FE_OCPN7939_n_6116 | ND2D4   | 0.000 |   0.628 |   -0.043 | 
     | MLP/FE_RC_539_0/ZN             |  v   | MLP/n_4870             | ND2D4   | 0.064 |   0.691 |    0.021 | 
     | MLP/g27836_dup/A1              |  v   | MLP/n_4870             | NR2D4   | 0.000 |   0.691 |    0.021 | 
     | MLP/g27836_dup/ZN              |  ^   | MLP/FE_RN_12           | NR2D4   | 0.076 |   0.768 |    0.098 | 
     | MLP/g27618__1309/A1            |  ^   | MLP/FE_RN_12           | CKND2D4 | 0.000 |   0.768 |    0.098 | 
     | MLP/g27618__1309/ZN            |  v   | MLP/n_1388             | CKND2D4 | 0.069 |   0.837 |    0.167 | 
     | MLP/g28711/A1                  |  v   | MLP/n_1388             | IND2D2  | 0.000 |   0.837 |    0.167 | 
     | MLP/g28711/ZN                  |  v   | MLP/n_664              | IND2D2  | 0.114 |   0.951 |    0.281 | 
     | MLP/g27215__5795/A2            |  v   | MLP/n_664              | ND3D4   | 0.000 |   0.951 |    0.281 | 
     | MLP/g27215__5795/ZN            |  ^   | MLP/n_1679             | ND3D4   | 0.059 |   1.010 |    0.340 | 
     | MLP/g74/A1                     |  ^   | MLP/n_1679             | CKND2D2 | 0.000 |   1.010 |    0.340 | 
     | MLP/g74/ZN                     |  v   | MLP/n_3988             | CKND2D2 | 0.040 |   1.050 |    0.380 | 
     | MLP/g30443/A1                  |  v   | MLP/n_3988             | ND2D2   | 0.000 |   1.050 |    0.380 | 
     | MLP/g30443/ZN                  |  ^   | MLP/n_3990             | ND2D2   | 0.040 |   1.090 |    0.420 | 
     | MLP/g93/A1                     |  ^   | MLP/n_3990             | CKND2D3 | 0.000 |   1.090 |    0.420 | 
     | MLP/g93/ZN                     |  v   | MLP/n_3104             | CKND2D3 | 0.041 |   1.131 |    0.461 | 
     | MLP/g91/A1                     |  v   | MLP/n_3104             | OAI21D4 | 0.000 |   1.131 |    0.461 | 
     | MLP/g91/ZN                     |  ^   | MLP/n_3107             | OAI21D4 | 0.050 |   1.181 |    0.511 | 
     | MLP/fc1_pol_mul_reg[1][4][2]/D |  ^   | MLP/n_3107             | SDFQD1  | 0.000 |   1.181 |    0.511 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.870 | 
     | MLP/fc1_pol_mul_reg[1][4][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.870 | 
     +------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][5][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][5][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.170
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.480
- Arrival Time                  1.149
= Slack Time                   -0.669
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.469 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.619 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.357 | 
     | MLP/FE_OCPC708_n_2265/I        |  v   | MLP/n_2265             | BUFFD4  | 0.000 |   0.312 |   -0.357 | 
     | MLP/FE_OCPC708_n_2265/Z        |  v   | MLP/FE_OCPN8480_n_2265 | BUFFD4  | 0.115 |   0.427 |   -0.242 | 
     | MLP/FE_RC_429_0/A2             |  v   | MLP/FE_OCPN8480_n_2265 | ND2D4   | 0.000 |   0.428 |   -0.241 | 
     | MLP/FE_RC_429_0/ZN             |  ^   | MLP/FE_OCPN7627_n_4351 | ND2D4   | 0.058 |   0.486 |   -0.183 | 
     | MLP/g32910/A2                  |  ^   | MLP/FE_OCPN7627_n_4351 | NR2D8   | 0.000 |   0.486 |   -0.183 | 
     | MLP/g32910/ZN                  |  v   | MLP/n_6534             | NR2D8   | 0.052 |   0.538 |   -0.131 | 
     | MLP/g34007_dup/A2              |  v   | MLP/n_6534             | NR2D4   | 0.001 |   0.539 |   -0.129 | 
     | MLP/g34007_dup/ZN              |  ^   | MLP/FE_RN_89           | NR2D4   | 0.101 |   0.641 |   -0.028 | 
     | MLP/fopt34006/I                |  ^   | MLP/FE_RN_89           | INVD6   | 0.000 |   0.641 |   -0.028 | 
     | MLP/fopt34006/ZN               |  v   | MLP/n_7355             | INVD6   | 0.059 |   0.700 |    0.031 | 
     | MLP/g34036/A1                  |  v   | MLP/n_7355             | NR2XD1  | 0.000 |   0.700 |    0.031 | 
     | MLP/g34036/ZN                  |  ^   | MLP/n_7701             | NR2XD1  | 0.056 |   0.756 |    0.087 | 
     | MLP/g34035/A1                  |  ^   | MLP/n_7701             | ND3D1   | 0.000 |   0.756 |    0.087 | 
     | MLP/g34035/ZN                  |  v   | MLP/n_7703             | ND3D1   | 0.124 |   0.880 |    0.211 | 
     | MLP/g31486/A2                  |  v   | MLP/n_7703             | NR2D3   | 0.000 |   0.880 |    0.211 | 
     | MLP/g31486/ZN                  |  ^   | MLP/n_5157             | NR2D3   | 0.113 |   0.993 |    0.325 | 
     | MLP/g31485/A1                  |  ^   | MLP/n_5157             | NR2D1   | 0.000 |   0.993 |    0.325 | 
     | MLP/g31485/ZN                  |  v   | MLP/n_5159             | NR2D1   | 0.052 |   1.045 |    0.376 | 
     | MLP/g30650/S                   |  v   | MLP/n_5159             | MUX2ND0 | 0.000 |   1.045 |    0.376 | 
     | MLP/g30650/ZN                  |  ^   | MLP/n_4226             | MUX2ND0 | 0.104 |   1.149 |    0.480 | 
     | MLP/fc1_mag_mul_reg[1][5][2]/D |  ^   | MLP/n_4226             | SDFQD1  | 0.000 |   1.149 |    0.480 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.869 | 
     | MLP/fc1_mag_mul_reg[1][5][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.869 | 
     +------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][3][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][3][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.155
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.495
- Arrival Time                  1.161
= Slack Time                   -0.667
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                        |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+-----------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |           |       |   0.200 |   -0.467 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4   | 0.000 |   0.050 |   -0.617 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4   | 0.262 |   0.312 |   -0.355 | 
     | MLP/FE_OCPC708_n_2265/I        |  v   | MLP/n_2265             | BUFFD4    | 0.000 |   0.312 |   -0.354 | 
     | MLP/FE_OCPC708_n_2265/Z        |  v   | MLP/FE_OCPN8480_n_2265 | BUFFD4    | 0.115 |   0.427 |   -0.239 | 
     | MLP/FE_RC_429_0/A2             |  v   | MLP/FE_OCPN8480_n_2265 | ND2D4     | 0.000 |   0.428 |   -0.239 | 
     | MLP/FE_RC_429_0/ZN             |  ^   | MLP/FE_OCPN7627_n_4351 | ND2D4     | 0.058 |   0.486 |   -0.181 | 
     | MLP/g32910/A2                  |  ^   | MLP/FE_OCPN7627_n_4351 | NR2D8     | 0.000 |   0.486 |   -0.180 | 
     | MLP/g32910/ZN                  |  v   | MLP/n_6534             | NR2D8     | 0.052 |   0.538 |   -0.128 | 
     | MLP/g34007_dup/A2              |  v   | MLP/n_6534             | NR2D4     | 0.001 |   0.539 |   -0.127 | 
     | MLP/g34007_dup/ZN              |  ^   | MLP/FE_RN_89           | NR2D4     | 0.101 |   0.641 |   -0.026 | 
     | MLP/fopt34006/I                |  ^   | MLP/FE_RN_89           | INVD6     | 0.000 |   0.641 |   -0.026 | 
     | MLP/fopt34006/ZN               |  v   | MLP/n_7355             | INVD6     | 0.059 |   0.700 |    0.033 | 
     | MLP/g30696/A1                  |  v   | MLP/n_7355             | NR2D8     | 0.000 |   0.700 |    0.034 | 
     | MLP/g30696/ZN                  |  ^   | MLP/n_4278             | NR2D8     | 0.070 |   0.770 |    0.103 | 
     | MLP/g30628/A1                  |  ^   | MLP/n_4278             | ND2D8     | 0.000 |   0.770 |    0.104 | 
     | MLP/g30628/ZN                  |  v   | MLP/n_4199             | ND2D8     | 0.065 |   0.835 |    0.169 | 
     | MLP/g21/A2                     |  v   | MLP/n_4199             | NR2XD8    | 0.001 |   0.836 |    0.169 | 
     | MLP/g21/ZN                     |  ^   | MLP/n_4200             | NR2XD8    | 0.066 |   0.901 |    0.235 | 
     | MLP/g27513/I                   |  ^   | MLP/n_4200             | INVD3     | 0.000 |   0.902 |    0.235 | 
     | MLP/g27513/ZN                  |  v   | MLP/n_788              | INVD3     | 0.047 |   0.948 |    0.282 | 
     | MLP/FE_RC_413_0/A1             |  v   | MLP/n_788              | AOI211XD4 | 0.000 |   0.948 |    0.282 | 
     | MLP/FE_RC_413_0/ZN             |  ^   | MLP/FE_OCPN7614_n_4302 | AOI211XD4 | 0.076 |   1.025 |    0.358 | 
     | MLP/g30721/A2                  |  ^   | MLP/FE_OCPN7614_n_4302 | NR2XD3    | 0.000 |   1.025 |    0.358 | 
     | MLP/g30721/ZN                  |  v   | MLP/n_4306             | NR2XD3    | 0.066 |   1.091 |    0.425 | 
     | MLP/g55/A2                     |  v   | MLP/n_4306             | NR2XD0    | 0.000 |   1.091 |    0.425 | 
     | MLP/g55/ZN                     |  ^   | MLP/n_2927             | NR2XD0    | 0.070 |   1.161 |    0.495 | 
     | MLP/fc1_pol_mul_reg[1][3][2]/D |  ^   | MLP/n_2927             | SDFQD4    | 0.000 |   1.161 |    0.495 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.867 | 
     | MLP/fc1_pol_mul_reg[1][3][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.867 | 
     +------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][6][1]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][6][1]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.166
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.484
- Arrival Time                  1.148
= Slack Time                   -0.664
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.464 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.609 | 
     | MLP/n_beats_reg[2]/Q           |  v   | MLP/n_beats[2]            | SDFQD4  | 0.234 |   0.289 |   -0.375 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  v   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.289 |   -0.375 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  ^   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.066 |   0.355 |   -0.309 | 
     | MLP/FE_RC_430_0/A2             |  ^   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.355 |   -0.309 | 
     | MLP/FE_RC_430_0/ZN             |  v   | MLP/n_4351                | CKND2D8 | 0.065 |   0.420 |   -0.244 | 
     | MLP/FE_DBTC31_n_4351/I         |  v   | MLP/n_4351                | INVD16  | 0.000 |   0.421 |   -0.243 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  ^   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.063 |   0.484 |   -0.180 | 
     | MLP/FE_RC_638_0/I              |  ^   | MLP/FE_DBTN31_n_4351      | INVD3   | 0.001 |   0.485 |   -0.179 | 
     | MLP/FE_RC_638_0/ZN             |  v   | MLP/FE_RN_231_0           | INVD3   | 0.035 |   0.520 |   -0.143 | 
     | MLP/FE_RC_637_0/A1             |  v   | MLP/FE_RN_231_0           | NR2D4   | 0.000 |   0.521 |   -0.143 | 
     | MLP/FE_RC_637_0/ZN             |  ^   | MLP/n_944                 | NR2D4   | 0.090 |   0.611 |   -0.053 | 
     | MLP/FE_OCPC453_n_944/I         |  ^   | MLP/n_944                 | BUFFD2  | 0.000 |   0.611 |   -0.053 | 
     | MLP/FE_OCPC453_n_944/Z         |  ^   | MLP/FE_OCPN7706_n_944     | BUFFD2  | 0.141 |   0.752 |    0.088 | 
     | MLP/g29582/A1                  |  ^   | MLP/FE_OCPN7706_n_944     | NR2XD0  | 0.000 |   0.752 |    0.088 | 
     | MLP/g29582/ZN                  |  v   | MLP/n_2772                | NR2XD0  | 0.071 |   0.823 |    0.159 | 
     | MLP/g27911/A1                  |  v   | MLP/n_2772                | ND2D2   | 0.000 |   0.823 |    0.159 | 
     | MLP/g27911/ZN                  |  ^   | MLP/n_1108                | ND2D2   | 0.072 |   0.895 |    0.231 | 
     | MLP/g27708/A1                  |  ^   | MLP/n_1108                | NR2XD1  | 0.000 |   0.895 |    0.231 | 
     | MLP/g27708/ZN                  |  v   | MLP/n_1288                | NR2XD1  | 0.063 |   0.958 |    0.294 | 
     | MLP/g27559__31342/A1           |  v   | MLP/n_1288                | ND3D3   | 0.000 |   0.958 |    0.294 | 
     | MLP/g27559__31342/ZN           |  ^   | MLP/n_5004                | ND3D3   | 0.070 |   1.029 |    0.365 | 
     | MLP/g27497/I                   |  ^   | MLP/n_5004                | INVD2   | 0.000 |   1.029 |    0.365 | 
     | MLP/g27497/ZN                  |  v   | MLP/n_1468                | INVD2   | 0.038 |   1.067 |    0.403 | 
     | MLP/g27236__8757/A1            |  v   | MLP/n_1468                | OAI21D2 | 0.000 |   1.067 |    0.403 | 
     | MLP/g27236__8757/ZN            |  ^   | MLP/n_1660                | OAI21D2 | 0.081 |   1.148 |    0.484 | 
     | MLP/fc1_mag_mul_reg[1][6][1]/D |  ^   | MLP/n_1660                | SDFQD4  | 0.000 |   1.148 |    0.484 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.864 | 
     | MLP/fc1_mag_mul_reg[1][6][1]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.864 | 
     +------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][0][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][0][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[4]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.150
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.500
- Arrival Time                  1.163
= Slack Time                   -0.663
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                                |      |                      |          |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                  |          |       |   0.200 |   -0.463 | 
     | MLP/n_beats_reg[4]/CP          |  ^   | clk                  | SDFQD4   | 0.000 |   0.050 |   -0.613 | 
     | MLP/n_beats_reg[4]/Q           |  ^   | MLP/n_beats[4]       | SDFQD4   | 0.231 |   0.281 |   -0.382 | 
     | MLP/FE_RC_288_0/I              |  ^   | MLP/n_beats[4]       | INVD6    | 0.000 |   0.281 |   -0.382 | 
     | MLP/FE_RC_288_0/ZN             |  v   | MLP/n_6856           | INVD6    | 0.037 |   0.317 |   -0.345 | 
     | MLP/g29961/A1                  |  v   | MLP/n_6856           | CKND2D8  | 0.000 |   0.318 |   -0.345 | 
     | MLP/g29961/ZN                  |  ^   | MLP/n_3346           | CKND2D8  | 0.062 |   0.379 |   -0.284 | 
     | MLP/g29450/A1                  |  ^   | MLP/n_3346           | NR2XD8   | 0.000 |   0.380 |   -0.283 | 
     | MLP/g29450/ZN                  |  v   | MLP/n_2629           | NR2XD8   | 0.069 |   0.448 |   -0.214 | 
     | MLP/fopt29497/I                |  v   | MLP/n_2629           | INVD6    | 0.002 |   0.450 |   -0.212 | 
     | MLP/fopt29497/ZN               |  ^   | MLP/n_2674           | INVD6    | 0.054 |   0.504 |   -0.159 | 
     | MLP/g33236/A1                  |  ^   | MLP/n_2674           | NR2XD8   | 0.000 |   0.504 |   -0.158 | 
     | MLP/g33236/ZN                  |  v   | MLP/n_6879           | NR2XD8   | 0.060 |   0.564 |   -0.099 | 
     | MLP/FE_OFC136_n_6879/I         |  v   | MLP/n_6879           | CKND16   | 0.002 |   0.566 |   -0.097 | 
     | MLP/FE_OFC136_n_6879/ZN        |  ^   | MLP/FE_DBTN29_n_6879 | CKND16   | 0.054 |   0.620 |   -0.043 | 
     | MLP/g30275/A1                  |  ^   | MLP/FE_DBTN29_n_6879 | CKND2D8  | 0.002 |   0.622 |   -0.041 | 
     | MLP/g30275/ZN                  |  v   | MLP/n_3735           | CKND2D8  | 0.055 |   0.677 |    0.014 | 
     | MLP/g30199/A1                  |  v   | MLP/n_3735           | NR2XD1   | 0.000 |   0.677 |    0.014 | 
     | MLP/g30199/ZN                  |  ^   | MLP/n_3656           | NR2XD1   | 0.115 |   0.792 |    0.129 | 
     | MLP/g29217/A1                  |  ^   | MLP/n_3656           | CKND2D3  | 0.000 |   0.792 |    0.129 | 
     | MLP/g29217/ZN                  |  v   | MLP/n_2386           | CKND2D3  | 0.082 |   0.875 |    0.212 | 
     | MLP/g27488__33999/A2           |  v   | MLP/n_2386           | NR2D2    | 0.000 |   0.875 |    0.212 | 
     | MLP/g27488__33999/ZN           |  ^   | MLP/n_7667           | NR2D2    | 0.106 |   0.981 |    0.318 | 
     | MLP/g27220__9906/A2            |  ^   | MLP/n_7667           | OAI211D1 | 0.000 |   0.981 |    0.318 | 
     | MLP/g27220__9906/ZN            |  v   | MLP/n_1674           | OAI211D1 | 0.115 |   1.096 |    0.433 | 
     | MLP/g27108__5266/A1            |  v   | MLP/n_1674           | ND2D2    | 0.000 |   1.096 |    0.433 | 
     | MLP/g27108__5266/ZN            |  ^   | MLP/n_1746           | ND2D2    | 0.067 |   1.163 |    0.500 | 
     | MLP/fc1_mag_mul_reg[0][0][2]/D |  ^   | MLP/n_1746           | SDFQD4   | 0.000 |   1.163 |    0.500 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.863 | 
     | MLP/fc1_mag_mul_reg[0][0][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.863 | 
     +------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][4][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][4][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.153
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.497
- Arrival Time                  1.159
= Slack Time                   -0.662
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |      |                      |         |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                  |         |       |   0.200 |   -0.462 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                  | SDFXQD4 | 0.000 |   0.050 |   -0.612 | 
     | MLP/n_beats_reg[0]/Q           |  ^   | MLP/n_2265           | SDFXQD4 | 0.273 |   0.323 |   -0.339 | 
     | MLP/FE_OCPC705_n_2265/I        |  ^   | MLP/n_2265           | INVD4   | 0.001 |   0.324 |   -0.338 | 
     | MLP/FE_OCPC705_n_2265/ZN       |  v   | MLP/FE_DBTN32_n_2265 | INVD4   | 0.056 |   0.380 |   -0.282 | 
     | MLP/FE_RC_530_0/A1             |  v   | MLP/FE_DBTN32_n_2265 | ND2D8   | 0.000 |   0.380 |   -0.282 | 
     | MLP/FE_RC_530_0/ZN             |  ^   | MLP/FE_RN_48         | ND2D8   | 0.050 |   0.430 |   -0.232 | 
     | MLP/g28559/I                   |  ^   | MLP/FE_RN_48         | INVD16  | 0.001 |   0.431 |   -0.231 | 
     | MLP/g28559/ZN                  |  v   | MLP/n_834            | INVD16  | 0.045 |   0.475 |   -0.187 | 
     | MLP/g31392/A2                  |  v   | MLP/n_834            | ND2D3   | 0.001 |   0.477 |   -0.185 | 
     | MLP/g31392/ZN                  |  ^   | MLP/n_5060           | ND2D3   | 0.072 |   0.549 |   -0.113 | 
     | MLP/g28209/A1                  |  ^   | MLP/n_5060           | CKND2D1 | 0.000 |   0.549 |   -0.113 | 
     | MLP/g28209/ZN                  |  v   | MLP/n_974            | CKND2D1 | 0.073 |   0.622 |   -0.040 | 
     | MLP/g33278/A2                  |  v   | MLP/n_974            | NR2XD1  | 0.000 |   0.622 |   -0.040 | 
     | MLP/g33278/ZN                  |  ^   | MLP/n_6919           | NR2XD1  | 0.145 |   0.767 |    0.105 | 
     | MLP/g27684__9682/A3            |  ^   | MLP/n_6919           | ND3D2   | 0.000 |   0.767 |    0.105 | 
     | MLP/g27684__9682/ZN            |  v   | MLP/n_1307           | ND3D2   | 0.149 |   0.916 |    0.254 | 
     | MLP/g27334__8757/A2            |  v   | MLP/n_1307           | OAI21D4 | 0.000 |   0.916 |    0.254 | 
     | MLP/g27334__8757/ZN            |  ^   | MLP/n_1622           | OAI21D4 | 0.128 |   1.044 |    0.382 | 
     | MLP/FE_RC_214_0/A2             |  ^   | MLP/n_1622           | CKND2D2 | 0.000 |   1.044 |    0.382 | 
     | MLP/FE_RC_214_0/ZN             |  v   | MLP/FE_RN_106_0      | CKND2D2 | 0.060 |   1.104 |    0.442 | 
     | MLP/FE_RC_213_0/B              |  v   | MLP/FE_RN_106_0      | OAI21D2 | 0.000 |   1.104 |    0.442 | 
     | MLP/FE_RC_213_0/ZN             |  ^   | MLP/n_1844           | OAI21D2 | 0.055 |   1.158 |    0.497 | 
     | MLP/fc1_mag_mul_reg[1][4][2]/D |  ^   | MLP/n_1844           | SDFQD1  | 0.000 |   1.159 |    0.497 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.862 | 
     | MLP/fc1_mag_mul_reg[1][4][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.862 | 
     +------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin MLP/fc1_out_reg[3][3]/CP 
Endpoint:   MLP/fc1_out_reg[3][3]/D (^) checked with  leading edge of 'master_
clock'
Beginpoint: MLP/fc1_out_reg[3][2]/Q (^) triggered by  leading edge of 'master_
clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.141
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.509
- Arrival Time                  1.170
= Slack Time                   -0.661
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |      |                   |          |       |  Time   |   Time   | 
     |--------------------------+------+-------------------+----------+-------+---------+----------| 
     | clk                      |  ^   | clk               |          |       |   0.200 |   -0.461 | 
     | MLP/fc1_out_reg[3][2]/CP |  ^   | clk               | SDFQD1   | 0.000 |   0.200 |   -0.461 | 
     | MLP/fc1_out_reg[3][2]/Q  |  ^   | MLP/fc1_out[3][2] | SDFQD1   | 0.278 |   0.478 |   -0.183 | 
     | MLP/g21861/A2            |  ^   | MLP/fc1_out[3][2] | ND2D1    | 0.000 |   0.478 |   -0.183 | 
     | MLP/g21861/ZN            |  v   | MLP/n_210         | ND2D1    | 0.097 |   0.575 |   -0.086 | 
     | MLP/g21738/A2            |  v   | MLP/n_210         | CKND2D2  | 0.000 |   0.575 |   -0.086 | 
     | MLP/g21738/ZN            |  ^   | MLP/n_310         | CKND2D2  | 0.073 |   0.649 |   -0.013 | 
     | MLP/FE_RC_608_0/A1       |  ^   | MLP/n_310         | ND2D2    | 0.000 |   0.649 |   -0.012 | 
     | MLP/FE_RC_608_0/ZN       |  v   | MLP/FE_RN_220_0   | ND2D2    | 0.047 |   0.696 |    0.034 | 
     | MLP/FE_RC_607_0/B        |  v   | MLP/FE_RN_220_0   | OAI21D2  | 0.000 |   0.696 |    0.034 | 
     | MLP/FE_RC_607_0/ZN       |  ^   | MLP/n_7230        | OAI21D2  | 0.073 |   0.768 |    0.107 | 
     | MLP/g34661_dup/B1        |  ^   | MLP/n_7230        | MOAI22D1 | 0.000 |   0.768 |    0.107 | 
     | MLP/g34661_dup/ZN        |  ^   | MLP/FE_RN_75      | MOAI22D1 | 0.130 |   0.899 |    0.237 | 
     | MLP/FE_RC_705_0/B1       |  ^   | MLP/FE_RN_75      | AOI22D2  | 0.000 |   0.899 |    0.237 | 
     | MLP/FE_RC_705_0/ZN       |  v   | MLP/n_550         | AOI22D2  | 0.091 |   0.990 |    0.329 | 
     | MLP/g21393/I             |  v   | MLP/n_550         | CKND1    | 0.000 |   0.990 |    0.329 | 
     | MLP/g21393/ZN            |  ^   | MLP/n_551         | CKND1    | 0.064 |   1.054 |    0.393 | 
     | MLP/g21315/A1            |  ^   | MLP/n_551         | ND3D2    | 0.000 |   1.054 |    0.393 | 
     | MLP/g21315/ZN            |  v   | MLP/n_603         | ND3D2    | 0.058 |   1.111 |    0.450 | 
     | MLP/g21304/A2            |  v   | MLP/n_603         | ND2D1    | 0.000 |   1.111 |    0.450 | 
     | MLP/g21304/ZN            |  ^   | MLP/n_611         | ND2D1    | 0.059 |   1.170 |    0.509 | 
     | MLP/fc1_out_reg[3][3]/D  |  ^   | MLP/n_611         | SDFD1    | 0.000 |   1.170 |    0.509 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell | Delay | Arrival | Required | 
     |                          |      |     |       |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------+-------+---------+----------| 
     | clk                      |  ^   | clk |       |       |   0.200 |    0.861 | 
     | MLP/fc1_out_reg[3][3]/CP |  ^   | clk | SDFD1 | 0.000 |   0.200 |    0.861 | 
     +----------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][5][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][5][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.150
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.500
- Arrival Time                  1.160
= Slack Time                   -0.660
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |   Cell   | Delay | Arrival | Required | 
     |                                |      |                        |          |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |          |       |   0.200 |   -0.460 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4  | 0.000 |   0.050 |   -0.610 | 
     | MLP/n_beats_reg[0]/Q           |  v   | MLP/n_2265             | SDFXQD4  | 0.262 |   0.312 |   -0.348 | 
     | MLP/FE_OCPC708_n_2265/I        |  v   | MLP/n_2265             | BUFFD4   | 0.000 |   0.312 |   -0.348 | 
     | MLP/FE_OCPC708_n_2265/Z        |  v   | MLP/FE_OCPN8480_n_2265 | BUFFD4   | 0.115 |   0.427 |   -0.233 | 
     | MLP/FE_RC_429_0/A2             |  v   | MLP/FE_OCPN8480_n_2265 | ND2D4    | 0.000 |   0.428 |   -0.232 | 
     | MLP/FE_RC_429_0/ZN             |  ^   | MLP/FE_OCPN7627_n_4351 | ND2D4    | 0.058 |   0.486 |   -0.174 | 
     | MLP/g32910/A2                  |  ^   | MLP/FE_OCPN7627_n_4351 | NR2D8    | 0.000 |   0.486 |   -0.174 | 
     | MLP/g32910/ZN                  |  v   | MLP/n_6534             | NR2D8    | 0.052 |   0.538 |   -0.122 | 
     | MLP/g34007_dup/A2              |  v   | MLP/n_6534             | NR2D4    | 0.001 |   0.539 |   -0.120 | 
     | MLP/g34007_dup/ZN              |  ^   | MLP/FE_RN_89           | NR2D4    | 0.101 |   0.641 |   -0.019 | 
     | MLP/fopt34006/I                |  ^   | MLP/FE_RN_89           | INVD6    | 0.000 |   0.641 |   -0.019 | 
     | MLP/fopt34006/ZN               |  v   | MLP/n_7355             | INVD6    | 0.059 |   0.700 |    0.040 | 
     | MLP/g31202/A2                  |  v   | MLP/n_7355             | NR2D2    | 0.000 |   0.700 |    0.040 | 
     | MLP/g31202/ZN                  |  ^   | MLP/n_4854             | NR2D2    | 0.105 |   0.805 |    0.145 | 
     | MLP/g30411/A2                  |  ^   | MLP/n_4854             | CKND2D4  | 0.000 |   0.805 |    0.145 | 
     | MLP/g30411/ZN                  |  v   | MLP/n_3943             | CKND2D4  | 0.079 |   0.885 |    0.225 | 
     | MLP/g30537/A2                  |  v   | MLP/n_3943             | NR2XD3   | 0.000 |   0.885 |    0.225 | 
     | MLP/g30537/ZN                  |  ^   | MLP/n_4091             | NR2XD3   | 0.073 |   0.957 |    0.298 | 
     | MLP/g30041/A1                  |  ^   | MLP/n_4091             | OAI21D2  | 0.000 |   0.957 |    0.298 | 
     | MLP/g30041/ZN                  |  v   | MLP/n_3442             | OAI21D2  | 0.057 |   1.015 |    0.355 | 
     | MLP/g30037/A1                  |  v   | MLP/n_3442             | ND2D2    | 0.000 |   1.015 |    0.355 | 
     | MLP/g30037/ZN                  |  ^   | MLP/n_3443             | ND2D2    | 0.044 |   1.059 |    0.399 | 
     | MLP/FE_RC_343_0/B2             |  ^   | MLP/n_3443             | MOAI22D1 | 0.000 |   1.059 |    0.399 | 
     | MLP/FE_RC_343_0/ZN             |  ^   | MLP/n_3325             | MOAI22D1 | 0.101 |   1.160 |    0.500 | 
     | MLP/fc1_pol_mul_reg[1][5][2]/D |  ^   | MLP/n_3325             | SDFQD1   | 0.000 |   1.160 |    0.500 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.860 | 
     | MLP/fc1_pol_mul_reg[1][5][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.860 | 
     +------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][8][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][8][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.144
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.506
- Arrival Time                  1.165
= Slack Time                   -0.659
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                          |         |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                      |         |       |   0.200 |   -0.459 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                      | SDFQD4  | 0.000 |   0.053 |   -0.607 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]           | SDFQD4  | 0.245 |   0.298 |   -0.362 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]           | CKND2D8 | 0.000 |   0.298 |   -0.362 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346               | CKND2D8 | 0.096 |   0.394 |   -0.266 | 
     | MLP/g33414/A1                  |  v   | MLP/n_3346               | NR2XD8  | 0.000 |   0.394 |   -0.265 | 
     | MLP/g33414/ZN                  |  ^   | MLP/n_7048               | NR2XD8  | 0.095 |   0.489 |   -0.171 | 
     | MLP/g29959/I                   |  ^   | MLP/n_7048               | INVD8   | 0.001 |   0.490 |   -0.170 | 
     | MLP/g29959/ZN                  |  v   | MLP/n_3348               | INVD8   | 0.040 |   0.530 |   -0.130 | 
     | MLP/g29958/A1                  |  v   | MLP/n_3348               | NR2D8   | 0.000 |   0.530 |   -0.129 | 
     | MLP/g29958/ZN                  |  ^   | MLP/n_3349               | NR2D8   | 0.063 |   0.593 |   -0.067 | 
     | MLP/FE_OCPC657_n_3349/I        |  ^   | MLP/n_3349               | INVD8   | 0.000 |   0.593 |   -0.067 | 
     | MLP/FE_OCPC657_n_3349/ZN       |  v   | MLP/FE_RN_88             | INVD8   | 0.046 |   0.639 |   -0.020 | 
     | MLP/FE_OCPC712_FE_RN_88/I      |  v   | MLP/FE_RN_88             | CKND4   | 0.000 |   0.639 |   -0.020 | 
     | MLP/FE_OCPC712_FE_RN_88/ZN     |  ^   | MLP/FE_OCPN8481_FE_RN_88 | CKND4   | 0.073 |   0.712 |    0.053 | 
     | MLP/g29228/A1                  |  ^   | MLP/FE_OCPN8481_FE_RN_88 | NR2XD4  | 0.000 |   0.712 |    0.053 | 
     | MLP/g29228/ZN                  |  v   | MLP/n_2398               | NR2XD4  | 0.071 |   0.783 |    0.124 | 
     | MLP/g31157/I                   |  v   | MLP/n_2398               | INVD8   | 0.001 |   0.783 |    0.124 | 
     | MLP/g31157/ZN                  |  ^   | MLP/n_4806               | INVD8   | 0.045 |   0.828 |    0.169 | 
     | MLP/FE_OCPC8030_n_4806/I       |  ^   | MLP/n_4806               | BUFFD1  | 0.000 |   0.828 |    0.169 | 
     | MLP/FE_OCPC8030_n_4806/Z       |  ^   | MLP/FE_OCPN8030_n_4806   | BUFFD1  | 0.095 |   0.923 |    0.264 | 
     | MLP/FE_RC_45_0/A2              |  ^   | MLP/FE_OCPN8030_n_4806   | NR2D3   | 0.000 |   0.923 |    0.264 | 
     | MLP/FE_RC_45_0/ZN              |  v   | MLP/n_6299               | NR2D3   | 0.060 |   0.983 |    0.324 | 
     | MLP/g27471__2250/A1            |  v   | MLP/n_6299               | NR2XD0  | 0.000 |   0.983 |    0.324 | 
     | MLP/g27471__2250/ZN            |  ^   | MLP/n_1481               | NR2XD0  | 0.060 |   1.043 |    0.384 | 
     | MLP/g27362__9682/A2            |  ^   | MLP/n_1481               | NR2XD0  | 0.000 |   1.043 |    0.384 | 
     | MLP/g27362__9682/ZN            |  v   | MLP/n_1545               | NR2XD0  | 0.065 |   1.108 |    0.449 | 
     | MLP/g27229__6877/A1            |  v   | MLP/n_1545               | CKND2D1 | 0.000 |   1.108 |    0.449 | 
     | MLP/g27229__6877/ZN            |  ^   | MLP/n_1665               | CKND2D1 | 0.057 |   1.165 |    0.506 | 
     | MLP/fc1_pol_mul_reg[0][8][2]/D |  ^   | MLP/n_1665               | SDFQD1  | 0.000 |   1.165 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.859 | 
     | MLP/fc1_pol_mul_reg[0][8][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.859 | 
     +------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][7][3]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][7][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.134
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.516
- Arrival Time                  1.174
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |  Cell   | Delay | Arrival | Required | 
     |                                    |      |                                  |         |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+---------+-------+---------+----------| 
     | clk                                |  ^   | clk                              |         |       |   0.200 |   -0.458 | 
     | MLP/n_beats_reg[3]/CP              |  ^   | clk                              | SDFQD4  | 0.000 |   0.053 |   -0.606 | 
     | MLP/n_beats_reg[3]/Q               |  ^   | MLP/n_beats[3]                   | SDFQD4  | 0.245 |   0.298 |   -0.361 | 
     | MLP/g29961/A2                      |  ^   | MLP/n_beats[3]                   | CKND2D8 | 0.000 |   0.298 |   -0.361 | 
     | MLP/g29961/ZN                      |  v   | MLP/n_3346                       | CKND2D8 | 0.096 |   0.394 |   -0.265 | 
     | MLP/g29450/A1                      |  v   | MLP/n_3346                       | NR2XD8  | 0.000 |   0.394 |   -0.264 | 
     | MLP/g29450/ZN                      |  ^   | MLP/n_2629                       | NR2XD8  | 0.085 |   0.479 |   -0.179 | 
     | MLP/fopt29497/I                    |  ^   | MLP/n_2629                       | INVD6   | 0.002 |   0.481 |   -0.177 | 
     | MLP/fopt29497/ZN                   |  v   | MLP/n_2674                       | INVD6   | 0.050 |   0.531 |   -0.127 | 
     | MLP/g33236/A1                      |  v   | MLP/n_2674                       | NR2XD8  | 0.000 |   0.531 |   -0.127 | 
     | MLP/g33236/ZN                      |  ^   | MLP/n_6879                       | NR2XD8  | 0.075 |   0.606 |   -0.052 | 
     | MLP/FE_OFC136_n_6879/I             |  ^   | MLP/n_6879                       | CKND16  | 0.002 |   0.609 |   -0.050 | 
     | MLP/FE_OFC136_n_6879/ZN            |  v   | MLP/FE_DBTN29_n_6879             | CKND16  | 0.054 |   0.663 |    0.004 | 
     | MLP/FE_OCPC7887_FE_DBTN29_n_6879/I |  v   | MLP/FE_DBTN29_n_6879             | BUFFD4  | 0.002 |   0.664 |    0.006 | 
     | MLP/FE_OCPC7887_FE_DBTN29_n_6879/Z |  v   | MLP/FE_OCPN7887_FE_DBTN29_n_6879 | BUFFD4  | 0.078 |   0.742 |    0.084 | 
     | MLP/g33241/A2                      |  v   | MLP/FE_OCPN7887_FE_DBTN29_n_6879 | ND2D8   | 0.000 |   0.743 |    0.084 | 
     | MLP/g33241/ZN                      |  ^   | MLP/n_6884                       | ND2D8   | 0.039 |   0.782 |    0.124 | 
     | MLP/FE_OCPC564_n_6884/I            |  ^   | MLP/n_6884                       | INVD6   | 0.000 |   0.782 |    0.124 | 
     | MLP/FE_OCPC564_n_6884/ZN           |  v   | MLP/n_2988                       | INVD6   | 0.032 |   0.814 |    0.155 | 
     | MLP/g30728/A2                      |  v   | MLP/n_2988                       | ND2D8   | 0.000 |   0.814 |    0.156 | 
     | MLP/g30728/ZN                      |  ^   | MLP/n_4313                       | ND2D8   | 0.038 |   0.852 |    0.193 | 
     | MLP/g34177/A1                      |  ^   | MLP/n_4313                       | ND2D2   | 0.000 |   0.852 |    0.193 | 
     | MLP/g34177/ZN                      |  v   | MLP/n_7889                       | ND2D2   | 0.045 |   0.896 |    0.238 | 
     | MLP/g30567/A2                      |  v   | MLP/n_7889                       | CKND2D3 | 0.000 |   0.896 |    0.238 | 
     | MLP/g30567/ZN                      |  ^   | MLP/n_4131                       | CKND2D3 | 0.052 |   0.949 |    0.291 | 
     | MLP/g30661/A1                      |  ^   | MLP/n_4131                       | ND2D4   | 0.000 |   0.949 |    0.291 | 
     | MLP/g30661/ZN                      |  v   | MLP/n_4235                       | ND2D4   | 0.044 |   0.993 |    0.335 | 
     | MLP/g31166/A1                      |  v   | MLP/n_4235                       | CKND2D2 | 0.000 |   0.993 |    0.335 | 
     | MLP/g31166/ZN                      |  ^   | MLP/n_4817                       | CKND2D2 | 0.057 |   1.049 |    0.391 | 
     | MLP/g30436/A2                      |  ^   | MLP/n_4817                       | ND3D2   | 0.000 |   1.049 |    0.391 | 
     | MLP/g30436/ZN                      |  v   | MLP/n_3978                       | ND3D2   | 0.076 |   1.125 |    0.467 | 
     | MLP/g30434/A2                      |  v   | MLP/n_3978                       | ND2D2   | 0.000 |   1.125 |    0.467 | 
     | MLP/g30434/ZN                      |  ^   | MLP/n_3979                       | ND2D2   | 0.049 |   1.174 |    0.516 | 
     | MLP/fc1_pol_mul_reg[1][7][3]/D     |  ^   | MLP/n_3979                       | SDFQD1  | 0.000 |   1.174 |    0.516 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.858 | 
     | MLP/fc1_pol_mul_reg[1][7][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.858 | 
     +------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][9][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][9][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.132
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.518
- Arrival Time                  1.176
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.458 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4  | 0.000 |   0.053 |   -0.606 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]         | SDFQD4  | 0.245 |   0.298 |   -0.361 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]         | CKND2D8 | 0.000 |   0.298 |   -0.361 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346             | CKND2D8 | 0.096 |   0.394 |   -0.265 | 
     | MLP/g29450/A1                  |  v   | MLP/n_3346             | NR2XD8  | 0.000 |   0.394 |   -0.264 | 
     | MLP/g29450/ZN                  |  ^   | MLP/n_2629             | NR2XD8  | 0.085 |   0.479 |   -0.179 | 
     | MLP/g33919/A2                  |  ^   | MLP/n_2629             | ND2D8   | 0.002 |   0.481 |   -0.177 | 
     | MLP/g33919/ZN                  |  v   | MLP/n_7582             | ND2D8   | 0.104 |   0.585 |   -0.073 | 
     | MLP/FE_OCPC8008_n_7582/I       |  v   | MLP/n_7582             | CKBD4   | 0.002 |   0.587 |   -0.072 | 
     | MLP/FE_OCPC8008_n_7582/Z       |  v   | MLP/FE_OCPN8008_n_7582 | CKBD4   | 0.095 |   0.682 |    0.024 | 
     | MLP/g30071_dup/A1              |  v   | MLP/FE_OCPN8008_n_7582 | AN2D8   | 0.000 |   0.682 |    0.024 | 
     | MLP/g30071_dup/Z               |  v   | MLP/FE_RN_57           | AN2D8   | 0.089 |   0.771 |    0.113 | 
     | MLP/g29437/B1                  |  v   | MLP/FE_RN_57           | IND2D4  | 0.001 |   0.771 |    0.113 | 
     | MLP/g29437/ZN                  |  ^   | MLP/n_2617             | IND2D4  | 0.049 |   0.821 |    0.163 | 
     | MLP/g32740/A1                  |  ^   | MLP/n_2617             | NR2XD3  | 0.000 |   0.821 |    0.163 | 
     | MLP/g32740/ZN                  |  v   | MLP/n_6371             | NR2XD3  | 0.046 |   0.867 |    0.209 | 
     | MLP/g32739_dup/A1              |  v   | MLP/n_6371             | ND2D4   | 0.000 |   0.867 |    0.209 | 
     | MLP/g32739_dup/ZN              |  ^   | MLP/FE_RN_35           | ND2D4   | 0.043 |   0.910 |    0.252 | 
     | MLP/g32744/A1                  |  ^   | MLP/FE_RN_35           | ND2D4   | 0.000 |   0.910 |    0.252 | 
     | MLP/g32744/ZN                  |  v   | MLP/n_6376             | ND2D4   | 0.043 |   0.953 |    0.295 | 
     | MLP/g32743/A1                  |  v   | MLP/n_6376             | CKND2D3 | 0.000 |   0.953 |    0.295 | 
     | MLP/g32743/ZN                  |  ^   | MLP/n_6377             | CKND2D3 | 0.061 |   1.015 |    0.356 | 
     | MLP/g236/A1                    |  ^   | MLP/n_6377             | NR2D2   | 0.000 |   1.015 |    0.356 | 
     | MLP/g236/ZN                    |  v   | MLP/n_3928             | NR2D2   | 0.033 |   1.048 |    0.389 | 
     | MLP/g33538/B1                  |  v   | MLP/n_3928             | INR2XD1 | 0.000 |   1.048 |    0.389 | 
     | MLP/g33538/ZN                  |  ^   | MLP/n_7171             | INR2XD1 | 0.048 |   1.096 |    0.438 | 
     | MLP/g231/A2                    |  ^   | MLP/n_7171             | CKND2D2 | 0.000 |   1.096 |    0.438 | 
     | MLP/g231/ZN                    |  v   | MLP/n_3930             | CKND2D2 | 0.047 |   1.143 |    0.485 | 
     | MLP/g32392/A1                  |  v   | MLP/n_3930             | ND2D2   | 0.000 |   1.143 |    0.485 | 
     | MLP/g32392/ZN                  |  ^   | MLP/n_6028             | ND2D2   | 0.033 |   1.176 |    0.518 | 
     | MLP/fc1_mag_mul_reg[0][9][3]/D |  ^   | MLP/n_6028             | SDFQD1  | 0.000 |   1.176 |    0.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.858 | 
     | MLP/fc1_mag_mul_reg[0][9][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.858 | 
     +------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][8][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][8][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.148
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.502
- Arrival Time                  1.160
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net          |  Cell   | Delay | Arrival | Required | 
     |                                |      |                       |         |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                   |         |       |   0.200 |   -0.458 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                   | SDFQD4  | 0.000 |   0.053 |   -0.605 | 
     | MLP/n_beats_reg[3]/Q           |  v   | MLP/n_beats[3]        | SDFQD4  | 0.239 |   0.292 |   -0.366 | 
     | MLP/g29572/A1                  |  v   | MLP/n_beats[3]        | NR2D8   | 0.000 |   0.292 |   -0.366 | 
     | MLP/g29572/ZN                  |  ^   | MLP/n_2761            | NR2D8   | 0.091 |   0.383 |   -0.275 | 
     | MLP/g40/A1                     |  ^   | MLP/n_2761            | CKND2D8 | 0.000 |   0.384 |   -0.274 | 
     | MLP/g40/ZN                     |  v   | MLP/n_3083            | CKND2D8 | 0.078 |   0.461 |   -0.197 | 
     | MLP/g28754/A2                  |  v   | MLP/n_3083            | NR2D4   | 0.000 |   0.462 |   -0.196 | 
     | MLP/g28754/ZN                  |  ^   | MLP/n_623             | NR2D4   | 0.107 |   0.569 |   -0.089 | 
     | MLP/FE_OCPC572_n_623/I         |  ^   | MLP/n_623             | BUFFD4  | 0.000 |   0.569 |   -0.089 | 
     | MLP/FE_OCPC572_n_623/Z         |  ^   | MLP/FE_RN_32          | BUFFD4  | 0.097 |   0.666 |    0.008 | 
     | MLP/g28251/A2                  |  ^   | MLP/FE_RN_32          | NR2D8   | 0.000 |   0.666 |    0.008 | 
     | MLP/g28251/ZN                  |  v   | MLP/n_999             | NR2D8   | 0.044 |   0.710 |    0.052 | 
     | MLP/FE_OCPC7778_n_999/I        |  v   | MLP/n_999             | BUFFD2  | 0.000 |   0.710 |    0.052 | 
     | MLP/FE_OCPC7778_n_999/Z        |  v   | MLP/FE_OCPN7778_n_999 | BUFFD2  | 0.076 |   0.786 |    0.128 | 
     | MLP/g27627__5953/A2            |  v   | MLP/FE_OCPN7778_n_999 | ND2D2   | 0.000 |   0.786 |    0.128 | 
     | MLP/g27627__5953/ZN            |  ^   | MLP/n_1350            | ND2D2   | 0.058 |   0.844 |    0.186 | 
     | MLP/g30516/A2                  |  ^   | MLP/n_1350            | NR2D4   | 0.000 |   0.844 |    0.186 | 
     | MLP/g30516/ZN                  |  v   | MLP/n_4068            | NR2D4   | 0.043 |   0.888 |    0.230 | 
     | MLP/g35/A1                     |  v   | MLP/n_4068            | NR2D4   | 0.000 |   0.888 |    0.230 | 
     | MLP/g35/ZN                     |  ^   | MLP/n_4071            | NR2D4   | 0.072 |   0.959 |    0.301 | 
     | MLP/g30496/A1                  |  ^   | MLP/n_4071            | CKND2D3 | 0.000 |   0.959 |    0.301 | 
     | MLP/g30496/ZN                  |  v   | MLP/n_4045            | CKND2D3 | 0.057 |   1.016 |    0.358 | 
     | MLP/FE_RC_767_0/B              |  v   | MLP/n_4045            | OAI21D4 | 0.000 |   1.016 |    0.358 | 
     | MLP/FE_RC_767_0/ZN             |  ^   | MLP/n_4310            | OAI21D4 | 0.050 |   1.067 |    0.409 | 
     | MLP/FE_RC_19_0/A2              |  ^   | MLP/n_4310            | CKND2D2 | 0.000 |   1.067 |    0.409 | 
     | MLP/FE_RC_19_0/ZN              |  v   | MLP/FE_RN_2_0         | CKND2D2 | 0.047 |   1.113 |    0.455 | 
     | MLP/FE_RC_18_0/B               |  v   | MLP/FE_RN_2_0         | OAI21D1 | 0.000 |   1.113 |    0.455 | 
     | MLP/FE_RC_18_0/ZN              |  ^   | MLP/n_4311            | OAI21D1 | 0.047 |   1.160 |    0.502 | 
     | MLP/fc1_pol_mul_reg[1][8][2]/D |  ^   | MLP/n_4311            | SDFQD1  | 0.000 |   1.160 |    0.502 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.858 | 
     | MLP/fc1_pol_mul_reg[1][8][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.858 | 
     +------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][8][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][8][2]/DB (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.319
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.331
- Arrival Time                  0.987
= Slack Time                   -0.655
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                 |      |                        |         |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                             |  ^   | clk                    |         |       |   0.200 |   -0.455 | 
     | MLP/n_beats_reg[0]/CP           |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.605 | 
     | MLP/n_beats_reg[0]/Q            |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.343 | 
     | MLP/FE_RC_132_0/A1              |  v   | MLP/n_2265             | CKND2D4 | 0.000 |   0.312 |   -0.343 | 
     | MLP/FE_RC_132_0/ZN              |  ^   | MLP/n_2369             | CKND2D4 | 0.082 |   0.394 |   -0.261 | 
     | MLP/FE_OCPC310_n_2369_dup/I     |  ^   | MLP/n_2369             | INVD8   | 0.000 |   0.394 |   -0.261 | 
     | MLP/FE_OCPC310_n_2369_dup/ZN    |  v   | MLP/FE_RN_83           | INVD8   | 0.059 |   0.453 |   -0.202 | 
     | MLP/FE_RC_627_0/I               |  v   | MLP/FE_RN_83           | INVD4   | 0.001 |   0.454 |   -0.201 | 
     | MLP/FE_RC_627_0/ZN              |  ^   | MLP/FE_RN_227_0        | INVD4   | 0.040 |   0.494 |   -0.161 | 
     | MLP/FE_RC_626_0/A1              |  ^   | MLP/FE_RN_227_0        | NR2D4   | 0.000 |   0.494 |   -0.161 | 
     | MLP/FE_RC_626_0/ZN              |  v   | MLP/FE_RN_44           | NR2D4   | 0.029 |   0.523 |   -0.132 | 
     | MLP/g33201/A1                   |  v   | MLP/FE_RN_44           | NR2XD4  | 0.000 |   0.523 |   -0.132 | 
     | MLP/g33201/ZN                   |  ^   | MLP/n_6842             | NR2XD4  | 0.064 |   0.587 |   -0.068 | 
     | MLP/FE_OCPC590_n_6842/I         |  ^   | MLP/n_6842             | BUFFD12 | 0.000 |   0.587 |   -0.068 | 
     | MLP/FE_OCPC590_n_6842/Z         |  ^   | MLP/FE_OCPN7748_n_6843 | BUFFD12 | 0.101 |   0.688 |    0.033 | 
     | MLP/g33081/A1                   |  ^   | MLP/FE_OCPN7748_n_6843 | ND2D4   | 0.003 |   0.691 |    0.035 | 
     | MLP/g33081/ZN                   |  v   | MLP/n_6714             | ND2D4   | 0.074 |   0.765 |    0.110 | 
     | MLP/FE_RC_137_0/I               |  v   | MLP/n_6714             | INVD4   | 0.000 |   0.765 |    0.110 | 
     | MLP/FE_RC_137_0/ZN              |  ^   | MLP/FE_DBTN35_n_6714   | INVD4   | 0.066 |   0.831 |    0.176 | 
     | MLP/g30305/A1                   |  ^   | MLP/FE_DBTN35_n_6714   | CKND2D3 | 0.000 |   0.831 |    0.176 | 
     | MLP/g30305/ZN                   |  v   | MLP/n_3767             | CKND2D3 | 0.051 |   0.882 |    0.227 | 
     | MLP/g30304/A1                   |  v   | MLP/n_3767             | OAI21D4 | 0.000 |   0.882 |    0.227 | 
     | MLP/g30304/ZN                   |  ^   | MLP/n_3770             | OAI21D4 | 0.070 |   0.953 |    0.297 | 
     | MLP/g27264/I                    |  ^   | MLP/n_3770             | INVD2   | 0.000 |   0.953 |    0.297 | 
     | MLP/g27264/ZN                   |  v   | MLP/n_1633             | INVD2   | 0.034 |   0.987 |    0.331 | 
     | MLP/fc1_mag_mul_reg[0][8][2]/DB |  v   | MLP/n_1633             | SDFXQD2 | 0.000 |   0.987 |    0.331 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | clk                             |  ^   | clk |         |       |   0.200 |    0.855 | 
     | MLP/fc1_mag_mul_reg[0][8][2]/CP |  ^   | clk | SDFXQD2 | 0.000 |   0.200 |    0.855 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][9][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][9][2]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.130
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.520
- Arrival Time                  1.174
= Slack Time                   -0.653
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.453 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.599 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]            | SDFQD4  | 0.238 |   0.293 |   -0.361 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  ^   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.293 |   -0.361 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  v   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.061 |   0.354 |   -0.300 | 
     | MLP/FE_RC_430_0/A2             |  v   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.354 |   -0.299 | 
     | MLP/FE_RC_430_0/ZN             |  ^   | MLP/n_4351                | CKND2D8 | 0.061 |   0.415 |   -0.239 | 
     | MLP/FE_DBTC31_n_4351/I         |  ^   | MLP/n_4351                | INVD16  | 0.000 |   0.415 |   -0.238 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  v   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.048 |   0.464 |   -0.190 | 
     | MLP/g32065/A2                  |  v   | MLP/FE_DBTN31_n_4351      | ND2D8   | 0.001 |   0.465 |   -0.188 | 
     | MLP/g32065/ZN                  |  ^   | MLP/n_5702                | ND2D8   | 0.063 |   0.528 |   -0.125 | 
     | MLP/FE_OCPC8018_n_5702/I       |  ^   | MLP/n_5702                | BUFFD1  | 0.000 |   0.528 |   -0.125 | 
     | MLP/FE_OCPC8018_n_5702/Z       |  ^   | MLP/FE_OCPN8018_n_5702    | BUFFD1  | 0.182 |   0.711 |    0.057 | 
     | MLP/g28241/A1                  |  ^   | MLP/FE_OCPN8018_n_5702    | CKND2D2 | 0.000 |   0.711 |    0.057 | 
     | MLP/g28241/ZN                  |  v   | MLP/n_1010                | CKND2D2 | 0.099 |   0.809 |    0.156 | 
     | MLP/g27839/A2                  |  v   | MLP/n_1010                | NR2D2   | 0.000 |   0.809 |    0.156 | 
     | MLP/g27839/ZN                  |  ^   | MLP/n_1241                | NR2D2   | 0.122 |   0.932 |    0.278 | 
     | MLP/g27756/I                   |  ^   | MLP/n_1241                | INVD2   | 0.000 |   0.932 |    0.278 | 
     | MLP/g27756/ZN                  |  v   | MLP/n_1242                | INVD2   | 0.053 |   0.984 |    0.331 | 
     | MLP/FE_RC_851_0/A1             |  v   | MLP/n_1242                | OAI21D1 | 0.000 |   0.984 |    0.331 | 
     | MLP/FE_RC_851_0/ZN             |  ^   | MLP/n_1494                | OAI21D1 | 0.103 |   1.087 |    0.433 | 
     | MLP/FE_RC_360_0/A2             |  ^   | MLP/n_1494                | ND3D2   | 0.000 |   1.087 |    0.434 | 
     | MLP/FE_RC_360_0/ZN             |  v   | MLP/n_1655                | ND3D2   | 0.087 |   1.174 |    0.520 | 
     | MLP/fc1_pol_mul_reg[0][9][2]/D |  v   | MLP/n_1655                | SDFQD4  | 0.000 |   1.174 |    0.520 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.853 | 
     | MLP/fc1_pol_mul_reg[0][9][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.853 | 
     +------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][7][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][7][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[1]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.181
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.469
- Arrival Time                  1.122
= Slack Time                   -0.653
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.453 | 
     | MLP/n_beats_reg[1]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.050 |   -0.603 | 
     | MLP/n_beats_reg[1]/Q           |  ^   | MLP/n_beats[1]            | SDFQD4  | 0.228 |   0.278 |   -0.375 | 
     | MLP/FE_OCPC543_n_beats_1/I     |  ^   | MLP/n_beats[1]            | CKND12  | 0.000 |   0.278 |   -0.375 | 
     | MLP/FE_OCPC543_n_beats_1/ZN    |  v   | MLP/n_5643                | CKND12  | 0.050 |   0.328 |   -0.325 | 
     | MLP/FE_OCPC547_n_beats_1/I     |  v   | MLP/n_5643                | INVD16  | 0.000 |   0.328 |   -0.324 | 
     | MLP/FE_OCPC547_n_beats_1/ZN    |  ^   | MLP/FE_OCPN7771_n_beats_1 | INVD16  | 0.051 |   0.380 |   -0.273 | 
     | MLP/FE_OCPC7909_n_beats_1/I    |  ^   | MLP/FE_OCPN7771_n_beats_1 | BUFFD4  | 0.002 |   0.381 |   -0.272 | 
     | MLP/FE_OCPC7909_n_beats_1/Z    |  ^   | MLP/FE_OCPN7909_n_beats_1 | BUFFD4  | 0.073 |   0.454 |   -0.199 | 
     | MLP/g30693/A1                  |  ^   | MLP/FE_OCPN7909_n_beats_1 | NR2D8   | 0.000 |   0.454 |   -0.198 | 
     | MLP/g30693/ZN                  |  v   | MLP/n_4275                | NR2D8   | 0.034 |   0.488 |   -0.165 | 
     | MLP/g33873/A1                  |  v   | MLP/n_4275                | ND2D8   | 0.000 |   0.488 |   -0.165 | 
     | MLP/g33873/ZN                  |  ^   | MLP/n_7537                | ND2D8   | 0.048 |   0.536 |   -0.116 | 
     | MLP/FE_OCPC8011_n_7537/I       |  ^   | MLP/n_7537                | CKBD1   | 0.002 |   0.538 |   -0.115 | 
     | MLP/FE_OCPC8011_n_7537/Z       |  ^   | MLP/FE_OCPN8011_n_7537    | CKBD1   | 0.093 |   0.631 |   -0.021 | 
     | MLP/FE_OFC272_n_7537/I         |  ^   | MLP/FE_OCPN8011_n_7537    | BUFFD3  | 0.000 |   0.631 |   -0.021 | 
     | MLP/FE_OFC272_n_7537/Z         |  ^   | MLP/FE_OFN7538_n          | BUFFD3  | 0.139 |   0.770 |    0.117 | 
     | MLP/FE_RC_151_0/A2             |  ^   | MLP/FE_OFN7538_n          | ND2D4   | 0.001 |   0.771 |    0.118 | 
     | MLP/FE_RC_151_0/ZN             |  v   | MLP/FE_RN_69_0            | ND2D4   | 0.066 |   0.837 |    0.184 | 
     | MLP/FE_RC_147_0/A2             |  v   | MLP/FE_RN_69_0            | NR2D4   | 0.000 |   0.837 |    0.184 | 
     | MLP/FE_RC_147_0/ZN             |  ^   | MLP/n_3756                | NR2D4   | 0.078 |   0.915 |    0.263 | 
     | MLP/FE_RC_128_0/I              |  ^   | MLP/n_3756                | INVD2   | 0.000 |   0.916 |    0.263 | 
     | MLP/FE_RC_128_0/ZN             |  v   | MLP/FE_RN_63_0            | INVD2   | 0.038 |   0.954 |    0.301 | 
     | MLP/FE_RC_198_0/B              |  v   | MLP/FE_RN_63_0            | OAI21D2 | 0.000 |   0.954 |    0.301 | 
     | MLP/FE_RC_198_0/ZN             |  ^   | MLP/n_3758                | OAI21D2 | 0.045 |   0.999 |    0.346 | 
     | MLP/g30367/A1                  |  ^   | MLP/n_3758                | ND2D2   | 0.000 |   0.999 |    0.346 | 
     | MLP/g30367/ZN                  |  v   | MLP/n_3833                | ND2D2   | 0.048 |   1.047 |    0.395 | 
     | MLP/g30699/S1                  |  v   | MLP/n_3833                | MUX3ND0 | 0.000 |   1.047 |    0.395 | 
     | MLP/g30699/ZN                  |  ^   | MLP/n_4284                | MUX3ND0 | 0.074 |   1.122 |    0.469 | 
     | MLP/fc1_mag_mul_reg[1][7][3]/D |  ^   | MLP/n_4284                | SDFQD1  | 0.000 |   1.122 |    0.469 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.853 | 
     | MLP/fc1_mag_mul_reg[1][7][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.853 | 
     +------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][9][3]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][9][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.150
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.500
- Arrival Time                  1.153
= Slack Time                   -0.653
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |  Cell   | Delay | Arrival | Required | 
     |                                    |      |                                  |         |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+---------+-------+---------+----------| 
     | clk                                |  ^   | clk                              |         |       |   0.200 |   -0.453 | 
     | MLP/n_beats_reg[3]/CP              |  ^   | clk                              | SDFQD4  | 0.000 |   0.053 |   -0.600 | 
     | MLP/n_beats_reg[3]/Q               |  ^   | MLP/n_beats[3]                   | SDFQD4  | 0.245 |   0.298 |   -0.355 | 
     | MLP/g29961/A2                      |  ^   | MLP/n_beats[3]                   | CKND2D8 | 0.000 |   0.298 |   -0.355 | 
     | MLP/g29961/ZN                      |  v   | MLP/n_3346                       | CKND2D8 | 0.096 |   0.394 |   -0.259 | 
     | MLP/g29450/A1                      |  v   | MLP/n_3346                       | NR2XD8  | 0.000 |   0.394 |   -0.259 | 
     | MLP/g29450/ZN                      |  ^   | MLP/n_2629                       | NR2XD8  | 0.085 |   0.479 |   -0.174 | 
     | MLP/fopt29497/I                    |  ^   | MLP/n_2629                       | INVD6   | 0.002 |   0.481 |   -0.172 | 
     | MLP/fopt29497/ZN                   |  v   | MLP/n_2674                       | INVD6   | 0.050 |   0.531 |   -0.122 | 
     | MLP/g33236/A1                      |  v   | MLP/n_2674                       | NR2XD8  | 0.000 |   0.531 |   -0.121 | 
     | MLP/g33236/ZN                      |  ^   | MLP/n_6879                       | NR2XD8  | 0.075 |   0.606 |   -0.046 | 
     | MLP/FE_OFC136_n_6879/I             |  ^   | MLP/n_6879                       | CKND16  | 0.002 |   0.609 |   -0.044 | 
     | MLP/FE_OFC136_n_6879/ZN            |  v   | MLP/FE_DBTN29_n_6879             | CKND16  | 0.054 |   0.663 |    0.010 | 
     | MLP/FE_OCPC7887_FE_DBTN29_n_6879/I |  v   | MLP/FE_DBTN29_n_6879             | BUFFD4  | 0.002 |   0.664 |    0.012 | 
     | MLP/FE_OCPC7887_FE_DBTN29_n_6879/Z |  v   | MLP/FE_OCPN7887_FE_DBTN29_n_6879 | BUFFD4  | 0.078 |   0.742 |    0.090 | 
     | MLP/g33241/A2                      |  v   | MLP/FE_OCPN7887_FE_DBTN29_n_6879 | ND2D8   | 0.000 |   0.743 |    0.090 | 
     | MLP/g33241/ZN                      |  ^   | MLP/n_6884                       | ND2D8   | 0.039 |   0.782 |    0.129 | 
     | MLP/FE_RC_12_0/A1                  |  ^   | MLP/n_6884                       | OAI21D4 | 0.000 |   0.782 |    0.129 | 
     | MLP/FE_RC_12_0/ZN                  |  v   | MLP/n_6362                       | OAI21D4 | 0.068 |   0.850 |    0.198 | 
     | MLP/g30424/A2                      |  v   | MLP/n_6362                       | IAO21D2 | 0.000 |   0.850 |    0.198 | 
     | MLP/g30424/ZN                      |  v   | MLP/n_3965                       | IAO21D2 | 0.155 |   1.005 |    0.353 | 
     | MLP/g30603/A1                      |  v   | MLP/n_3965                       | NR2XD1  | 0.000 |   1.005 |    0.353 | 
     | MLP/g30603/ZN                      |  ^   | MLP/n_4169                       | NR2XD1  | 0.044 |   1.049 |    0.397 | 
     | MLP/FE_RC_399_0/A1                 |  ^   | MLP/n_4169                       | OAI21D1 | 0.000 |   1.049 |    0.397 | 
     | MLP/FE_RC_399_0/ZN                 |  v   | MLP/n_6964                       | OAI21D1 | 0.046 |   1.095 |    0.442 | 
     | MLP/g30205/B                       |  v   | MLP/n_6964                       | OAI21D1 | 0.000 |   1.095 |    0.442 | 
     | MLP/g30205/ZN                      |  ^   | MLP/n_3665                       | OAI21D1 | 0.058 |   1.153 |    0.500 | 
     | MLP/fc1_pol_mul_reg[1][9][3]/D     |  ^   | MLP/n_3665                       | SDFQD1  | 0.000 |   1.153 |    0.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.853 | 
     | MLP/fc1_pol_mul_reg[1][9][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.853 | 
     +------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][0][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][0][2]/CN (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.186
- Setup                         0.189
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.447
- Arrival Time                  1.100
= Slack Time                   -0.653
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                        |          |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                    |          |       |   0.200 |   -0.453 | 
     | MLP/n_beats_reg[0]/CP           |  ^   | clk                    | SDFXQD4  | 0.000 |   0.050 |   -0.603 | 
     | MLP/n_beats_reg[0]/Q            |  v   | MLP/n_2265             | SDFXQD4  | 0.262 |   0.312 |   -0.341 | 
     | MLP/FE_RC_132_0/A1              |  v   | MLP/n_2265             | CKND2D4  | 0.000 |   0.312 |   -0.340 | 
     | MLP/FE_RC_132_0/ZN              |  ^   | MLP/n_2369             | CKND2D4  | 0.082 |   0.394 |   -0.258 | 
     | MLP/FE_OCPC310_n_2369_dup/I     |  ^   | MLP/n_2369             | INVD8    | 0.000 |   0.394 |   -0.258 | 
     | MLP/FE_OCPC310_n_2369_dup/ZN    |  v   | MLP/FE_RN_83           | INVD8    | 0.059 |   0.453 |   -0.199 | 
     | MLP/FE_RC_627_0/I               |  v   | MLP/FE_RN_83           | INVD4    | 0.001 |   0.454 |   -0.198 | 
     | MLP/FE_RC_627_0/ZN              |  ^   | MLP/FE_RN_227_0        | INVD4    | 0.040 |   0.494 |   -0.158 | 
     | MLP/FE_RC_626_0/A1              |  ^   | MLP/FE_RN_227_0        | NR2D4    | 0.000 |   0.494 |   -0.158 | 
     | MLP/FE_RC_626_0/ZN              |  v   | MLP/FE_RN_44           | NR2D4    | 0.029 |   0.523 |   -0.130 | 
     | MLP/g33201/A1                   |  v   | MLP/FE_RN_44           | NR2XD4   | 0.000 |   0.523 |   -0.130 | 
     | MLP/g33201/ZN                   |  ^   | MLP/n_6842             | NR2XD4   | 0.064 |   0.587 |   -0.065 | 
     | MLP/FE_OCPC590_n_6842/I         |  ^   | MLP/n_6842             | BUFFD12  | 0.000 |   0.587 |   -0.065 | 
     | MLP/FE_OCPC590_n_6842/Z         |  ^   | MLP/FE_OCPN7748_n_6843 | BUFFD12  | 0.101 |   0.688 |    0.035 | 
     | MLP/g30060/A1                   |  ^   | MLP/FE_OCPN7748_n_6843 | ND2D8    | 0.002 |   0.690 |    0.038 | 
     | MLP/g30060/ZN                   |  v   | MLP/n_3482             | ND2D8    | 0.047 |   0.737 |    0.085 | 
     | MLP/g27521__2250/A1             |  v   | MLP/n_3482             | NR2D8    | 0.000 |   0.737 |    0.085 | 
     | MLP/g27521__2250/ZN             |  ^   | MLP/n_1427             | NR2D8    | 0.052 |   0.789 |    0.137 | 
     | MLP/g30174/A1                   |  ^   | MLP/n_1427             | ND2D8    | 0.000 |   0.790 |    0.137 | 
     | MLP/g30174/ZN                   |  v   | MLP/n_3624             | ND2D8    | 0.070 |   0.859 |    0.207 | 
     | MLP/g30175/I                    |  v   | MLP/n_3624             | INVD6    | 0.001 |   0.860 |    0.207 | 
     | MLP/g30175/ZN                   |  ^   | MLP/n_3626             | INVD6    | 0.039 |   0.899 |    0.246 | 
     | MLP/g27208__31235/A1            |  ^   | MLP/n_3626             | NR2XD2   | 0.000 |   0.899 |    0.246 | 
     | MLP/g27208__31235/ZN            |  v   | MLP/n_4885             | NR2XD2   | 0.036 |   0.934 |    0.282 | 
     | MLP/g30620/A1                   |  v   | MLP/n_4885             | NR2D4    | 0.000 |   0.934 |    0.282 | 
     | MLP/g30620/ZN                   |  ^   | MLP/n_4188             | NR2D4    | 0.061 |   0.995 |    0.342 | 
     | MLP/FE_OCPC7766_n_4188/I        |  ^   | MLP/n_4188             | BUFFD2   | 0.000 |   0.995 |    0.343 | 
     | MLP/FE_OCPC7766_n_4188/Z        |  ^   | MLP/FE_OCPN7766_n_4188 | BUFFD2   | 0.074 |   1.070 |    0.417 | 
     | MLP/g30239/A1                   |  ^   | MLP/FE_OCPN7766_n_4188 | CKND2D2  | 0.000 |   1.070 |    0.417 | 
     | MLP/g30239/ZN                   |  v   | MLP/n_3701             | CKND2D2  | 0.030 |   1.100 |    0.447 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/CN |  v   | MLP/n_3701             | SDFKCND1 | 0.000 |   1.100 |    0.447 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |   Cell   | Delay | Arrival | Required | 
     |                                 |      |     |          |       |  Time   |   Time   | 
     |---------------------------------+------+-----+----------+-------+---------+----------| 
     | clk                             |  ^   | clk |          |       |   0.200 |    0.853 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/CP |  ^   | clk | SDFKCND1 | 0.000 |   0.186 |    0.839 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][0][3]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][0][3]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.152
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.498
- Arrival Time                  1.150
= Slack Time                   -0.652
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                Net                |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                                   |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----------------------------------+---------+-------+---------+----------| 
     | clk                                 |  ^   | clk                               |         |       |   0.200 |   -0.452 | 
     | MLP/n_beats_reg[0]/CP               |  ^   | clk                               | SDFXQD4 | 0.000 |   0.050 |   -0.602 | 
     | MLP/n_beats_reg[0]/Q                |  ^   | MLP/n_2265                        | SDFXQD4 | 0.273 |   0.323 |   -0.328 | 
     | MLP/FE_OCPC706_n_2265/I             |  ^   | MLP/n_2265                        | CKND4   | 0.001 |   0.324 |   -0.328 | 
     | MLP/FE_OCPC706_n_2265/ZN            |  v   | MLP/FE_OCPN7728_FE_DBTN32_n_2265  | CKND4   | 0.062 |   0.386 |   -0.265 | 
     | MLP/g31201/A1                       |  v   | MLP/FE_OCPN7728_FE_DBTN32_n_2265  | CKND2D8 | 0.000 |   0.387 |   -0.265 | 
     | MLP/g31201/ZN                       |  ^   | MLP/n_4851                        | CKND2D8 | 0.067 |   0.453 |   -0.198 | 
     | MLP/g31204/A1                       |  ^   | MLP/n_4851                        | NR2D8   | 0.000 |   0.454 |   -0.198 | 
     | MLP/g31204/ZN                       |  v   | MLP/n_4852                        | NR2D8   | 0.049 |   0.503 |   -0.149 | 
     | MLP/FE_OFC135_n_4852/I              |  v   | MLP/n_4852                        | CKND4   | 0.001 |   0.504 |   -0.148 | 
     | MLP/FE_OFC135_n_4852/ZN             |  ^   | MLP/FE_OFN7547_n_4852             | CKND4   | 0.082 |   0.586 |   -0.066 | 
     | MLP/FE_OCPC8017_FE_OFN7547_n_4852/I |  ^   | MLP/FE_OFN7547_n_4852             | BUFFD2  | 0.001 |   0.587 |   -0.065 | 
     | MLP/FE_OCPC8017_FE_OFN7547_n_4852/Z |  ^   | MLP/FE_OCPN8017_FE_OFN7547_n_4852 | BUFFD2  | 0.109 |   0.696 |    0.044 | 
     | MLP/FE_RC_220_0/A3                  |  ^   | MLP/FE_OCPN8017_FE_OFN7547_n_4852 | ND3D2   | 0.000 |   0.696 |    0.044 | 
     | MLP/FE_RC_220_0/ZN                  |  v   | MLP/n_6626                        | ND3D2   | 0.073 |   0.769 |    0.118 | 
     | MLP/g29990/A1                       |  v   | MLP/n_6626                        | NR3D1   | 0.000 |   0.769 |    0.118 | 
     | MLP/g29990/ZN                       |  ^   | MLP/n_3379                        | NR3D1   | 0.092 |   0.861 |    0.210 | 
     | MLP/g867/A1                         |  ^   | MLP/n_3379                        | CKND2D3 | 0.000 |   0.861 |    0.210 | 
     | MLP/g867/ZN                         |  v   | MLP/n_3871                        | CKND2D3 | 0.082 |   0.944 |    0.292 | 
     | MLP/g33366/B1                       |  v   | MLP/n_3871                        | IND2D4  | 0.000 |   0.944 |    0.292 | 
     | MLP/g33366/ZN                       |  ^   | MLP/n_7002                        | IND2D4  | 0.046 |   0.990 |    0.338 | 
     | MLP/g862/A1                         |  ^   | MLP/n_7002                        | CKND2D3 | 0.000 |   0.990 |    0.338 | 
     | MLP/g862/ZN                         |  v   | MLP/n_3873                        | CKND2D3 | 0.034 |   1.023 |    0.372 | 
     | MLP/FE_RC_982_0/B                   |  v   | MLP/n_3873                        | IOA21D2 | 0.000 |   1.023 |    0.372 | 
     | MLP/FE_RC_982_0/ZN                  |  ^   | MLP/n_3878                        | IOA21D2 | 0.040 |   1.064 |    0.412 | 
     | MLP/FE_RC_281_0/A1                  |  ^   | MLP/n_3878                        | CKND2D2 | 0.000 |   1.064 |    0.412 | 
     | MLP/FE_RC_281_0/ZN                  |  v   | MLP/FE_RN_123_0                   | CKND2D2 | 0.041 |   1.105 |    0.453 | 
     | MLP/FE_RC_280_0/B                   |  v   | MLP/FE_RN_123_0                   | OAI21D2 | 0.000 |   1.105 |    0.453 | 
     | MLP/FE_RC_280_0/ZN                  |  ^   | MLP/n_3882                        | OAI21D2 | 0.045 |   1.150 |    0.498 | 
     | MLP/fc1_mag_mul_reg[1][0][3]/D      |  ^   | MLP/n_3882                        | SDFQD4  | 0.000 |   1.150 |    0.498 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.852 | 
     | MLP/fc1_mag_mul_reg[1][0][3]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.852 | 
     +------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][6][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][6][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.133
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.517
- Arrival Time                  1.168
= Slack Time                   -0.651
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.451 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.053 |   -0.599 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]            | SDFQD4  | 0.245 |   0.298 |   -0.354 | 
     | MLP/FE_OCPC7730_n_beats_3/I    |  ^   | MLP/n_beats[3]            | BUFFD8  | 0.000 |   0.298 |   -0.354 | 
     | MLP/FE_OCPC7730_n_beats_3/Z    |  ^   | MLP/FE_OCPN7730_n_beats_3 | BUFFD8  | 0.097 |   0.395 |   -0.257 | 
     | MLP/g33215/A1                  |  ^   | MLP/FE_OCPN7730_n_beats_3 | CKND2D8 | 0.000 |   0.395 |   -0.257 | 
     | MLP/g33215/ZN                  |  v   | MLP/n_6859                | CKND2D8 | 0.043 |   0.437 |   -0.214 | 
     | MLP/g30693/A2                  |  v   | MLP/n_6859                | NR2D8   | 0.000 |   0.437 |   -0.214 | 
     | MLP/g30693/ZN                  |  ^   | MLP/n_4275                | NR2D8   | 0.076 |   0.513 |   -0.138 | 
     | MLP/g33873_dup/A2              |  ^   | MLP/n_4275                | ND2D8   | 0.000 |   0.513 |   -0.138 | 
     | MLP/g33873_dup/ZN              |  v   | MLP/FE_RN_67              | ND2D8   | 0.086 |   0.600 |   -0.052 | 
     | MLP/FE_OCPC328_n_7537/I        |  v   | MLP/FE_RN_67              | BUFFD16 | 0.000 |   0.600 |   -0.052 | 
     | MLP/FE_OCPC328_n_7537/Z        |  v   | MLP/FE_OCPN7622_n_7537    | BUFFD16 | 0.107 |   0.707 |    0.056 | 
     | MLP/g34438_dup/A1              |  v   | MLP/FE_OCPN7622_n_7537    | ND2D8   | 0.001 |   0.708 |    0.056 | 
     | MLP/g34438_dup/ZN              |  ^   | MLP/FE_RN_21              | ND2D8   | 0.037 |   0.745 |    0.094 | 
     | MLP/g29966/A1                  |  ^   | MLP/FE_RN_21              | NR2D8   | 0.000 |   0.745 |    0.094 | 
     | MLP/g29966/ZN                  |  v   | MLP/n_3350                | NR2D8   | 0.045 |   0.791 |    0.139 | 
     | MLP/g30610/A1                  |  v   | MLP/n_3350                | ND2D4   | 0.003 |   0.794 |    0.142 | 
     | MLP/g30610/ZN                  |  ^   | MLP/n_4174                | ND2D4   | 0.043 |   0.836 |    0.185 | 
     | MLP/g30609_dup/A1              |  ^   | MLP/n_4174                | CKND2D4 | 0.000 |   0.836 |    0.185 | 
     | MLP/g30609_dup/ZN              |  v   | MLP/FE_RN_15              | CKND2D4 | 0.032 |   0.868 |    0.217 | 
     | MLP/FE_RC_636_0/A1             |  v   | MLP/FE_RN_15              | ND3D2   | 0.000 |   0.868 |    0.217 | 
     | MLP/FE_RC_636_0/ZN             |  ^   | MLP/n_7890                | ND3D2   | 0.039 |   0.907 |    0.256 | 
     | MLP/g30607/A1                  |  ^   | MLP/n_7890                | CKND2D3 | 0.000 |   0.907 |    0.256 | 
     | MLP/g30607/ZN                  |  v   | MLP/n_4179                | CKND2D3 | 0.044 |   0.951 |    0.300 | 
     | MLP/FE_RC_8_0/A1               |  v   | MLP/n_4179                | OR2D4   | 0.000 |   0.951 |    0.300 | 
     | MLP/FE_RC_8_0/Z                |  v   | MLP/n_3994                | OR2D4   | 0.104 |   1.056 |    0.404 | 
     | MLP/g30194/A1                  |  v   | MLP/n_3994                | ND2D2   | 0.000 |   1.056 |    0.404 | 
     | MLP/g30194/ZN                  |  ^   | MLP/n_3651                | ND2D2   | 0.035 |   1.090 |    0.439 | 
     | MLP/g30447/A1                  |  ^   | MLP/n_3651                | CKND2D2 | 0.000 |   1.090 |    0.439 | 
     | MLP/g30447/ZN                  |  v   | MLP/n_3993                | CKND2D2 | 0.038 |   1.128 |    0.477 | 
     | MLP/g30446/A2                  |  v   | MLP/n_3993                | ND2D2   | 0.000 |   1.128 |    0.477 | 
     | MLP/g30446/ZN                  |  ^   | MLP/n_3999                | ND2D2   | 0.040 |   1.168 |    0.517 | 
     | MLP/fc1_pol_mul_reg[1][6][2]/D |  ^   | MLP/n_3999                | SDFQD1  | 0.000 |   1.168 |    0.517 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.851 | 
     | MLP/fc1_pol_mul_reg[1][6][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.851 | 
     +------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][9][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][9][2]/CN (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q            (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.222
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.428
- Arrival Time                  1.079
= Slack Time                   -0.651
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                          |          |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                      |          |       |   0.200 |   -0.451 | 
     | MLP/n_beats_reg[3]/CP           |  ^   | clk                      | SDFQD4   | 0.000 |   0.053 |   -0.598 | 
     | MLP/n_beats_reg[3]/Q            |  ^   | MLP/n_beats[3]           | SDFQD4   | 0.245 |   0.298 |   -0.354 | 
     | MLP/g29961/A2                   |  ^   | MLP/n_beats[3]           | CKND2D8  | 0.000 |   0.298 |   -0.353 | 
     | MLP/g29961/ZN                   |  v   | MLP/n_3346               | CKND2D8  | 0.096 |   0.394 |   -0.257 | 
     | MLP/g33414/A1                   |  v   | MLP/n_3346               | NR2XD8   | 0.000 |   0.394 |   -0.257 | 
     | MLP/g33414/ZN                   |  ^   | MLP/n_7048               | NR2XD8   | 0.095 |   0.489 |   -0.163 | 
     | MLP/g29959/I                    |  ^   | MLP/n_7048               | INVD8    | 0.001 |   0.490 |   -0.162 | 
     | MLP/g29959/ZN                   |  v   | MLP/n_3348               | INVD8    | 0.040 |   0.530 |   -0.121 | 
     | MLP/g29958/A1                   |  v   | MLP/n_3348               | NR2D8    | 0.000 |   0.530 |   -0.121 | 
     | MLP/g29958/ZN                   |  ^   | MLP/n_3349               | NR2D8    | 0.063 |   0.593 |   -0.059 | 
     | MLP/FE_OCPC657_n_3349/I         |  ^   | MLP/n_3349               | INVD8    | 0.000 |   0.593 |   -0.058 | 
     | MLP/FE_OCPC657_n_3349/ZN        |  v   | MLP/FE_RN_88             | INVD8    | 0.046 |   0.639 |   -0.012 | 
     | MLP/FE_OCPC712_FE_RN_88/I       |  v   | MLP/FE_RN_88             | CKND4    | 0.000 |   0.639 |   -0.012 | 
     | MLP/FE_OCPC712_FE_RN_88/ZN      |  ^   | MLP/FE_OCPN8481_FE_RN_88 | CKND4    | 0.073 |   0.712 |    0.061 | 
     | MLP/g29228/A1                   |  ^   | MLP/FE_OCPN8481_FE_RN_88 | NR2XD4   | 0.000 |   0.712 |    0.061 | 
     | MLP/g29228/ZN                   |  v   | MLP/n_2398               | NR2XD4   | 0.071 |   0.783 |    0.132 | 
     | MLP/g31/A1                      |  v   | MLP/n_2398               | ND2D2    | 0.001 |   0.783 |    0.132 | 
     | MLP/g31/ZN                      |  ^   | MLP/n_4020               | ND2D2    | 0.051 |   0.835 |    0.183 | 
     | MLP/g30472/A1                   |  ^   | MLP/n_4020               | NR2D3    | 0.000 |   0.835 |    0.183 | 
     | MLP/g30472/ZN                   |  v   | MLP/n_4021               | NR2D3    | 0.032 |   0.866 |    0.215 | 
     | MLP/g27571__7675/A1             |  v   | MLP/n_4021               | ND2D4    | 0.000 |   0.866 |    0.215 | 
     | MLP/g27571__7675/ZN             |  ^   | MLP/n_1457               | ND2D4    | 0.045 |   0.912 |    0.261 | 
     | MLP/g27193__34172/A1            |  ^   | MLP/n_1457               | ND3D8    | 0.000 |   0.912 |    0.261 | 
     | MLP/g27193__34172/ZN            |  v   | MLP/n_7884               | ND3D8    | 0.059 |   0.971 |    0.320 | 
     | MLP/g28697/A2                   |  v   | MLP/n_7884               | OR2D1    | 0.000 |   0.971 |    0.320 | 
     | MLP/g28697/Z                    |  v   | MLP/n_678                | OR2D1    | 0.108 |   1.079 |    0.428 | 
     | MLP/fc1_pol_mul_reg[1][9][2]/CN |  v   | MLP/n_678                | SDFKCND4 | 0.000 |   1.079 |    0.428 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |   Cell   | Delay | Arrival | Required | 
     |                                 |      |     |          |       |  Time   |   Time   | 
     |---------------------------------+------+-----+----------+-------+---------+----------| 
     | clk                             |  ^   | clk |          |       |   0.200 |    0.851 | 
     | MLP/fc1_pol_mul_reg[1][9][2]/CP |  ^   | clk | SDFKCND4 | 0.000 |   0.200 |    0.851 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[1][2][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[1][2][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.145
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.505
- Arrival Time                  1.154
= Slack Time                   -0.649
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.449 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4  | 0.000 |   0.053 |   -0.597 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]         | SDFQD4  | 0.245 |   0.298 |   -0.352 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]         | CKND2D8 | 0.000 |   0.298 |   -0.352 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346             | CKND2D8 | 0.096 |   0.394 |   -0.256 | 
     | MLP/g29450/A1                  |  v   | MLP/n_3346             | NR2XD8  | 0.000 |   0.394 |   -0.255 | 
     | MLP/g29450/ZN                  |  ^   | MLP/n_2629             | NR2XD8  | 0.085 |   0.479 |   -0.170 | 
     | MLP/g33919/A2                  |  ^   | MLP/n_2629             | ND2D8   | 0.002 |   0.481 |   -0.168 | 
     | MLP/g33919/ZN                  |  v   | MLP/n_7582             | ND2D8   | 0.104 |   0.585 |   -0.065 | 
     | MLP/FE_OFC209_n_7582/I         |  v   | MLP/n_7582             | INVD12  | 0.001 |   0.586 |   -0.063 | 
     | MLP/FE_OFC209_n_7582/ZN        |  ^   | MLP/n_7583             | INVD12  | 0.067 |   0.653 |    0.003 | 
     | MLP/FE_OCPC8027_n_7583/I       |  ^   | MLP/n_7583             | CKBD0   | 0.000 |   0.653 |    0.004 | 
     | MLP/FE_OCPC8027_n_7583/Z       |  ^   | MLP/FE_OCPN8027_n_7583 | CKBD0   | 0.099 |   0.752 |    0.103 | 
     | MLP/g32205/A2                  |  ^   | MLP/FE_OCPN8027_n_7583 | OR2XD1  | 0.000 |   0.752 |    0.103 | 
     | MLP/g32205/Z                   |  ^   | MLP/n_5848             | OR2XD1  | 0.077 |   0.829 |    0.180 | 
     | MLP/g32204/A1                  |  ^   | MLP/n_5848             | NR2XD1  | 0.000 |   0.829 |    0.180 | 
     | MLP/g32204/ZN                  |  v   | MLP/n_5849             | NR2XD1  | 0.061 |   0.891 |    0.241 | 
     | MLP/FE_RC_710_0/A2             |  v   | MLP/n_5849             | ND3D3   | 0.000 |   0.891 |    0.241 | 
     | MLP/FE_RC_710_0/ZN             |  ^   | MLP/n_5850             | ND3D3   | 0.073 |   0.963 |    0.314 | 
     | MLP/g27281__31437/A1           |  ^   | MLP/n_5850             | ND2D2   | 0.000 |   0.963 |    0.314 | 
     | MLP/g27281__31437/ZN           |  v   | MLP/n_5106             | ND2D2   | 0.045 |   1.009 |    0.359 | 
     | MLP/g27252__8780/A1            |  v   | MLP/n_5106             | CKND2D2 | 0.000 |   1.009 |    0.359 | 
     | MLP/g27252__8780/ZN            |  ^   | MLP/n_1701             | CKND2D2 | 0.052 |   1.060 |    0.411 | 
     | MLP/FE_RC_436_0/A1             |  ^   | MLP/n_1701             | CKND2D2 | 0.000 |   1.060 |    0.411 | 
     | MLP/FE_RC_436_0/ZN             |  v   | MLP/FE_RN_169_0        | CKND2D2 | 0.046 |   1.106 |    0.456 | 
     | MLP/FE_RC_435_0/B              |  v   | MLP/FE_RN_169_0        | OAI21D2 | 0.000 |   1.106 |    0.456 | 
     | MLP/FE_RC_435_0/ZN             |  ^   | MLP/n_1813             | OAI21D2 | 0.048 |   1.154 |    0.505 | 
     | MLP/fc1_mag_mul_reg[1][2][2]/D |  ^   | MLP/n_1813             | SDFQD1  | 0.000 |   1.154 |    0.505 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.849 | 
     | MLP/fc1_mag_mul_reg[1][2][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.849 | 
     +------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][8][1]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][8][1]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.155
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.495
- Arrival Time                  1.145
= Slack Time                   -0.649
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                          |         |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                      |         |       |   0.200 |   -0.449 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                      | SDFQD4  | 0.000 |   0.053 |   -0.597 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]           | SDFQD4  | 0.245 |   0.298 |   -0.352 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]           | CKND2D8 | 0.000 |   0.298 |   -0.352 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346               | CKND2D8 | 0.096 |   0.394 |   -0.256 | 
     | MLP/g33414/A1                  |  v   | MLP/n_3346               | NR2XD8  | 0.000 |   0.394 |   -0.255 | 
     | MLP/g33414/ZN                  |  ^   | MLP/n_7048               | NR2XD8  | 0.095 |   0.489 |   -0.161 | 
     | MLP/g29959/I                   |  ^   | MLP/n_7048               | INVD8   | 0.001 |   0.490 |   -0.160 | 
     | MLP/g29959/ZN                  |  v   | MLP/n_3348               | INVD8   | 0.040 |   0.530 |   -0.120 | 
     | MLP/g29958/A1                  |  v   | MLP/n_3348               | NR2D8   | 0.000 |   0.530 |   -0.119 | 
     | MLP/g29958/ZN                  |  ^   | MLP/n_3349               | NR2D8   | 0.063 |   0.593 |   -0.057 | 
     | MLP/FE_OCPC657_n_3349/I        |  ^   | MLP/n_3349               | INVD8   | 0.000 |   0.593 |   -0.057 | 
     | MLP/FE_OCPC657_n_3349/ZN       |  v   | MLP/FE_RN_88             | INVD8   | 0.046 |   0.639 |   -0.010 | 
     | MLP/FE_OCPC712_FE_RN_88/I      |  v   | MLP/FE_RN_88             | CKND4   | 0.000 |   0.639 |   -0.010 | 
     | MLP/FE_OCPC712_FE_RN_88/ZN     |  ^   | MLP/FE_OCPN8481_FE_RN_88 | CKND4   | 0.073 |   0.712 |    0.063 | 
     | MLP/g29228/A1                  |  ^   | MLP/FE_OCPN8481_FE_RN_88 | NR2XD4  | 0.000 |   0.712 |    0.063 | 
     | MLP/g29228/ZN                  |  v   | MLP/n_2398               | NR2XD4  | 0.071 |   0.783 |    0.134 | 
     | MLP/g31157/I                   |  v   | MLP/n_2398               | INVD8   | 0.001 |   0.783 |    0.134 | 
     | MLP/g31157/ZN                  |  ^   | MLP/n_4806               | INVD8   | 0.045 |   0.828 |    0.179 | 
     | MLP/FE_OCPC8030_n_4806/I       |  ^   | MLP/n_4806               | BUFFD1  | 0.000 |   0.828 |    0.179 | 
     | MLP/FE_OCPC8030_n_4806/Z       |  ^   | MLP/FE_OCPN8030_n_4806   | BUFFD1  | 0.095 |   0.923 |    0.274 | 
     | MLP/FE_RC_45_0/A2              |  ^   | MLP/FE_OCPN8030_n_4806   | NR2D3   | 0.000 |   0.923 |    0.274 | 
     | MLP/FE_RC_45_0/ZN              |  v   | MLP/n_6299               | NR2D3   | 0.060 |   0.983 |    0.334 | 
     | MLP/g28717/A1                  |  v   | MLP/n_6299               | IND2D2  | 0.000 |   0.983 |    0.334 | 
     | MLP/g28717/ZN                  |  v   | MLP/n_658                | IND2D2  | 0.100 |   1.083 |    0.433 | 
     | MLP/FE_RC_558_0/B2             |  v   | MLP/n_658                | IND3D4  | 0.000 |   1.083 |    0.433 | 
     | MLP/FE_RC_558_0/ZN             |  ^   | MLP/n_1657               | IND3D4  | 0.062 |   1.145 |    0.495 | 
     | MLP/fc1_pol_mul_reg[0][8][1]/D |  ^   | MLP/n_1657               | SDFQD2  | 0.000 |   1.145 |    0.495 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.849 | 
     | MLP/fc1_pol_mul_reg[0][8][1]/CP |  ^   | clk | SDFQD2 | 0.000 |   0.200 |    0.849 | 
     +------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin MLP/fc1_out_reg[0][3]/CP 
Endpoint:   MLP/fc1_out_reg[0][3]/D        (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/fc1_pol_mul_reg[1][0][2]/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.133
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.517
- Arrival Time                  1.164
= Slack Time                   -0.648
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                          |          |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                      |          |       |   0.200 |   -0.448 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/CP |  ^   | clk                      | SDFKCND1 | 0.000 |   0.186 |   -0.461 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/Q  |  ^   | MLP/fc1_pol_mul[1][0][2] | SDFKCND1 | 0.246 |   0.432 |   -0.215 | 
     | MLP/FE_RC_787_0/A2              |  ^   | MLP/fc1_pol_mul[1][0][2] | NR2D1    | 0.000 |   0.432 |   -0.215 | 
     | MLP/FE_RC_787_0/ZN              |  v   | MLP/n_5257               | NR2D1    | 0.066 |   0.498 |   -0.150 | 
     | MLP/g32385/A1                   |  v   | MLP/n_5257               | NR2D3    | 0.000 |   0.498 |   -0.150 | 
     | MLP/g32385/ZN                   |  ^   | MLP/n_6018               | NR2D3    | 0.084 |   0.582 |   -0.065 | 
     | MLP/FE_RC_548_0/I               |  ^   | MLP/n_6018               | INVD1    | 0.000 |   0.582 |   -0.065 | 
     | MLP/FE_RC_548_0/ZN              |  v   | MLP/FE_RN_199_0          | INVD1    | 0.058 |   0.641 |   -0.007 | 
     | MLP/FE_RC_546_0/B1              |  v   | MLP/FE_RN_199_0          | AOI22D2  | 0.000 |   0.641 |   -0.007 | 
     | MLP/FE_RC_546_0/ZN              |  ^   | MLP/FE_RN_71             | AOI22D2  | 0.086 |   0.726 |    0.079 | 
     | MLP/g21370/B1                   |  ^   | MLP/FE_RN_71             | MOAI22D1 | 0.000 |   0.726 |    0.079 | 
     | MLP/g21370/ZN                   |  ^   | MLP/n_581                | MOAI22D1 | 0.118 |   0.844 |    0.196 | 
     | MLP/g22130/A1                   |  ^   | MLP/n_581                | OR2D1    | 0.000 |   0.844 |    0.196 | 
     | MLP/g22130/Z                    |  ^   | MLP/n_88                 | OR2D1    | 0.120 |   0.964 |    0.317 | 
     | MLP/FE_RC_601_0/A1              |  ^   | MLP/n_88                 | ND2D2    | 0.000 |   0.964 |    0.317 | 
     | MLP/FE_RC_601_0/ZN              |  v   | MLP/n_7223               | ND2D2    | 0.055 |   1.020 |    0.372 | 
     | MLP/FE_RC_54_0/A1               |  v   | MLP/n_7223               | OAI21D2  | 0.000 |   1.020 |    0.372 | 
     | MLP/FE_RC_54_0/ZN               |  ^   | MLP/n_607                | OAI21D2  | 0.066 |   1.086 |    0.438 | 
     | MLP/g21302/A1                   |  ^   | MLP/n_607                | CKND2D2  | 0.000 |   1.086 |    0.438 | 
     | MLP/g21302/ZN                   |  v   | MLP/n_613                | CKND2D2  | 0.046 |   1.132 |    0.484 | 
     | MLP/FE_RC_65_0/A1               |  v   | MLP/n_613                | ND2D2    | 0.000 |   1.132 |    0.484 | 
     | MLP/FE_RC_65_0/ZN               |  ^   | MLP/n_615                | ND2D2    | 0.033 |   1.164 |    0.517 | 
     | MLP/fc1_out_reg[0][3]/D         |  ^   | MLP/n_615                | SDFQD1   | 0.000 |   1.164 |    0.517 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                          |      |     |        |       |  Time   |   Time   | 
     |--------------------------+------+-----+--------+-------+---------+----------| 
     | clk                      |  ^   | clk |        |       |   0.200 |    0.848 | 
     | MLP/fc1_out_reg[0][3]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.848 | 
     +-----------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][0][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][0][2]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[4]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.186
- Setup                         0.203
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.434
- Arrival Time                  1.081
= Slack Time                   -0.647
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                |      |                          |          |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                            |  ^   | clk                      |          |       |   0.200 |   -0.447 | 
     | MLP/n_beats_reg[4]/CP          |  ^   | clk                      | SDFQD4   | 0.000 |   0.050 |   -0.597 | 
     | MLP/n_beats_reg[4]/Q           |  ^   | MLP/n_beats[4]           | SDFQD4   | 0.231 |   0.281 |   -0.367 | 
     | MLP/FE_RC_288_0/I              |  ^   | MLP/n_beats[4]           | INVD6    | 0.000 |   0.281 |   -0.366 | 
     | MLP/FE_RC_288_0/ZN             |  v   | MLP/n_6856               | INVD6    | 0.037 |   0.317 |   -0.330 | 
     | MLP/g29961/A1                  |  v   | MLP/n_6856               | CKND2D8  | 0.000 |   0.318 |   -0.330 | 
     | MLP/g29961/ZN                  |  ^   | MLP/n_3346               | CKND2D8  | 0.062 |   0.379 |   -0.268 | 
     | MLP/g33414/A1                  |  ^   | MLP/n_3346               | NR2XD8   | 0.000 |   0.380 |   -0.268 | 
     | MLP/g33414/ZN                  |  v   | MLP/n_7048               | NR2XD8   | 0.075 |   0.455 |   -0.192 | 
     | MLP/g29959/I                   |  v   | MLP/n_7048               | INVD8    | 0.001 |   0.456 |   -0.191 | 
     | MLP/g29959/ZN                  |  ^   | MLP/n_3348               | INVD8    | 0.044 |   0.500 |   -0.148 | 
     | MLP/g29958/A1                  |  ^   | MLP/n_3348               | NR2D8    | 0.000 |   0.500 |   -0.147 | 
     | MLP/g29958/ZN                  |  v   | MLP/n_3349               | NR2D8    | 0.031 |   0.531 |   -0.116 | 
     | MLP/FE_OCPC657_n_3349/I        |  v   | MLP/n_3349               | INVD8    | 0.000 |   0.531 |   -0.116 | 
     | MLP/FE_OCPC657_n_3349/ZN       |  ^   | MLP/FE_RN_88             | INVD8    | 0.044 |   0.575 |   -0.073 | 
     | MLP/FE_OCPC712_FE_RN_88/I      |  ^   | MLP/FE_RN_88             | CKND4    | 0.000 |   0.575 |   -0.072 | 
     | MLP/FE_OCPC712_FE_RN_88/ZN     |  v   | MLP/FE_OCPN8481_FE_RN_88 | CKND4    | 0.062 |   0.637 |   -0.010 | 
     | MLP/g33202_dup/A2              |  v   | MLP/FE_OCPN8481_FE_RN_88 | NR2D3    | 0.000 |   0.637 |   -0.010 | 
     | MLP/g33202_dup/ZN              |  ^   | MLP/FE_RN_39             | NR2D3    | 0.116 |   0.753 |    0.106 | 
     | MLP/g27575__5953/A2            |  ^   | MLP/FE_RN_39             | ND3D4    | 0.000 |   0.753 |    0.106 | 
     | MLP/g27575__5953/ZN            |  v   | MLP/n_1451               | ND3D4    | 0.117 |   0.870 |    0.223 | 
     | MLP/g27275__34182/A1           |  v   | MLP/n_1451               | CKND2D2  | 0.000 |   0.870 |    0.223 | 
     | MLP/g27275__34182/ZN           |  ^   | MLP/n_7894               | CKND2D2  | 0.077 |   0.947 |    0.300 | 
     | MLP/g30620/A2                  |  ^   | MLP/n_7894               | NR2D4    | 0.000 |   0.947 |    0.300 | 
     | MLP/g30620/ZN                  |  v   | MLP/n_4188               | NR2D4    | 0.042 |   0.990 |    0.342 | 
     | MLP/g30246/I                   |  v   | MLP/n_4188               | INVD4    | 0.000 |   0.990 |    0.343 | 
     | MLP/g30246/ZN                  |  ^   | MLP/n_3702               | INVD4    | 0.039 |   1.029 |    0.382 | 
     | MLP/g30241/A2                  |  ^   | MLP/n_3702               | CKND2D4  | 0.000 |   1.029 |    0.382 | 
     | MLP/g30241/ZN                  |  v   | MLP/n_3703               | CKND2D4  | 0.051 |   1.081 |    0.433 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/D |  v   | MLP/n_3703               | SDFKCND1 | 0.000 |   1.081 |    0.434 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |   Cell   | Delay | Arrival | Required | 
     |                                 |      |     |          |       |  Time   |   Time   | 
     |---------------------------------+------+-----+----------+-------+---------+----------| 
     | clk                             |  ^   | clk |          |       |   0.200 |    0.847 | 
     | MLP/fc1_pol_mul_reg[1][0][2]/CP |  ^   | clk | SDFKCND1 | 0.000 |   0.186 |    0.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][7][3]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][7][3]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.127
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.523
- Arrival Time                  1.169
= Slack Time                   -0.646
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.446 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.592 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]            | SDFQD4  | 0.238 |   0.293 |   -0.354 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  ^   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.293 |   -0.354 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  v   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.061 |   0.354 |   -0.293 | 
     | MLP/FE_RC_430_0/A2             |  v   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.354 |   -0.292 | 
     | MLP/FE_RC_430_0/ZN             |  ^   | MLP/n_4351                | CKND2D8 | 0.061 |   0.415 |   -0.232 | 
     | MLP/FE_DBTC31_n_4351/I         |  ^   | MLP/n_4351                | INVD16  | 0.000 |   0.415 |   -0.231 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  v   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.048 |   0.464 |   -0.183 | 
     | MLP/g32065/A2                  |  v   | MLP/FE_DBTN31_n_4351      | ND2D8   | 0.001 |   0.465 |   -0.181 | 
     | MLP/g32065/ZN                  |  ^   | MLP/n_5702                | ND2D8   | 0.063 |   0.528 |   -0.118 | 
     | MLP/FE_OCPC8018_n_5702/I       |  ^   | MLP/n_5702                | BUFFD1  | 0.000 |   0.528 |   -0.118 | 
     | MLP/FE_OCPC8018_n_5702/Z       |  ^   | MLP/FE_OCPN8018_n_5702    | BUFFD1  | 0.182 |   0.711 |    0.064 | 
     | MLP/g28068/A1                  |  ^   | MLP/FE_OCPN8018_n_5702    | CKND2D1 | 0.000 |   0.711 |    0.064 | 
     | MLP/g28068/ZN                  |  v   | MLP/n_1095                | CKND2D1 | 0.128 |   0.839 |    0.192 | 
     | MLP/FE_RC_75_0/A2              |  v   | MLP/n_1095                | ND2D1   | 0.000 |   0.839 |    0.193 | 
     | MLP/FE_RC_75_0/ZN              |  ^   | MLP/FE_RN_31_0            | ND2D1   | 0.072 |   0.911 |    0.265 | 
     | MLP/FE_RC_74_0/B               |  ^   | MLP/FE_RN_31_0            | OAI21D1 | 0.000 |   0.911 |    0.265 | 
     | MLP/FE_RC_74_0/ZN              |  v   | MLP/n_8274                | OAI21D1 | 0.068 |   0.979 |    0.332 | 
     | MLP/g27234__34546/A2           |  v   | MLP/n_8274                | NR2D1   | 0.000 |   0.979 |    0.332 | 
     | MLP/g27234__34546/ZN           |  ^   | MLP/n_8275                | NR2D1   | 0.113 |   1.092 |    0.445 | 
     | MLP/g27071__34545/A2           |  ^   | MLP/n_8275                | ND2D2   | 0.000 |   1.092 |    0.446 | 
     | MLP/g27071__34545/ZN           |  v   | MLP/n_8276                | ND2D2   | 0.077 |   1.169 |    0.523 | 
     | MLP/fc1_pol_mul_reg[0][7][3]/D |  v   | MLP/n_8276                | SDFQD4  | 0.000 |   1.169 |    0.523 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.846 | 
     | MLP/fc1_pol_mul_reg[0][7][3]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.846 | 
     +------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin MLP/fc1_out_reg[2][2]/CP 
Endpoint:   MLP/fc1_out_reg[2][2]/D        (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/fc1_mag_mul_reg[0][2][2]/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.134
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.516
- Arrival Time                  1.162
= Slack Time                   -0.645
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                          |          |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                      |          |       |   0.200 |   -0.445 | 
     | MLP/fc1_mag_mul_reg[0][2][2]/CP |  ^   | clk                      | SDFQD1   | 0.000 |   0.200 |   -0.445 | 
     | MLP/fc1_mag_mul_reg[0][2][2]/Q  |  v   | MLP/fc1_mag_mul[0][2][2] | SDFQD1   | 0.259 |   0.459 |   -0.186 | 
     | MLP/FE_RC_613_0/I               |  v   | MLP/fc1_mag_mul[0][2][2] | CKND2    | 0.000 |   0.459 |   -0.186 | 
     | MLP/FE_RC_613_0/ZN              |  ^   | MLP/n_139                | CKND2    | 0.041 |   0.500 |   -0.145 | 
     | MLP/g21906/A1                   |  ^   | MLP/n_139                | CKND2D2  | 0.000 |   0.500 |   -0.145 | 
     | MLP/g21906/ZN                   |  v   | MLP/n_198                | CKND2D2  | 0.043 |   0.543 |   -0.102 | 
     | MLP/FE_RC_781_0/A1              |  v   | MLP/n_198                | ND2D2    | 0.000 |   0.543 |   -0.102 | 
     | MLP/FE_RC_781_0/ZN              |  ^   | MLP/FE_RN_284_0          | ND2D2    | 0.034 |   0.577 |   -0.068 | 
     | MLP/FE_RC_965_0/B               |  ^   | MLP/FE_RN_284_0          | IAO21D1  | 0.000 |   0.577 |   -0.068 | 
     | MLP/FE_RC_965_0/ZN              |  v   | MLP/FE_RN_285_0          | IAO21D1  | 0.031 |   0.608 |   -0.037 | 
     | MLP/FE_RC_779_0/A1              |  v   | MLP/FE_RN_285_0          | NR2D1    | 0.000 |   0.608 |   -0.037 | 
     | MLP/FE_RC_779_0/ZN              |  ^   | MLP/n_360                | NR2D1    | 0.085 |   0.692 |    0.047 | 
     | MLP/g21513/A1                   |  ^   | MLP/n_360                | NR2D1    | 0.000 |   0.692 |    0.047 | 
     | MLP/g21513/ZN                   |  v   | MLP/n_460                | NR2D1    | 0.062 |   0.754 |    0.109 | 
     | MLP/g21494/A2                   |  v   | MLP/n_460                | NR2D2    | 0.000 |   0.754 |    0.109 | 
     | MLP/g21494/ZN                   |  ^   | MLP/n_487                | NR2D2    | 0.068 |   0.822 |    0.176 | 
     | MLP/g21449/B1                   |  ^   | MLP/n_487                | MOAI22D1 | 0.000 |   0.822 |    0.176 | 
     | MLP/g21449/ZN                   |  ^   | MLP/n_518                | MOAI22D1 | 0.112 |   0.933 |    0.288 | 
     | MLP/g21375/B1                   |  ^   | MLP/n_518                | MOAI22D1 | 0.000 |   0.933 |    0.288 | 
     | MLP/g21375/ZN                   |  ^   | MLP/n_569                | MOAI22D1 | 0.132 |   1.066 |    0.420 | 
     | MLP/g31711/A1                   |  ^   | MLP/n_569                | CKND2D2  | 0.000 |   1.066 |    0.420 | 
     | MLP/g31711/ZN                   |  v   | MLP/n_5390               | CKND2D2  | 0.058 |   1.124 |    0.479 | 
     | MLP/g31710/A1                   |  v   | MLP/n_5390               | ND2D2    | 0.000 |   1.124 |    0.479 | 
     | MLP/g31710/ZN                   |  ^   | MLP/n_5392               | ND2D2    | 0.038 |   1.162 |    0.516 | 
     | MLP/fc1_out_reg[2][2]/D         |  ^   | MLP/n_5392               | SDFQD1   | 0.000 |   1.162 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                          |      |     |        |       |  Time   |   Time   | 
     |--------------------------+------+-----+--------+-------+---------+----------| 
     | clk                      |  ^   | clk |        |       |   0.200 |    0.845 | 
     | MLP/fc1_out_reg[2][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.845 | 
     +-----------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][7][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][7][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.149
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.501
- Arrival Time                  1.146
= Slack Time                   -0.645
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.445 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4  | 0.000 |   0.053 |   -0.593 | 
     | MLP/n_beats_reg[3]/Q           |  v   | MLP/n_beats[3]         | SDFQD4  | 0.239 |   0.292 |   -0.353 | 
     | MLP/g29572/A1                  |  v   | MLP/n_beats[3]         | NR2D8   | 0.000 |   0.292 |   -0.353 | 
     | MLP/g29572/ZN                  |  ^   | MLP/n_2761             | NR2D8   | 0.091 |   0.383 |   -0.262 | 
     | MLP/g40/A1                     |  ^   | MLP/n_2761             | CKND2D8 | 0.000 |   0.384 |   -0.262 | 
     | MLP/g40/ZN                     |  v   | MLP/n_3083             | CKND2D8 | 0.078 |   0.461 |   -0.184 | 
     | MLP/FE_OFC218_n_3083/I         |  v   | MLP/n_3083             | CKND16  | 0.000 |   0.462 |   -0.184 | 
     | MLP/FE_OFC218_n_3083/ZN        |  ^   | MLP/FE_DBTN39_n_3083   | CKND16  | 0.057 |   0.519 |   -0.127 | 
     | MLP/g32065/A1                  |  ^   | MLP/FE_DBTN39_n_3083   | ND2D8   | 0.001 |   0.519 |   -0.126 | 
     | MLP/g32065/ZN                  |  v   | MLP/n_5702             | ND2D8   | 0.080 |   0.599 |   -0.046 | 
     | MLP/FE_OCPC8018_n_5702/I       |  v   | MLP/n_5702             | BUFFD1  | 0.000 |   0.599 |   -0.046 | 
     | MLP/FE_OCPC8018_n_5702/Z       |  v   | MLP/FE_OCPN8018_n_5702 | BUFFD1  | 0.175 |   0.774 |    0.129 | 
     | MLP/g28068/A1                  |  v   | MLP/FE_OCPN8018_n_5702 | CKND2D1 | 0.000 |   0.774 |    0.129 | 
     | MLP/g28068/ZN                  |  ^   | MLP/n_1095             | CKND2D1 | 0.121 |   0.895 |    0.250 | 
     | MLP/g27944/I                   |  ^   | MLP/n_1095             | INVD0   | 0.000 |   0.895 |    0.250 | 
     | MLP/g27944/ZN                  |  v   | MLP/n_1096             | INVD0   | 0.070 |   0.965 |    0.320 | 
     | MLP/g27458__1309/A2            |  v   | MLP/n_1096             | AOI21D1 | 0.000 |   0.965 |    0.320 | 
     | MLP/g27458__1309/ZN            |  ^   | MLP/n_1493             | AOI21D1 | 0.077 |   1.042 |    0.397 | 
     | MLP/g27390__9682/A2            |  ^   | MLP/n_1493             | NR2D1   | 0.000 |   1.042 |    0.397 | 
     | MLP/g27390__9682/ZN            |  v   | MLP/n_1517             | NR2D1   | 0.055 |   1.097 |    0.452 | 
     | MLP/g27230__2900/A1            |  v   | MLP/n_1517             | ND2D2   | 0.000 |   1.097 |    0.452 | 
     | MLP/g27230__2900/ZN            |  ^   | MLP/n_1664             | ND2D2   | 0.049 |   1.146 |    0.501 | 
     | MLP/fc1_pol_mul_reg[0][7][2]/D |  ^   | MLP/n_1664             | SDFQD4  | 0.000 |   1.146 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.845 | 
     | MLP/fc1_pol_mul_reg[0][7][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.845 | 
     +------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin MLP/fc1_out_reg[9][2]/CP 
Endpoint:   MLP/fc1_out_reg[9][2]/D        (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/fc1_pol_mul_reg[1][9][2]/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.135
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.515
- Arrival Time                  1.159
= Slack Time                   -0.645
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                          |          |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                      |          |       |   0.200 |   -0.445 | 
     | MLP/fc1_pol_mul_reg[1][9][2]/CP |  ^   | clk                      | SDFKCND4 | 0.000 |   0.200 |   -0.445 | 
     | MLP/fc1_pol_mul_reg[1][9][2]/Q  |  ^   | MLP/fc1_pol_mul[1][9][2] | SDFKCND4 | 0.190 |   0.390 |   -0.255 | 
     | MLP/g22046/I                    |  ^   | MLP/fc1_pol_mul[1][9][2] | INVD2    | 0.000 |   0.390 |   -0.255 | 
     | MLP/g22046/ZN                   |  v   | MLP/n_133                | INVD2    | 0.033 |   0.423 |   -0.221 | 
     | MLP/g21899/A1                   |  v   | MLP/n_133                | NR2D2    | 0.000 |   0.423 |   -0.221 | 
     | MLP/g21899/ZN                   |  ^   | MLP/n_183                | NR2D2    | 0.061 |   0.484 |   -0.161 | 
     | MLP/g21824/A2                   |  ^   | MLP/n_183                | NR2D3    | 0.000 |   0.484 |   -0.161 | 
     | MLP/g21824/ZN                   |  v   | MLP/n_120                | NR2D3    | 0.057 |   0.541 |   -0.104 | 
     | MLP/g21546_dup/B1               |  v   | MLP/n_120                | MOAI22D1 | 0.000 |   0.541 |   -0.104 | 
     | MLP/g21546_dup/ZN               |  v   | MLP/FE_RN_66             | MOAI22D1 | 0.106 |   0.647 |    0.002 | 
     | MLP/FE_RC_499_0/A1              |  v   | MLP/FE_RN_66             | CKND2D1  | 0.000 |   0.647 |    0.002 | 
     | MLP/FE_RC_499_0/ZN              |  ^   | MLP/FE_RN_185_0          | CKND2D1  | 0.069 |   0.715 |    0.071 | 
     | MLP/FE_RC_709_0/B               |  ^   | MLP/FE_RN_185_0          | OAI21D2  | 0.000 |   0.715 |    0.071 | 
     | MLP/FE_RC_709_0/ZN              |  v   | MLP/n_523                | OAI21D2  | 0.077 |   0.793 |    0.148 | 
     | MLP/g21403/I                    |  v   | MLP/n_523                | CKND2    | 0.000 |   0.793 |    0.148 | 
     | MLP/g21403/ZN                   |  ^   | MLP/n_544                | CKND2    | 0.047 |   0.839 |    0.195 | 
     | MLP/g21396/A1                   |  ^   | MLP/n_544                | NR2XD2   | 0.000 |   0.839 |    0.195 | 
     | MLP/g21396/ZN                   |  v   | MLP/n_554                | NR2XD2   | 0.040 |   0.879 |    0.234 | 
     | MLP/FE_RC_448_0/A1              |  v   | MLP/n_554                | OR2XD1   | 0.000 |   0.879 |    0.234 | 
     | MLP/FE_RC_448_0/Z               |  v   | MLP/FE_RN_172_0          | OR2XD1   | 0.114 |   0.993 |    0.348 | 
     | MLP/FE_RC_447_0/A1              |  v   | MLP/FE_RN_172_0          | MOAI22D1 | 0.000 |   0.993 |    0.348 | 
     | MLP/FE_RC_447_0/ZN              |  ^   | MLP/n_590                | MOAI22D1 | 0.079 |   1.072 |    0.428 | 
     | MLP/g31705/A1                   |  ^   | MLP/n_590                | CKND2D2  | 0.000 |   1.072 |    0.428 | 
     | MLP/g31705/ZN                   |  v   | MLP/n_5385               | CKND2D2  | 0.052 |   1.124 |    0.479 | 
     | MLP/g31704/A1                   |  v   | MLP/n_5385               | ND2D2    | 0.000 |   1.124 |    0.479 | 
     | MLP/g31704/ZN                   |  ^   | MLP/n_5388               | ND2D2    | 0.035 |   1.159 |    0.515 | 
     | MLP/fc1_out_reg[9][2]/D         |  ^   | MLP/n_5388               | SDFD1    | 0.000 |   1.159 |    0.515 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell | Delay | Arrival | Required | 
     |                          |      |     |       |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------+-------+---------+----------| 
     | clk                      |  ^   | clk |       |       |   0.200 |    0.845 | 
     | MLP/fc1_out_reg[9][2]/CP |  ^   | clk | SDFD1 | 0.000 |   0.200 |    0.845 | 
     +----------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][3][0]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][3][0]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.152
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.498
- Arrival Time                  1.142
= Slack Time                   -0.644
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.444 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.053 |   -0.591 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]            | SDFQD4  | 0.245 |   0.298 |   -0.346 | 
     | MLP/FE_OCPC7730_n_beats_3/I    |  ^   | MLP/n_beats[3]            | BUFFD8  | 0.000 |   0.298 |   -0.346 | 
     | MLP/FE_OCPC7730_n_beats_3/Z    |  ^   | MLP/FE_OCPN7730_n_beats_3 | BUFFD8  | 0.097 |   0.395 |   -0.249 | 
     | MLP/g33215/A1                  |  ^   | MLP/FE_OCPN7730_n_beats_3 | CKND2D8 | 0.000 |   0.395 |   -0.249 | 
     | MLP/g33215/ZN                  |  v   | MLP/n_6859                | CKND2D8 | 0.043 |   0.437 |   -0.207 | 
     | MLP/g30693/A2                  |  v   | MLP/n_6859                | NR2D8   | 0.000 |   0.437 |   -0.207 | 
     | MLP/g30693/ZN                  |  ^   | MLP/n_4275                | NR2D8   | 0.076 |   0.513 |   -0.131 | 
     | MLP/g33873_dup/A2              |  ^   | MLP/n_4275                | ND2D8   | 0.000 |   0.513 |   -0.131 | 
     | MLP/g33873_dup/ZN              |  v   | MLP/FE_RN_67              | ND2D8   | 0.086 |   0.600 |   -0.044 | 
     | MLP/FE_OCPC328_n_7537/I        |  v   | MLP/FE_RN_67              | BUFFD16 | 0.000 |   0.600 |   -0.044 | 
     | MLP/FE_OCPC328_n_7537/Z        |  v   | MLP/FE_OCPN7622_n_7537    | BUFFD16 | 0.107 |   0.707 |    0.063 | 
     | MLP/g32869/A1                  |  v   | MLP/FE_OCPN7622_n_7537    | INR2XD2 | 0.001 |   0.708 |    0.064 | 
     | MLP/g32869/ZN                  |  v   | MLP/n_6495                | INR2XD2 | 0.157 |   0.864 |    0.221 | 
     | MLP/g31806/A1                  |  v   | MLP/n_6495                | CKND2D1 | 0.000 |   0.864 |    0.221 | 
     | MLP/g31806/ZN                  |  ^   | MLP/n_5473                | CKND2D1 | 0.069 |   0.934 |    0.290 | 
     | MLP/FE_RC_562_0/I              |  ^   | MLP/n_5473                | CKND1   | 0.000 |   0.934 |    0.290 | 
     | MLP/FE_RC_562_0/ZN             |  v   | MLP/FE_RN_204_0           | CKND1   | 0.050 |   0.984 |    0.340 | 
     | MLP/FE_RC_561_0/A1             |  v   | MLP/FE_RN_204_0           | ND2D2   | 0.000 |   0.984 |    0.340 | 
     | MLP/FE_RC_561_0/ZN             |  ^   | MLP/FE_RN_205_0           | ND2D2   | 0.041 |   1.025 |    0.381 | 
     | MLP/FE_RC_560_0/A1             |  ^   | MLP/FE_RN_205_0           | NR2D3   | 0.000 |   1.025 |    0.381 | 
     | MLP/FE_RC_560_0/ZN             |  v   | MLP/n_5474                | NR2D3   | 0.036 |   1.061 |    0.417 | 
     | MLP/g29829/A1                  |  v   | MLP/n_5474                | NR2XD3  | 0.000 |   1.061 |    0.417 | 
     | MLP/g29829/ZN                  |  ^   | MLP/n_3180                | NR2XD3  | 0.081 |   1.142 |    0.498 | 
     | MLP/fc1_pol_mul_reg[0][3][0]/D |  ^   | MLP/n_3180                | SDFQD1  | 0.000 |   1.142 |    0.498 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.844 | 
     | MLP/fc1_pol_mul_reg[0][3][0]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.844 | 
     +------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][2][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][2][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[3]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.154
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.496
- Arrival Time                  1.140
= Slack Time                   -0.644
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.444 | 
     | MLP/n_beats_reg[3]/CP          |  ^   | clk                    | SDFQD4  | 0.000 |   0.053 |   -0.591 | 
     | MLP/n_beats_reg[3]/Q           |  ^   | MLP/n_beats[3]         | SDFQD4  | 0.245 |   0.298 |   -0.346 | 
     | MLP/g29961/A2                  |  ^   | MLP/n_beats[3]         | CKND2D8 | 0.000 |   0.298 |   -0.346 | 
     | MLP/g29961/ZN                  |  v   | MLP/n_3346             | CKND2D8 | 0.096 |   0.394 |   -0.250 | 
     | MLP/g29450/A1                  |  v   | MLP/n_3346             | NR2XD8  | 0.000 |   0.394 |   -0.250 | 
     | MLP/g29450/ZN                  |  ^   | MLP/n_2629             | NR2XD8  | 0.085 |   0.479 |   -0.165 | 
     | MLP/g33919/A2                  |  ^   | MLP/n_2629             | ND2D8   | 0.002 |   0.481 |   -0.163 | 
     | MLP/g33919/ZN                  |  v   | MLP/n_7582             | ND2D8   | 0.104 |   0.585 |   -0.059 | 
     | MLP/FE_OCPC8008_n_7582/I       |  v   | MLP/n_7582             | CKBD4   | 0.002 |   0.587 |   -0.057 | 
     | MLP/FE_OCPC8008_n_7582/Z       |  v   | MLP/FE_OCPN8008_n_7582 | CKBD4   | 0.095 |   0.682 |    0.038 | 
     | MLP/g30071_dup/A1              |  v   | MLP/FE_OCPN8008_n_7582 | AN2D8   | 0.000 |   0.682 |    0.038 | 
     | MLP/g30071_dup/Z               |  v   | MLP/FE_RN_57           | AN2D8   | 0.089 |   0.771 |    0.127 | 
     | MLP/g29441/I                   |  v   | MLP/FE_RN_57           | INVD6   | 0.001 |   0.771 |    0.128 | 
     | MLP/g29441/ZN                  |  ^   | MLP/n_2618             | INVD6   | 0.044 |   0.816 |    0.172 | 
     | MLP/g27699__34320/B1           |  ^   | MLP/n_2618             | INR3D4  | 0.000 |   0.816 |    0.172 | 
     | MLP/g27699__34320/ZN           |  v   | MLP/n_8043             | INR3D4  | 0.031 |   0.847 |    0.203 | 
     | MLP/g27551__2703/A1            |  v   | MLP/n_8043             | ND2D2   | 0.000 |   0.847 |    0.203 | 
     | MLP/g27551__2703/ZN            |  ^   | MLP/n_1398             | ND2D2   | 0.044 |   0.891 |    0.247 | 
     | MLP/g27327__1309/A2            |  ^   | MLP/n_1398             | NR2XD3  | 0.000 |   0.891 |    0.247 | 
     | MLP/g27327__1309/ZN            |  v   | MLP/n_1627             | NR2XD3  | 0.061 |   0.953 |    0.309 | 
     | MLP/g27186__31330/A1           |  v   | MLP/n_1627             | NR2D2   | 0.000 |   0.953 |    0.309 | 
     | MLP/g27186__31330/ZN           |  ^   | MLP/n_4987             | NR2D2   | 0.066 |   1.019 |    0.375 | 
     | MLP/g31329/I                   |  ^   | MLP/n_4987             | INVD1   | 0.000 |   1.019 |    0.375 | 
     | MLP/g31329/ZN                  |  v   | MLP/n_4988             | INVD1   | 0.049 |   1.068 |    0.424 | 
     | MLP/FE_RC_557_0/A1             |  v   | MLP/n_4988             | AOI22D2 | 0.000 |   1.068 |    0.424 | 
     | MLP/FE_RC_557_0/ZN             |  ^   | MLP/n_4991             | AOI22D2 | 0.073 |   1.140 |    0.496 | 
     | MLP/fc1_mag_mul_reg[0][2][2]/D |  ^   | MLP/n_4991             | SDFQD1  | 0.000 |   1.140 |    0.496 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.844 | 
     | MLP/fc1_mag_mul_reg[0][2][2]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.844 | 
     +------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][8][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][8][2]/SA (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.291
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.359
- Arrival Time                  1.003
= Slack Time                   -0.643
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                 |      |                        |         |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                             |  ^   | clk                    |         |       |   0.200 |   -0.443 | 
     | MLP/n_beats_reg[0]/CP           |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.593 | 
     | MLP/n_beats_reg[0]/Q            |  v   | MLP/n_2265             | SDFXQD4 | 0.262 |   0.312 |   -0.331 | 
     | MLP/FE_RC_132_0/A1              |  v   | MLP/n_2265             | CKND2D4 | 0.000 |   0.312 |   -0.331 | 
     | MLP/FE_RC_132_0/ZN              |  ^   | MLP/n_2369             | CKND2D4 | 0.082 |   0.394 |   -0.249 | 
     | MLP/FE_OCPC310_n_2369_dup/I     |  ^   | MLP/n_2369             | INVD8   | 0.000 |   0.394 |   -0.249 | 
     | MLP/FE_OCPC310_n_2369_dup/ZN    |  v   | MLP/FE_RN_83           | INVD8   | 0.059 |   0.453 |   -0.190 | 
     | MLP/FE_RC_627_0/I               |  v   | MLP/FE_RN_83           | INVD4   | 0.001 |   0.454 |   -0.189 | 
     | MLP/FE_RC_627_0/ZN              |  ^   | MLP/FE_RN_227_0        | INVD4   | 0.040 |   0.494 |   -0.149 | 
     | MLP/FE_RC_626_0/A1              |  ^   | MLP/FE_RN_227_0        | NR2D4   | 0.000 |   0.494 |   -0.149 | 
     | MLP/FE_RC_626_0/ZN              |  v   | MLP/FE_RN_44           | NR2D4   | 0.029 |   0.523 |   -0.120 | 
     | MLP/g33201/A1                   |  v   | MLP/FE_RN_44           | NR2XD4  | 0.000 |   0.523 |   -0.120 | 
     | MLP/g33201/ZN                   |  ^   | MLP/n_6842             | NR2XD4  | 0.064 |   0.587 |   -0.056 | 
     | MLP/FE_OCPC590_n_6842/I         |  ^   | MLP/n_6842             | BUFFD12 | 0.000 |   0.587 |   -0.056 | 
     | MLP/FE_OCPC590_n_6842/Z         |  ^   | MLP/FE_OCPN7748_n_6843 | BUFFD12 | 0.101 |   0.688 |    0.045 | 
     | MLP/g33081/A1                   |  ^   | MLP/FE_OCPN7748_n_6843 | ND2D4   | 0.003 |   0.691 |    0.047 | 
     | MLP/g33081/ZN                   |  v   | MLP/n_6714             | ND2D4   | 0.074 |   0.765 |    0.122 | 
     | MLP/FE_RC_137_0/I               |  v   | MLP/n_6714             | INVD4   | 0.000 |   0.765 |    0.122 | 
     | MLP/FE_RC_137_0/ZN              |  ^   | MLP/FE_DBTN35_n_6714   | INVD4   | 0.066 |   0.831 |    0.188 | 
     | MLP/FE_OCPC375_n_6714/I         |  ^   | MLP/FE_DBTN35_n_6714   | CKND3   | 0.000 |   0.831 |    0.188 | 
     | MLP/FE_OCPC375_n_6714/ZN        |  v   | MLP/FE_OCPN7664_n_6714 | CKND3   | 0.039 |   0.871 |    0.228 | 
     | MLP/FE_RC_279_0/A3              |  v   | MLP/FE_OCPN7664_n_6714 | OAI31D4 | 0.000 |   0.871 |    0.228 | 
     | MLP/FE_RC_279_0/ZN              |  ^   | MLP/n_1651             | OAI31D4 | 0.083 |   0.954 |    0.311 | 
     | MLP/g27199/I                    |  ^   | MLP/n_1651             | CKND2   | 0.000 |   0.955 |    0.311 | 
     | MLP/g27199/ZN                   |  v   | MLP/n_1704             | CKND2   | 0.048 |   1.003 |    0.359 | 
     | MLP/fc1_mag_mul_reg[0][8][2]/SA |  v   | MLP/n_1704             | SDFXQD2 | 0.000 |   1.003 |    0.359 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                 |      |     |         |       |  Time   |   Time   | 
     |---------------------------------+------+-----+---------+-------+---------+----------| 
     | clk                             |  ^   | clk |         |       |   0.200 |    0.843 | 
     | MLP/fc1_mag_mul_reg[0][8][2]/CP |  ^   | clk | SDFXQD2 | 0.000 |   0.200 |    0.843 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[1][7][2]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[1][7][2]/D (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.154
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.496
- Arrival Time                  1.137
= Slack Time                   -0.641
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.441 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.587 | 
     | MLP/n_beats_reg[2]/Q           |  v   | MLP/n_beats[2]            | SDFQD4  | 0.234 |   0.289 |   -0.352 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  v   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.289 |   -0.352 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  ^   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.066 |   0.355 |   -0.286 | 
     | MLP/FE_RC_430_0/A2             |  ^   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.355 |   -0.286 | 
     | MLP/FE_RC_430_0/ZN             |  v   | MLP/n_4351                | CKND2D8 | 0.065 |   0.420 |   -0.221 | 
     | MLP/FE_DBTC31_n_4351/I         |  v   | MLP/n_4351                | INVD16  | 0.000 |   0.421 |   -0.221 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  ^   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.063 |   0.484 |   -0.158 | 
     | MLP/FE_RC_638_0/I              |  ^   | MLP/FE_DBTN31_n_4351      | INVD3   | 0.001 |   0.485 |   -0.156 | 
     | MLP/FE_RC_638_0/ZN             |  v   | MLP/FE_RN_231_0           | INVD3   | 0.035 |   0.520 |   -0.121 | 
     | MLP/FE_RC_637_0/A1             |  v   | MLP/FE_RN_231_0           | NR2D4   | 0.000 |   0.521 |   -0.121 | 
     | MLP/FE_RC_637_0/ZN             |  ^   | MLP/n_944                 | NR2D4   | 0.090 |   0.611 |   -0.030 | 
     | MLP/FE_OCPC453_n_944/I         |  ^   | MLP/n_944                 | BUFFD2  | 0.000 |   0.611 |   -0.030 | 
     | MLP/FE_OCPC453_n_944/Z         |  ^   | MLP/FE_OCPN7706_n_944     | BUFFD2  | 0.141 |   0.752 |    0.111 | 
     | MLP/g33498/A1                  |  ^   | MLP/FE_OCPN7706_n_944     | NR2XD1  | 0.000 |   0.752 |    0.111 | 
     | MLP/g33498/ZN                  |  v   | MLP/n_7131                | NR2XD1  | 0.097 |   0.849 |    0.208 | 
     | MLP/FE_RC_835_0/A3             |  v   | MLP/n_7131                | ND3D8   | 0.000 |   0.850 |    0.208 | 
     | MLP/FE_RC_835_0/ZN             |  ^   | MLP/n_5601                | ND3D8   | 0.077 |   0.927 |    0.286 | 
     | MLP/FE_RC_414_0/A2             |  ^   | MLP/n_5601                | ND3D8   | 0.000 |   0.927 |    0.286 | 
     | MLP/FE_RC_414_0/ZN             |  v   | MLP/n_7892                | ND3D8   | 0.069 |   0.996 |    0.355 | 
     | MLP/g71/A2                     |  v   | MLP/n_7892                | ND2D4   | 0.000 |   0.997 |    0.355 | 
     | MLP/g71/ZN                     |  ^   | MLP/n_3975                | ND2D4   | 0.050 |   1.046 |    0.405 | 
     | MLP/fopt30435/I                |  ^   | MLP/n_3975                | CKND2   | 0.000 |   1.046 |    0.405 | 
     | MLP/fopt30435/ZN               |  v   | MLP/n_3976                | CKND2   | 0.034 |   1.080 |    0.439 | 
     | MLP/g111/A1                    |  v   | MLP/n_3976                | NR2XD0  | 0.000 |   1.080 |    0.439 | 
     | MLP/g111/ZN                    |  ^   | MLP/n_2970                | NR2XD0  | 0.057 |   1.137 |    0.496 | 
     | MLP/fc1_pol_mul_reg[1][7][2]/D |  ^   | MLP/n_2970                | SDFQD4  | 0.000 |   1.137 |    0.496 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.841 | 
     | MLP/fc1_pol_mul_reg[1][7][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.841 | 
     +------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin MLP/fc1_mag_mul_reg[0][4][2]/CP 
Endpoint:   MLP/fc1_mag_mul_reg[0][4][2]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[0]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.132
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.518
- Arrival Time                  1.158
= Slack Time                   -0.640
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net           |  Cell   | Delay | Arrival | Required | 
     |                                |      |                        |         |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                    |         |       |   0.200 |   -0.440 | 
     | MLP/n_beats_reg[0]/CP          |  ^   | clk                    | SDFXQD4 | 0.000 |   0.050 |   -0.590 | 
     | MLP/n_beats_reg[0]/Q           |  ^   | MLP/n_2265             | SDFXQD4 | 0.273 |   0.323 |   -0.317 | 
     | MLP/FE_OCPC708_n_2265/I        |  ^   | MLP/n_2265             | BUFFD4  | 0.000 |   0.324 |   -0.317 | 
     | MLP/FE_OCPC708_n_2265/Z        |  ^   | MLP/FE_OCPN8480_n_2265 | BUFFD4  | 0.111 |   0.434 |   -0.206 | 
     | MLP/FE_RC_429_0/A2             |  ^   | MLP/FE_OCPN8480_n_2265 | ND2D4   | 0.000 |   0.435 |   -0.206 | 
     | MLP/FE_RC_429_0/ZN             |  v   | MLP/FE_OCPN7627_n_4351 | ND2D4   | 0.070 |   0.504 |   -0.136 | 
     | MLP/g32910/A2                  |  v   | MLP/FE_OCPN7627_n_4351 | NR2D8   | 0.000 |   0.505 |   -0.136 | 
     | MLP/g32910/ZN                  |  ^   | MLP/n_6534             | NR2D8   | 0.108 |   0.613 |   -0.028 | 
     | MLP/FE_OCPC454_n_6534/I        |  ^   | MLP/n_6534             | BUFFD8  | 0.002 |   0.614 |   -0.026 | 
     | MLP/FE_OCPC454_n_6534/Z        |  ^   | MLP/FE_OCPN7656_n_6534 | BUFFD8  | 0.105 |   0.719 |    0.079 | 
     | MLP/g30593/A1                  |  ^   | MLP/FE_OCPN7656_n_6534 | NR2D8   | 0.000 |   0.719 |    0.079 | 
     | MLP/g30593/ZN                  |  v   | MLP/n_4157             | NR2D8   | 0.036 |   0.755 |    0.115 | 
     | MLP/g30592/I                   |  v   | MLP/n_4157             | CKND12  | 0.000 |   0.756 |    0.115 | 
     | MLP/g30592/ZN                  |  ^   | MLP/n_4158             | CKND12  | 0.030 |   0.786 |    0.146 | 
     | MLP/g63/A1                     |  ^   | MLP/n_4158             | NR2D8   | 0.000 |   0.786 |    0.146 | 
     | MLP/g63/ZN                     |  v   | MLP/n_3128             | NR2D8   | 0.026 |   0.813 |    0.172 | 
     | MLP/g27561__31161/A1           |  v   | MLP/n_3128             | AOI21D1 | 0.000 |   0.813 |    0.172 | 
     | MLP/g27561__31161/ZN           |  ^   | MLP/n_4810             | AOI21D1 | 0.087 |   0.900 |    0.260 | 
     | MLP/FE_OCPC687_n_4810/I        |  ^   | MLP/n_4810             | CKBD4   | 0.000 |   0.900 |    0.260 | 
     | MLP/FE_OCPC687_n_4810/Z        |  ^   | MLP/FE_OCPN8463_n_4810 | CKBD4   | 0.099 |   0.999 |    0.359 | 
     | MLP/g27302__31163/A2           |  ^   | MLP/FE_OCPN8463_n_4810 | NR2XD3  | 0.000 |   0.999 |    0.359 | 
     | MLP/g27302__31163/ZN           |  v   | MLP/n_4812             | NR2XD3  | 0.047 |   1.047 |    0.406 | 
     | MLP/FE_RC_389_0/A1             |  v   | MLP/n_4812             | CKND2D2 | 0.000 |   1.047 |    0.406 | 
     | MLP/FE_RC_389_0/ZN             |  ^   | MLP/FE_RN_157_0        | CKND2D2 | 0.041 |   1.088 |    0.447 | 
     | MLP/FE_RC_388_0/B              |  ^   | MLP/FE_RN_157_0        | OAI21D2 | 0.000 |   1.088 |    0.447 | 
     | MLP/FE_RC_388_0/ZN             |  v   | MLP/n_4813             | OAI21D2 | 0.070 |   1.158 |    0.518 | 
     | MLP/fc1_mag_mul_reg[0][4][2]/D |  v   | MLP/n_4813             | SDFQD4  | 0.000 |   1.158 |    0.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.840 | 
     | MLP/fc1_mag_mul_reg[0][4][2]/CP |  ^   | clk | SDFQD4 | 0.000 |   0.200 |    0.840 | 
     +------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin MLP/fc1_out_reg[9][3]/CP 
Endpoint:   MLP/fc1_out_reg[9][3]/D        (^) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/fc1_pol_mul_reg[0][9][2]/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.136
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.514
- Arrival Time                  1.154
= Slack Time                   -0.640
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                 |      |                          |          |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+----------+-------+---------+----------| 
     | clk                             |  ^   | clk                      |          |       |   0.200 |   -0.440 | 
     | MLP/fc1_pol_mul_reg[0][9][2]/CP |  ^   | clk                      | SDFQD4   | 0.000 |   0.200 |   -0.440 | 
     | MLP/fc1_pol_mul_reg[0][9][2]/Q  |  ^   | MLP/fc1_pol_mul[0][9][2] | SDFQD4   | 0.227 |   0.427 |   -0.212 | 
     | MLP/g22186/A1                   |  ^   | MLP/fc1_pol_mul[0][9][2] | IND2D4   | 0.000 |   0.427 |   -0.212 | 
     | MLP/g22186/ZN                   |  ^   | MLP/n_33                 | IND2D4   | 0.080 |   0.507 |   -0.133 | 
     | MLP/g21807/A1                   |  ^   | MLP/n_33                 | CKND2D3  | 0.000 |   0.507 |   -0.133 | 
     | MLP/g21807/ZN                   |  v   | MLP/n_238                | CKND2D3  | 0.035 |   0.542 |   -0.098 | 
     | MLP/FE_RC_622_0/A1              |  v   | MLP/n_238                | ND2D2    | 0.000 |   0.542 |   -0.098 | 
     | MLP/FE_RC_622_0/ZN              |  ^   | MLP/FE_RN_226_0          | ND2D2    | 0.037 |   0.579 |   -0.061 | 
     | MLP/FE_RC_621_0/A2              |  ^   | MLP/FE_RN_226_0          | ND2D3    | 0.000 |   0.579 |   -0.061 | 
     | MLP/FE_RC_621_0/ZN              |  v   | MLP/n_7248               | ND2D3    | 0.051 |   0.630 |   -0.010 | 
     | MLP/FE_RC_491_0_dup/A1          |  v   | MLP/n_7248               | MAOI22D1 | 0.000 |   0.630 |   -0.010 | 
     | MLP/FE_RC_491_0_dup/ZN          |  ^   | MLP/FE_RN_73             | MAOI22D1 | 0.073 |   0.702 |    0.063 | 
     | MLP/g21384/B1                   |  ^   | MLP/FE_RN_73             | MOAI22D1 | 0.000 |   0.702 |    0.063 | 
     | MLP/g21384/ZN                   |  ^   | MLP/n_571                | MOAI22D1 | 0.125 |   0.828 |    0.188 | 
     | MLP/g21353/A1                   |  ^   | MLP/n_571                | CKND2D2  | 0.000 |   0.828 |    0.188 | 
     | MLP/g21353/ZN                   |  v   | MLP/n_586                | CKND2D2  | 0.051 |   0.879 |    0.239 | 
     | MLP/g33591/B                    |  v   | MLP/n_586                | OAI21D1  | 0.000 |   0.879 |    0.239 | 
     | MLP/g33591/ZN                   |  ^   | MLP/n_7224               | OAI21D1  | 0.063 |   0.941 |    0.302 | 
     | MLP/g21310/B1                   |  ^   | MLP/n_7224               | MOAI22D1 | 0.000 |   0.941 |    0.302 | 
     | MLP/g21310/ZN                   |  ^   | MLP/n_606                | MOAI22D1 | 0.122 |   1.063 |    0.424 | 
     | MLP/g21303/A1                   |  ^   | MLP/n_606                | CKND2D2  | 0.000 |   1.063 |    0.424 | 
     | MLP/g21303/ZN                   |  v   | MLP/n_612                | CKND2D2  | 0.053 |   1.116 |    0.476 | 
     | MLP/FE_RC_71_0/A1               |  v   | MLP/n_612                | ND2D2    | 0.000 |   1.116 |    0.476 | 
     | MLP/FE_RC_71_0/ZN               |  ^   | MLP/n_614                | ND2D2    | 0.038 |   1.154 |    0.514 | 
     | MLP/fc1_out_reg[9][3]/D         |  ^   | MLP/n_614                | SDFD1    | 0.000 |   1.154 |    0.514 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell | Delay | Arrival | Required | 
     |                          |      |     |       |       |  Time   |   Time   | 
     |--------------------------+------+-----+-------+-------+---------+----------| 
     | clk                      |  ^   | clk |       |       |   0.200 |    0.840 | 
     | MLP/fc1_out_reg[9][3]/CP |  ^   | clk | SDFD1 | 0.000 |   0.200 |    0.840 | 
     +----------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin MLP/fc1_pol_mul_reg[0][2][0]/CP 
Endpoint:   MLP/fc1_pol_mul_reg[0][2][0]/D (v) checked with  leading edge of 
'master_clock'
Beginpoint: MLP/n_beats_reg[2]/Q           (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_view_wc
Other End Arrival Time          0.200
- Setup                         0.103
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.547
- Arrival Time                  1.183
= Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                |      |                           |         |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------------+---------+-------+---------+----------| 
     | clk                            |  ^   | clk                       |         |       |   0.200 |   -0.436 | 
     | MLP/n_beats_reg[2]/CP          |  ^   | clk                       | SDFQD4  | 0.000 |   0.054 |   -0.581 | 
     | MLP/n_beats_reg[2]/Q           |  ^   | MLP/n_beats[2]            | SDFQD4  | 0.238 |   0.293 |   -0.343 | 
     | MLP/FE_OCPC673_n_beats_2/I     |  ^   | MLP/n_beats[2]            | INVD2   | 0.000 |   0.293 |   -0.343 | 
     | MLP/FE_OCPC673_n_beats_2/ZN    |  v   | MLP/FE_OCPN7598_n_beats_2 | INVD2   | 0.061 |   0.354 |   -0.282 | 
     | MLP/FE_RC_430_0/A2             |  v   | MLP/FE_OCPN7598_n_beats_2 | CKND2D8 | 0.000 |   0.354 |   -0.282 | 
     | MLP/FE_RC_430_0/ZN             |  ^   | MLP/n_4351                | CKND2D8 | 0.061 |   0.415 |   -0.221 | 
     | MLP/FE_DBTC31_n_4351/I         |  ^   | MLP/n_4351                | INVD16  | 0.000 |   0.415 |   -0.220 | 
     | MLP/FE_DBTC31_n_4351/ZN        |  v   | MLP/FE_DBTN31_n_4351      | INVD16  | 0.048 |   0.464 |   -0.172 | 
     | MLP/g32065/A2                  |  v   | MLP/FE_DBTN31_n_4351      | ND2D8   | 0.001 |   0.465 |   -0.171 | 
     | MLP/g32065/ZN                  |  ^   | MLP/n_5702                | ND2D8   | 0.063 |   0.528 |   -0.108 | 
     | MLP/FE_OCPC8018_n_5702/I       |  ^   | MLP/n_5702                | BUFFD1  | 0.000 |   0.528 |   -0.107 | 
     | MLP/FE_OCPC8018_n_5702/Z       |  ^   | MLP/FE_OCPN8018_n_5702    | BUFFD1  | 0.182 |   0.711 |    0.075 | 
     | MLP/g28241/A1                  |  ^   | MLP/FE_OCPN8018_n_5702    | CKND2D2 | 0.000 |   0.711 |    0.075 | 
     | MLP/g28241/ZN                  |  v   | MLP/n_1010                | CKND2D2 | 0.099 |   0.809 |    0.173 | 
     | MLP/g27839/A2                  |  v   | MLP/n_1010                | NR2D2   | 0.000 |   0.809 |    0.173 | 
     | MLP/g27839/ZN                  |  ^   | MLP/n_1241                | NR2D2   | 0.122 |   0.932 |    0.296 | 
     | MLP/g27756/I                   |  ^   | MLP/n_1241                | INVD2   | 0.000 |   0.932 |    0.296 | 
     | MLP/g27756/ZN                  |  v   | MLP/n_1242                | INVD2   | 0.053 |   0.984 |    0.348 | 
     | MLP/g27376__2250/A3            |  v   | MLP/n_1242                | OA31D2  | 0.000 |   0.984 |    0.348 | 
     | MLP/g27376__2250/Z             |  v   | MLP/n_1531                | OA31D2  | 0.199 |   1.183 |    0.547 | 
     | MLP/fc1_pol_mul_reg[0][2][0]/D |  v   | MLP/n_1531                | SDFQD1  | 0.000 |   1.183 |    0.547 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.200
     = Beginpoint Arrival Time            0.200
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |               Pin               | Edge | Net |  Cell  | Delay | Arrival | Required | 
     |                                 |      |     |        |       |  Time   |   Time   | 
     |---------------------------------+------+-----+--------+-------+---------+----------| 
     | clk                             |  ^   | clk |        |       |   0.200 |    0.836 | 
     | MLP/fc1_pol_mul_reg[0][2][0]/CP |  ^   | clk | SDFQD1 | 0.000 |   0.200 |    0.836 | 
     +------------------------------------------------------------------------------------+ 

