Executing the test ...
Giving the system 1 cycle to initialize with reset...
Running verification with 10000 random inputs...
Execution completed successfully (simulation waveforms in .vcd file) ... !
Elapsed Clock Cycles: 51
