<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8187se › r8180_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>r8180_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">	This is part of rtl8180 OpenSource driver.</span>
<span class="cm">	Copyright (C) Andrea Merello 2004-2005  &lt;andreamrl@tiscali.it&gt;</span>
<span class="cm">	Released under the terms of GPL (General Public Licence)</span>

<span class="cm">	Parts of this driver are based on the GPL part of the</span>
<span class="cm">	official Realtek driver.</span>
<span class="cm">	Parts of this driver are based on the rtl8180 driver skeleton</span>
<span class="cm">	from Patric Schenke &amp; Andres Salomon.</span>
<span class="cm">	Parts of this driver are based on the Intel Pro Wireless</span>
<span class="cm">	2100 GPL driver.</span>

<span class="cm">	We want to tanks the Authors of those projects</span>
<span class="cm">	and the Ndiswrapper project Authors.</span>
<span class="cm">*/</span>

<span class="cm">/* Mariusz Matuszek added full registers definition with Realtek&#39;s name */</span>

<span class="cm">/* this file contains register definitions for the rtl8180 MAC controller */</span>
<span class="cp">#ifndef R8180_HW</span>
<span class="cp">#define R8180_HW</span>


<span class="cp">#define BIT0	0x00000001</span>
<span class="cp">#define BIT1	0x00000002</span>
<span class="cp">#define BIT2	0x00000004</span>
<span class="cp">#define BIT3	0x00000008</span>
<span class="cp">#define BIT4	0x00000010</span>
<span class="cp">#define BIT5	0x00000020</span>
<span class="cp">#define BIT6	0x00000040</span>
<span class="cp">#define BIT7	0x00000080</span>
<span class="cp">#define BIT9	0x00000200</span>
<span class="cp">#define BIT11	0x00000800</span>
<span class="cp">#define BIT13	0x00002000</span>
<span class="cp">#define BIT15	0x00008000</span>
<span class="cp">#define BIT20	0x00100000</span>
<span class="cp">#define BIT21	0x00200000</span>
<span class="cp">#define BIT22	0x00400000</span>
<span class="cp">#define BIT23	0x00800000</span>
<span class="cp">#define BIT24	0x01000000</span>
<span class="cp">#define BIT25	0x02000000</span>
<span class="cp">#define BIT26	0x04000000</span>
<span class="cp">#define BIT27	0x08000000</span>
<span class="cp">#define BIT28	0x10000000</span>
<span class="cp">#define BIT29	0x20000000</span>
<span class="cp">#define BIT30	0x40000000</span>
<span class="cp">#define BIT31	0x80000000</span>

<span class="cp">#define MAX_SLEEP_TIME (10000)</span>
<span class="cp">#define MIN_SLEEP_TIME (50)</span>

<span class="cp">#define BB_HOST_BANG_EN (1&lt;&lt;2)</span>
<span class="cp">#define BB_HOST_BANG_CLK (1&lt;&lt;1)</span>

<span class="cp">#define MAC0 0</span>
<span class="cp">#define MAC4 4</span>

<span class="cp">#define CMD 0x37</span>
<span class="cp">#define CMD_RST_SHIFT 4</span>
<span class="cp">#define CMD_RX_ENABLE_SHIFT 3</span>
<span class="cp">#define CMD_TX_ENABLE_SHIFT 2</span>

<span class="cp">#define EPROM_CMD 0x50</span>
<span class="cp">#define EPROM_CMD_RESERVED_MASK ((1&lt;&lt;5)|(1&lt;&lt;4))</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_SHIFT 6</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_MASK ((1&lt;&lt;7)|(1&lt;&lt;6))</span>
<span class="cp">#define EPROM_CMD_CONFIG 0x3</span>
<span class="cp">#define EPROM_CMD_NORMAL 0</span>
<span class="cp">#define EPROM_CMD_LOAD 1</span>
<span class="cp">#define EPROM_CMD_PROGRAM 2</span>
<span class="cp">#define EPROM_CS_SHIFT 3</span>
<span class="cp">#define EPROM_CK_SHIFT 2</span>
<span class="cp">#define EPROM_W_SHIFT 1</span>
<span class="cp">#define EPROM_R_SHIFT 0</span>
<span class="cp">#define CONFIG2_DMA_POLLING_MODE_SHIFT 3</span>

<span class="cp">#define INTA_TXOVERFLOW (1&lt;&lt;15)</span>
<span class="cp">#define INTA_TIMEOUT (1&lt;&lt;14)</span>
<span class="cp">#define INTA_HIPRIORITYDESCERR (1&lt;&lt;9)</span>
<span class="cp">#define INTA_HIPRIORITYDESCOK (1&lt;&lt;8)</span>
<span class="cp">#define INTA_NORMPRIORITYDESCERR (1&lt;&lt;7)</span>
<span class="cp">#define INTA_NORMPRIORITYDESCOK (1&lt;&lt;6)</span>
<span class="cp">#define INTA_RXOVERFLOW (1&lt;&lt;5)</span>
<span class="cp">#define INTA_RXDESCERR (1&lt;&lt;4)</span>
<span class="cp">#define INTA_LOWPRIORITYDESCERR (1&lt;&lt;3)</span>
<span class="cp">#define INTA_LOWPRIORITYDESCOK (1&lt;&lt;2)</span>
<span class="cp">#define INTA_RXOK (1)</span>
<span class="cp">#define INTA_MASK 0x3c</span>

<span class="cp">#define RXRING_ADDR 0xe4 </span><span class="cm">/* page 0 */</span><span class="cp"></span>
<span class="cp">#define PGSELECT 0x5e</span>
<span class="cp">#define PGSELECT_PG_SHIFT 0</span>
<span class="cp">#define RX_CONF 0x44</span>
<span class="cp">#define MAC_FILTER_MASK ((1&lt;&lt;0) | (1&lt;&lt;1) | (1&lt;&lt;2) | (1&lt;&lt;3) | (1&lt;&lt;5) | \</span>
<span class="cp">(1&lt;&lt;12) | (1&lt;&lt;18) | (1&lt;&lt;19) | (1&lt;&lt;20) | (1&lt;&lt;21) | (1&lt;&lt;22) | (1&lt;&lt;23))</span>
<span class="cp">#define RX_CHECK_BSSID_SHIFT 23</span>
<span class="cp">#define ACCEPT_PWR_FRAME_SHIFT 22</span>
<span class="cp">#define ACCEPT_MNG_FRAME_SHIFT 20</span>
<span class="cp">#define ACCEPT_CTL_FRAME_SHIFT 19</span>
<span class="cp">#define ACCEPT_DATA_FRAME_SHIFT 18</span>
<span class="cp">#define ACCEPT_ICVERR_FRAME_SHIFT 12</span>
<span class="cp">#define ACCEPT_CRCERR_FRAME_SHIFT 5</span>
<span class="cp">#define ACCEPT_BCAST_FRAME_SHIFT 3</span>
<span class="cp">#define ACCEPT_MCAST_FRAME_SHIFT 2</span>
<span class="cp">#define ACCEPT_ALLMAC_FRAME_SHIFT 0</span>
<span class="cp">#define ACCEPT_NICMAC_FRAME_SHIFT 1</span>

<span class="cp">#define RX_FIFO_THRESHOLD_MASK ((1&lt;&lt;13) | (1&lt;&lt;14) | (1&lt;&lt;15))</span>
<span class="cp">#define RX_FIFO_THRESHOLD_SHIFT 13</span>
<span class="cp">#define RX_FIFO_THRESHOLD_NONE 7</span>
<span class="cp">#define RX_AUTORESETPHY_SHIFT 28</span>

<span class="cp">#define TX_CONF 0x40</span>
<span class="cp">#define TX_CONF_HEADER_AUTOICREMENT_SHIFT 30</span>
<span class="cp">#define TX_LOOPBACK_SHIFT 17</span>
<span class="cp">#define TX_LOOPBACK_NONE 0</span>
<span class="cp">#define TX_LOOPBACK_CONTINUE 3</span>
<span class="cp">#define TX_LOOPBACK_MASK ((1&lt;&lt;17)|(1&lt;&lt;18))</span>
<span class="cp">#define TX_DPRETRY_SHIFT 0</span>
<span class="cp">#define R8180_MAX_RETRY 255</span>
<span class="cp">#define TX_RTSRETRY_SHIFT 8</span>
<span class="cp">#define TX_NOICV_SHIFT 19</span>
<span class="cp">#define TX_NOCRC_SHIFT 16</span>
<span class="cp">#define TX_DMA_POLLING 0xd9</span>
<span class="cp">#define TX_DMA_POLLING_BEACON_SHIFT 7</span>
<span class="cp">#define TX_DMA_POLLING_HIPRIORITY_SHIFT 6</span>
<span class="cp">#define TX_DMA_POLLING_NORMPRIORITY_SHIFT 5</span>
<span class="cp">#define TX_DMA_POLLING_LOWPRIORITY_SHIFT 4</span>
<span class="cp">#define TX_MANAGEPRIORITY_RING_ADDR 0x0C</span>
<span class="cp">#define TX_BKPRIORITY_RING_ADDR 0x10</span>
<span class="cp">#define TX_BEPRIORITY_RING_ADDR 0x14</span>
<span class="cp">#define TX_VIPRIORITY_RING_ADDR 0x20</span>
<span class="cp">#define TX_VOPRIORITY_RING_ADDR 0x24</span>
<span class="cp">#define TX_HIGHPRIORITY_RING_ADDR 0x28</span>
<span class="cp">#define MAX_RX_DMA_MASK ((1&lt;&lt;8) | (1&lt;&lt;9) | (1&lt;&lt;10))</span>
<span class="cp">#define MAX_RX_DMA_2048 7</span>
<span class="cp">#define MAX_RX_DMA_1024	6</span>
<span class="cp">#define MAX_RX_DMA_SHIFT 10</span>
<span class="cp">#define INT_TIMEOUT 0x48</span>
<span class="cp">#define CONFIG3_CLKRUN_SHIFT 2</span>
<span class="cp">#define CONFIG3_ANAPARAM_W_SHIFT 6</span>
<span class="cp">#define ANAPARAM 0x54</span>
<span class="cp">#define BEACON_INTERVAL 0x70</span>
<span class="cp">#define BEACON_INTERVAL_MASK ((1&lt;&lt;0)|(1&lt;&lt;1)|(1&lt;&lt;2)|(1&lt;&lt;3)|(1&lt;&lt;4)|(1&lt;&lt;5)| \</span>
<span class="cp">(1&lt;&lt;6)|(1&lt;&lt;7)|(1&lt;&lt;8)|(1&lt;&lt;9))</span>
<span class="cp">#define ATIM_MASK ((1&lt;&lt;0)|(1&lt;&lt;1)|(1&lt;&lt;2)|(1&lt;&lt;3)|(1&lt;&lt;4)|(1&lt;&lt;5)|(1&lt;&lt;6)|(1&lt;&lt;7)| \</span>
<span class="cp">(1&lt;&lt;8)|(1&lt;&lt;9))</span>
<span class="cp">#define ATIM 0x72</span>
<span class="cp">#define EPROM_CS_SHIFT 3</span>
<span class="cp">#define EPROM_CK_SHIFT 2</span>
<span class="cp">#define PHY_ADR 0x7c</span>
<span class="cp">#define SECURITY 0x5f </span><span class="cm">/* 1209 this is sth wrong */</span><span class="cp"></span>
<span class="cp">#define SECURITY_WEP_TX_ENABLE_SHIFT 1</span>
<span class="cp">#define SECURITY_WEP_RX_ENABLE_SHIFT 0</span>
<span class="cp">#define SECURITY_ENCRYP_104 1</span>
<span class="cp">#define SECURITY_ENCRYP_SHIFT 4</span>
<span class="cp">#define SECURITY_ENCRYP_MASK ((1&lt;&lt;4)|(1&lt;&lt;5))</span>
<span class="cp">#define KEY0 0x90  </span><span class="cm">/* 1209 this is sth wrong */</span><span class="cp"></span>
<span class="cp">#define CONFIG2_ANTENNA_SHIFT 6</span>
<span class="cp">#define TX_BEACON_RING_ADDR 0x4c</span>
<span class="cp">#define CONFIG0_WEP40_SHIFT 7</span>
<span class="cp">#define CONFIG0_WEP104_SHIFT 6</span>
<span class="cp">#define AGCRESET_SHIFT 5</span>



<span class="cm">/*</span>
<span class="cm"> * Operational registers offsets in PCI (I/O) space.</span>
<span class="cm"> * RealTek names are used.</span>
<span class="cm"> */</span>

<span class="cp">#define TSFTR 0x0018</span>

<span class="cp">#define TLPDA 0x0020</span>

<span class="cp">#define BSSID 0x002E</span>

<span class="cp">#define CR 0x0037</span>

<span class="cp">#define RF_SW_CONFIG	        0x8			</span><span class="cm">/* store data which is transmitted to RF for driver	*/</span><span class="cp"></span>
<span class="cp">#define RF_SW_CFG_SI		BIT1</span>
<span class="cp">#define EIFS			0x2D			</span><span class="cm">/* Extended InterFrame Space Timer, in unit of 4 us.	*/</span><span class="cp"></span>

<span class="cp">#define BRSR			0x34			</span><span class="cm">/* Basic rate set										*/</span><span class="cp"></span>

<span class="cp">#define IMR 0x006C</span>
<span class="cp">#define ISR 0x003C</span>

<span class="cp">#define TCR 0x0040</span>

<span class="cp">#define RCR 0x0044</span>

<span class="cp">#define TimerInt 0x0048</span>

<span class="cp">#define CR9346 0x0050</span>

<span class="cp">#define CONFIG0 0x0051</span>
<span class="cp">#define CONFIG2 0x0053</span>

<span class="cp">#define MSR 0x0058</span>

<span class="cp">#define CONFIG3 0x0059</span>
<span class="cp">#define CONFIG4 0x005A</span>
	<span class="cm">/* SD3 szuyitasi: Mac0x57= CC -&gt; B0 Mac0x60= D1 -&gt; C6	*/</span>
	<span class="cm">/* Mac0x60 = 0x000004C6 power save parameters			*/</span>
	<span class="cp">#define ANAPARM_ASIC_ON    0xB0054D00</span>
	<span class="cp">#define ANAPARM2_ASIC_ON  0x000004C6</span>

	<span class="cp">#define ANAPARM_ON ANAPARM_ASIC_ON</span>
	<span class="cp">#define ANAPARM2_ON ANAPARM2_ASIC_ON</span>

<span class="cp">#define TESTR 0x005B</span>

<span class="cp">#define PSR 0x005E</span>

<span class="cp">#define BcnItv 0x0070</span>

<span class="cp">#define AtimWnd 0x0072</span>

<span class="cp">#define BintrItv 0x0074</span>

<span class="cp">#define PhyAddr 0x007C</span>
<span class="cp">#define PhyDataR 0x007E</span>

<span class="cm">/* following are for rtl8185 */</span>
<span class="cp">#define RFPinsOutput 0x80</span>
<span class="cp">#define RFPinsEnable 0x82</span>
<span class="cp">#define RF_TIMING 0x8c</span>
<span class="cp">#define RFPinsSelect 0x84</span>
<span class="cp">#define ANAPARAM2 0x60</span>
<span class="cp">#define RF_PARA 0x88</span>
<span class="cp">#define RFPinsInput 0x86</span>
<span class="cp">#define GP_ENABLE 0x90</span>
<span class="cp">#define GPIO 0x91</span>
<span class="cp">#define SW_CONTROL_GPIO 0x400</span>
<span class="cp">#define TX_ANTENNA 0x9f</span>
<span class="cp">#define TX_GAIN_OFDM 0x9e</span>
<span class="cp">#define TX_GAIN_CCK 0x9d</span>
<span class="cp">#define WPA_CONFIG 0xb0</span>
<span class="cp">#define TX_AGC_CTL 0x9c</span>
<span class="cp">#define TX_AGC_CTL_PERPACKET_GAIN_SHIFT 0</span>
<span class="cp">#define TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT 1</span>
<span class="cp">#define TX_AGC_CTL_FEEDBACK_ANT 2</span>
<span class="cp">#define RESP_RATE 0x34</span>
<span class="cp">#define SIFS 0xb4</span>
<span class="cp">#define DIFS 0xb5</span>

<span class="cp">#define SLOT 0xb6</span>
<span class="cp">#define CW_CONF 0xbc</span>
<span class="cp">#define CW_CONF_PERPACKET_RETRY_SHIFT 1</span>
<span class="cp">#define CW_CONF_PERPACKET_CW_SHIFT 0</span>
<span class="cp">#define CW_VAL 0xbd</span>
<span class="cp">#define MAX_RESP_RATE_SHIFT 4</span>
<span class="cp">#define MIN_RESP_RATE_SHIFT 0</span>
<span class="cp">#define RATE_FALLBACK 0xbe</span>

<span class="cp">#define CONFIG5 0x00D8</span>

<span class="cp">#define PHYPR			0xDA			</span><span class="cm">/* 0xDA - 0x0B PHY Parameter Register.	*/</span><span class="cp"></span>

<span class="cp">#define FEMR			0x1D4	</span><span class="cm">/* Function Event Mask register	*/</span><span class="cp"></span>

<span class="cp">#define FFER 0x00FC</span>
<span class="cp">#define FFER_END 0x00FF</span>



<span class="cm">/*</span>
<span class="cm"> * Bitmasks for specific register functions.</span>
<span class="cm"> * Names are derived from the register name and function name.</span>
<span class="cm"> *</span>
<span class="cm"> * &lt;REGISTER&gt;_&lt;FUNCTION&gt;[&lt;bit&gt;]</span>
<span class="cm"> *</span>
<span class="cm"> * this leads to some awkward names...</span>
<span class="cm"> */</span>

<span class="cp">#define BRSR_BPLCP  ((1 &lt;&lt; 8))</span>
<span class="cp">#define BRSR_MBR    ((1 &lt;&lt; 1)|(1 &lt;&lt; 0))</span>
<span class="cp">#define BRSR_MBR_8185 ((1 &lt;&lt; 11)|(1 &lt;&lt; 10)|(1 &lt;&lt; 9)|(1 &lt;&lt; 8)|(1 &lt;&lt; 7)|(1 &lt;&lt; 6)|(1 &lt;&lt; 5)|(1 &lt;&lt; 4)|(1 &lt;&lt; 3)|(1 &lt;&lt; 2)|(1 &lt;&lt; 1)|(1 &lt;&lt; 0))</span>
<span class="cp">#define BRSR_MBR0   ((1 &lt;&lt; 0))</span>
<span class="cp">#define BRSR_MBR1   ((1 &lt;&lt; 1))</span>

<span class="cp">#define CR_RST      ((1 &lt;&lt; 4))</span>
<span class="cp">#define CR_RE       ((1 &lt;&lt; 3))</span>
<span class="cp">#define CR_TE       ((1 &lt;&lt; 2))</span>
<span class="cp">#define CR_MulRW    ((1 &lt;&lt; 0))</span>

<span class="cp">#define IMR_Dot11hInt	((1 &lt;&lt; 25))			</span><span class="cm">/*802.11h Measurement Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define IMR_BcnDmaInt	((1 &lt;&lt; 24))			</span><span class="cm">/*Beacon DMA Interrupt */</span><span class="cp"> </span><span class="cm">/*What differenct between BcnDmaInt and BcnInt???	*/</span><span class="cp"></span>
<span class="cp">#define IMR_WakeInt		((1 &lt;&lt; 23))			</span><span class="cm">/*Wake Up Interrupt								*/</span><span class="cp"></span>
<span class="cp">#define IMR_TXFOVW		((1 &lt;&lt; 22))			</span><span class="cm">/*Tx FIFO Overflow Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define IMR_TimeOut1	((1 &lt;&lt; 21))			</span><span class="cm">/*Time Out Interrupt 1							*/</span><span class="cp"></span>
<span class="cp">#define IMR_BcnInt		((1 &lt;&lt; 20))			</span><span class="cm">/*Beacon Time out Interrupt						*/</span><span class="cp"></span>
<span class="cp">#define IMR_ATIMInt		((1 &lt;&lt; 19))			</span><span class="cm">/*ATIM Time Out Interrupt						*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBDER		((1 &lt;&lt; 18))			</span><span class="cm">/*Tx Beacon Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBDOK		((1 &lt;&lt; 17))			</span><span class="cm">/*Tx Beacon Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define IMR_THPDER		((1 &lt;&lt; 16))			</span><span class="cm">/*Tx High Priority Descriptor Error Interrupt	*/</span><span class="cp"></span>
<span class="cp">#define IMR_THPDOK		((1 &lt;&lt; 15))			</span><span class="cm">/*Tx High Priority Descriptor OK Interrupt		*/</span><span class="cp"></span>
<span class="cp">#define IMR_TVODER		((1 &lt;&lt; 14))			</span><span class="cm">/*Tx AC_VO Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TVODOK		((1 &lt;&lt; 13))			</span><span class="cm">/*Tx AC_VO Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define IMR_FOVW		((1 &lt;&lt; 12))			</span><span class="cm">/*Rx FIFO Overflow Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define IMR_RDU			((1 &lt;&lt; 11))			</span><span class="cm">/*Rx Descriptor Unavailable Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TVIDER		((1 &lt;&lt; 10))			</span><span class="cm">/*Tx AC_VI Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TVIDOK		((1 &lt;&lt; 9))			</span><span class="cm">/*Tx AC_VI Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define IMR_RER			((1 &lt;&lt; 8))			</span><span class="cm">/*Rx Error Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define IMR_ROK			((1 &lt;&lt; 7))			</span><span class="cm">/*Receive OK Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBEDER		((1 &lt;&lt; 6))			</span><span class="cm">/*Tx AC_BE Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBEDOK		((1 &lt;&lt; 5))			</span><span class="cm">/*Tx AC_BE Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBKDER		((1 &lt;&lt; 4))			</span><span class="cm">/*Tx AC_BK Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define IMR_TBKDOK		((1 &lt;&lt; 3))			</span><span class="cm">/*Tx AC_BK Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define IMR_RQoSOK		((1 &lt;&lt; 2))			</span><span class="cm">/*Rx QoS OK Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define IMR_TimeOut2	((1 &lt;&lt; 1))			</span><span class="cm">/*Time Out Interrupt 2							*/</span><span class="cp"></span>
<span class="cp">#define IMR_TimeOut3	((1 &lt;&lt; 0))			</span><span class="cm">/*Time Out Interrupt 3							*/</span><span class="cp"></span>
<span class="cp">#define IMR_TMGDOK      ((1 &lt;&lt; 30))</span>
<span class="cp">#define ISR_Dot11hInt	((1 &lt;&lt; 25))			</span><span class="cm">/*802.11h Measurement Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define ISR_BcnDmaInt	((1 &lt;&lt; 24))			</span><span class="cm">/*Beacon DMA Interrupt	*/</span><span class="cp"> </span><span class="cm">/*What differenct between BcnDmaInt and BcnInt???	*/</span><span class="cp"></span>
<span class="cp">#define ISR_WakeInt		((1 &lt;&lt; 23))			</span><span class="cm">/*Wake Up Interrupt								*/</span><span class="cp"></span>
<span class="cp">#define ISR_TXFOVW		((1 &lt;&lt; 22))			</span><span class="cm">/*Tx FIFO Overflow Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define ISR_TimeOut1	((1 &lt;&lt; 21))			</span><span class="cm">/*Time Out Interrupt 1							*/</span><span class="cp"></span>
<span class="cp">#define ISR_BcnInt		((1 &lt;&lt; 20))			</span><span class="cm">/*Beacon Time out Interrupt						*/</span><span class="cp"></span>
<span class="cp">#define ISR_ATIMInt		((1 &lt;&lt; 19))			</span><span class="cm">/*ATIM Time Out Interrupt						*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBDER		((1 &lt;&lt; 18))			</span><span class="cm">/*Tx Beacon Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBDOK		((1 &lt;&lt; 17))			</span><span class="cm">/*Tx Beacon Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define ISR_THPDER		((1 &lt;&lt; 16))			</span><span class="cm">/*Tx High Priority Descriptor Error Interrupt	*/</span><span class="cp"></span>
<span class="cp">#define ISR_THPDOK		((1 &lt;&lt; 15))			</span><span class="cm">/*Tx High Priority Descriptor OK Interrupt		*/</span><span class="cp"></span>
<span class="cp">#define ISR_TVODER		((1 &lt;&lt; 14))			</span><span class="cm">/*Tx AC_VO Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TVODOK		((1 &lt;&lt; 13))			</span><span class="cm">/*Tx AC_VO Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define ISR_FOVW		((1 &lt;&lt; 12))			</span><span class="cm">/*Rx FIFO Overflow Interrupt					*/</span><span class="cp"></span>
<span class="cp">#define ISR_RDU			((1 &lt;&lt; 11))			</span><span class="cm">/*Rx Descriptor Unavailable Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TVIDER		((1 &lt;&lt; 10))			</span><span class="cm">/*Tx AC_VI Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TVIDOK		((1 &lt;&lt; 9))			</span><span class="cm">/*Tx AC_VI Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define ISR_RER			((1 &lt;&lt; 8))			</span><span class="cm">/*Rx Error Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define ISR_ROK			((1 &lt;&lt; 7))			</span><span class="cm">/*Receive OK Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBEDER		((1 &lt;&lt; 6))			</span><span class="cm">/*Tx AC_BE Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBEDOK		((1 &lt;&lt; 5))			</span><span class="cm">/*Tx AC_BE Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBKDER		((1 &lt;&lt; 4))			</span><span class="cm">/*Tx AC_BK Descriptor Error Interrupt			*/</span><span class="cp"></span>
<span class="cp">#define ISR_TBKDOK		((1 &lt;&lt; 3))			</span><span class="cm">/*Tx AC_BK Descriptor OK Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define ISR_RQoSOK		((1 &lt;&lt; 2))			</span><span class="cm">/*Rx QoS OK Interrupt							*/</span><span class="cp"></span>
<span class="cp">#define ISR_TimeOut2	((1 &lt;&lt; 1))			</span><span class="cm">/*Time Out Interrupt 2							*/</span><span class="cp"></span>
<span class="cp">#define ISR_TimeOut3	((1 &lt;&lt; 0))			</span><span class="cm">/*Time Out Interrupt 3							*/</span><span class="cp"></span>

<span class="cm">/* these definition is used for Tx/Rx test temporarily */</span>
<span class="cp">#define ISR_TLPDER  ISR_TVIDER</span>
<span class="cp">#define ISR_TLPDOK  ISR_TVIDOK</span>
<span class="cp">#define ISR_TNPDER  ISR_TVODER</span>
<span class="cp">#define ISR_TNPDOK  ISR_TVODOK</span>
<span class="cp">#define ISR_TimeOut ISR_TimeOut1</span>
<span class="cp">#define ISR_RXFOVW ISR_FOVW</span>


<span class="cp">#define HW_VERID_R8180_F 3</span>
<span class="cp">#define HW_VERID_R8180_ABCD 2</span>
<span class="cp">#define HW_VERID_R8185_ABC 4</span>
<span class="cp">#define HW_VERID_R8185_D 5</span>
<span class="cp">#define HW_VERID_R8185B_B 6</span>

<span class="cp">#define TCR_CWMIN   ((1 &lt;&lt; 31))</span>
<span class="cp">#define TCR_SWSEQ   ((1 &lt;&lt; 30))</span>
<span class="cp">#define TCR_HWVERID_MASK ((1 &lt;&lt; 27)|(1 &lt;&lt; 26)|(1 &lt;&lt; 25))</span>
<span class="cp">#define TCR_HWVERID_SHIFT 25</span>
<span class="cp">#define TCR_SAT     ((1 &lt;&lt; 24))</span>
<span class="cp">#define TCR_PLCP_LEN TCR_SAT </span><span class="cm">/* rtl8180 */</span><span class="cp"></span>
<span class="cp">#define TCR_MXDMA_MASK   ((1 &lt;&lt; 23)|(1 &lt;&lt; 22)|(1 &lt;&lt; 21))</span>
<span class="cp">#define TCR_MXDMA_1024 6</span>
<span class="cp">#define TCR_MXDMA_2048 7</span>
<span class="cp">#define TCR_MXDMA_SHIFT  21</span>
<span class="cp">#define TCR_DISCW   ((1 &lt;&lt; 20))</span>
<span class="cp">#define TCR_ICV     ((1 &lt;&lt; 19))</span>
<span class="cp">#define TCR_LBK     ((1 &lt;&lt; 18)|(1 &lt;&lt; 17))</span>
<span class="cp">#define TCR_LBK1    ((1 &lt;&lt; 18))</span>
<span class="cp">#define TCR_LBK0    ((1 &lt;&lt; 17))</span>
<span class="cp">#define TCR_CRC     ((1 &lt;&lt; 16))</span>
<span class="cp">#define TCR_DPRETRY_MASK   ((1 &lt;&lt; 15)|(1 &lt;&lt; 14)|(1 &lt;&lt; 13)|(1 &lt;&lt; 12)|(1 &lt;&lt; 11)|(1 &lt;&lt; 10)|(1 &lt;&lt; 9)|(1 &lt;&lt; 8))</span>
<span class="cp">#define TCR_RTSRETRY_MASK   ((1 &lt;&lt; 0)|(1 &lt;&lt; 1)|(1 &lt;&lt; 2)|(1 &lt;&lt; 3)|(1 &lt;&lt; 4)|(1 &lt;&lt; 5)|(1 &lt;&lt; 6)|(1 &lt;&lt; 7))</span>
<span class="cp">#define TCR_PROBE_NOTIMESTAMP_SHIFT 29 </span><span class="cm">/* rtl8185 */</span><span class="cp"></span>

<span class="cp">#define RCR_ONLYERLPKT ((1 &lt;&lt; 31))</span>
<span class="cp">#define RCR_CS_SHIFT   29</span>
<span class="cp">#define RCR_CS_MASK    ((1 &lt;&lt; 30) | (1 &lt;&lt; 29))</span>
<span class="cp">#define RCR_ENMARP     ((1 &lt;&lt; 28))</span>
<span class="cp">#define RCR_CBSSID     ((1 &lt;&lt; 23))</span>
<span class="cp">#define RCR_APWRMGT    ((1 &lt;&lt; 22))</span>
<span class="cp">#define RCR_ADD3       ((1 &lt;&lt; 21))</span>
<span class="cp">#define RCR_AMF        ((1 &lt;&lt; 20))</span>
<span class="cp">#define RCR_ACF        ((1 &lt;&lt; 19))</span>
<span class="cp">#define RCR_ADF        ((1 &lt;&lt; 18))</span>
<span class="cp">#define RCR_RXFTH      ((1 &lt;&lt; 15)|(1 &lt;&lt; 14)|(1 &lt;&lt; 13))</span>
<span class="cp">#define RCR_RXFTH2     ((1 &lt;&lt; 15))</span>
<span class="cp">#define RCR_RXFTH1     ((1 &lt;&lt; 14))</span>
<span class="cp">#define RCR_RXFTH0     ((1 &lt;&lt; 13))</span>
<span class="cp">#define RCR_AICV       ((1 &lt;&lt; 12))</span>
<span class="cp">#define RCR_MXDMA      ((1 &lt;&lt; 10)|(1 &lt;&lt; 9)|(1 &lt;&lt; 8))</span>
<span class="cp">#define RCR_MXDMA2     ((1 &lt;&lt; 10))</span>
<span class="cp">#define RCR_MXDMA1     ((1 &lt;&lt; 9))</span>
<span class="cp">#define RCR_MXDMA0     ((1 &lt;&lt; 8))</span>
<span class="cp">#define RCR_9356SEL    ((1 &lt;&lt; 6))</span>
<span class="cp">#define RCR_ACRC32     ((1 &lt;&lt; 5))</span>
<span class="cp">#define RCR_AB         ((1 &lt;&lt; 3))</span>
<span class="cp">#define RCR_AM         ((1 &lt;&lt; 2))</span>
<span class="cp">#define RCR_APM        ((1 &lt;&lt; 1))</span>
<span class="cp">#define RCR_AAP        ((1 &lt;&lt; 0))</span>

<span class="cp">#define CR9346_EEM     ((1 &lt;&lt; 7)|(1 &lt;&lt; 6))</span>
<span class="cp">#define CR9346_EEM1    ((1 &lt;&lt; 7))</span>
<span class="cp">#define CR9346_EEM0    ((1 &lt;&lt; 6))</span>
<span class="cp">#define CR9346_EECS    ((1 &lt;&lt; 3))</span>
<span class="cp">#define CR9346_EESK    ((1 &lt;&lt; 2))</span>
<span class="cp">#define CR9346_EED1    ((1 &lt;&lt; 1))</span>
<span class="cp">#define CR9346_EED0    ((1 &lt;&lt; 0))</span>

<span class="cp">#define CONFIG3_PARM_En    ((1 &lt;&lt; 6))</span>
<span class="cp">#define CONFIG3_FuncRegEn  ((1 &lt;&lt; 1))</span>

<span class="cp">#define CONFIG4_PWRMGT     ((1 &lt;&lt; 5))</span>

<span class="cp">#define MSR_LINK_MASK      ((1 &lt;&lt; 2)|(1 &lt;&lt; 3))</span>
<span class="cp">#define MSR_LINK_MANAGED   2</span>
<span class="cp">#define MSR_LINK_NONE      0</span>
<span class="cp">#define MSR_LINK_SHIFT     2</span>
<span class="cp">#define MSR_LINK_ADHOC     1</span>
<span class="cp">#define MSR_LINK_MASTER    3</span>

<span class="cp">#define BcnItv_BcnItv      (0x01FF)</span>

<span class="cp">#define AtimWnd_AtimWnd    (0x01FF)</span>

<span class="cp">#define BintrItv_BintrItv  (0x01FF)</span>

<span class="cp">#define FEMR_INTR    ((1 &lt;&lt; 15))</span>
<span class="cp">#define FEMR_WKUP    ((1 &lt;&lt; 14))</span>
<span class="cp">#define FEMR_GWAKE   ((1 &lt;&lt; 4))</span>

<span class="cp">#define FFER_INTR    ((1 &lt;&lt; 15))</span>
<span class="cp">#define FFER_GWAKE   ((1 &lt;&lt; 4))</span>

<span class="cm">/* Three wire mode.					*/</span>
<span class="cp">#define SW_THREE_WIRE			0</span>
<span class="cp">#define HW_THREE_WIRE			2</span>
<span class="cm">/* RTL8187S by amy					*/</span>
<span class="cp">#define HW_THREE_WIRE_PI		5</span>
<span class="cp">#define HW_THREE_WIRE_SI		6</span>
<span class="cm">/* by amy							*/</span>
<span class="cp">#define TCR_LRL_OFFSET		0</span>
<span class="cp">#define TCR_SRL_OFFSET		8</span>
<span class="cp">#define TCR_MXDMA_OFFSET	21</span>
<span class="cp">#define TCR_DISReqQsize_OFFSET		28</span>
<span class="cp">#define TCR_DurProcMode_OFFSET		30</span>

<span class="cp">#define RCR_MXDMA_OFFSET				8</span>
<span class="cp">#define RCR_FIFO_OFFSET					13</span>

<span class="cp">#define AckTimeOutReg	0x79		</span><span class="cm">/* ACK timeout register, in unit of 4 us. */</span><span class="cp"></span>

<span class="cp">#define RFTiming			0x8C</span>

<span class="cp">#define TPPollStop		0x93</span>

<span class="cp">#define TXAGC_CTL		0x9C			</span><span class="cm">/*&lt; RJ_TODO_8185B&gt; TX_AGC_CONTROL (0x9C seems be removed at 8185B, see p37). */</span><span class="cp"></span>
<span class="cp">#define CCK_TXAGC		0x9D</span>
<span class="cp">#define OFDM_TXAGC		0x9E</span>
<span class="cp">#define ANTSEL			0x9F</span>

<span class="cp">#define ACM_CONTROL             0x00BF      </span><span class="cm">/* ACM Control Registe */</span><span class="cp"></span>

<span class="cp">#define	IntMig			0xE2			</span><span class="cm">/* Interrupt Migration (0xE2 ~ 0xE3)	*/</span><span class="cp"></span>

<span class="cp">#define TID_AC_MAP		0xE8			</span><span class="cm">/* TID to AC Mapping Register			*/</span><span class="cp"></span>

<span class="cp">#define ANAPARAM3		0xEE			</span><span class="cm">/* &lt;RJ_TODO_8185B&gt; How to use it?		*/</span><span class="cp"></span>

<span class="cp">#define AC_VO_PARAM		0xF0			</span><span class="cm">/* AC_VO Parameters Record				*/</span><span class="cp"></span>
<span class="cp">#define AC_VI_PARAM		0xF4			</span><span class="cm">/* AC_VI Parameters Record				*/</span><span class="cp"></span>
<span class="cp">#define AC_BE_PARAM		0xF8			</span><span class="cm">/* AC_BE Parameters Record				*/</span><span class="cp"></span>
<span class="cp">#define AC_BK_PARAM		0xFC			</span><span class="cm">/* AC_BK Parameters Record				*/</span><span class="cp"></span>

<span class="cp">#define GPIOCtrl			0x16B			</span><span class="cm">/*GPIO Control Register.			*/</span><span class="cp"></span>
<span class="cp">#define ARFR			0x1E0	</span><span class="cm">/* Auto Rate Fallback Register (0x1e0 ~ 0x1e2)	*/</span><span class="cp"></span>

<span class="cp">#define RFSW_CTRL			0x272	</span><span class="cm">/* 0x272-0x273.								*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_DB0			0x274	</span><span class="cm">/* Software 3-wire data buffer bit 31~0.		*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_DB1			0x278	</span><span class="cm">/* Software 3-wire data buffer bit 63~32.	*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_CMD0			0x27C	</span><span class="cm">/* Software 3-wire Control/Status Register.	*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_CMD1			0x27D	</span><span class="cm">/* Software 3-wire Control/Status Register.	*/</span><span class="cp"></span>

<span class="cp">#define PI_DATA_READ		0X360	</span><span class="cm">/* 0x360 - 0x361  Parallel Interface Data Register.	*/</span><span class="cp"></span>
<span class="cp">#define SI_DATA_READ		0x362	</span><span class="cm">/* 0x362 - 0x363  Serial Interface Data Register.	*/</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">		8185B TPPollStop bits					(offset 0x93, 1 byte)</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">*/</span>
<span class="cp">#define TPPOLLSTOP_BQ			(0x01 &lt;&lt; 7)</span>
<span class="cp">#define TPPOLLSTOP_AC_VIQ		(0x01 &lt;&lt; 4)</span>

<span class="cp">#define MSR_LINK_ENEDCA	   (1&lt;&lt;4)</span>

<span class="cm">/*</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">		8187B AC_XX_PARAM bits</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">*/</span>
<span class="cp">#define AC_PARAM_TXOP_LIMIT_OFFSET		16</span>
<span class="cp">#define AC_PARAM_ECW_MAX_OFFSET			12</span>
<span class="cp">#define AC_PARAM_ECW_MIN_OFFSET			8</span>
<span class="cp">#define AC_PARAM_AIFS_OFFSET			0</span>

<span class="cm">/*</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">		8187B ACM_CONTROL bits					(Offset 0xBF, 1 Byte)</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">*/</span>
<span class="cp">#define VOQ_ACM_EN				(0x01 &lt;&lt; 7)	</span><span class="cm">/*BIT7	*/</span><span class="cp"></span>
<span class="cp">#define VIQ_ACM_EN				(0x01 &lt;&lt; 6)	</span><span class="cm">/*BIT6	*/</span><span class="cp"></span>
<span class="cp">#define BEQ_ACM_EN				(0x01 &lt;&lt; 5)	</span><span class="cm">/*BIT5	*/</span><span class="cp"></span>
<span class="cp">#define ACM_HW_EN				(0x01 &lt;&lt; 4)	</span><span class="cm">/*BIT4	*/</span><span class="cp"></span>
<span class="cp">#define VOQ_ACM_CTL				(0x01 &lt;&lt; 2)	</span><span class="cm">/*BIT2	*/</span><span class="cp">	</span><span class="cm">/* Set to 1 when AC_VO used time reaches or exceeds the admitted time	*/</span><span class="cp"></span>
<span class="cp">#define VIQ_ACM_CTL				(0x01 &lt;&lt; 1)	</span><span class="cm">/*BIT1	*/</span><span class="cp">	</span><span class="cm">/* Set to 1 when AC_VI used time reaches or exceeds the admitted time	*/</span><span class="cp"></span>
<span class="cp">#define BEQ_ACM_CTL				(0x01 &lt;&lt; 0)	</span><span class="cm">/*BIT0	*/</span><span class="cp">	</span><span class="cm">/* Set to 1 when AC_BE used time reaches or exceeds the admitted time	*/</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">		8185B SW_3W_CMD bits					(Offset 0x27C-0x27D, 16bit)</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">*/</span>
<span class="cp">#define SW_3W_CMD0_HOLD		((1 &lt;&lt; 7))</span>
<span class="cp">#define SW_3W_CMD1_RE		((1 &lt;&lt; 0)) </span><span class="cm">/* BIT8		*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_CMD1_WE		((1 &lt;&lt; 1)) </span><span class="cm">/* BIT9		*/</span><span class="cp"></span>
<span class="cp">#define SW_3W_CMD1_DONE		((1 &lt;&lt; 2)) </span><span class="cm">/* BIT10		*/</span><span class="cp"></span>

<span class="cp">#define BB_HOST_BANG_RW		(1 &lt;&lt; 3)</span>

<span class="cm">/*</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">		8185B RATE_FALLBACK_CTL bits			(Offset 0xBE, 8bit)</span>
<span class="cm">----------------------------------------------------------------------------</span>
<span class="cm">*/</span>
<span class="cp">#define RATE_FALLBACK_CTL_ENABLE				((1 &lt;&lt; 7))</span>
<span class="cp">#define RATE_FALLBACK_CTL_ENABLE_RTSCTS		((1 &lt;&lt; 6))</span>
<span class="cm">/* Auto rate fallback per 2^n retry. */</span>
<span class="cp">#define RATE_FALLBACK_CTL_AUTO_STEP0	0x00</span>
<span class="cp">#define RATE_FALLBACK_CTL_AUTO_STEP1	0x01</span>
<span class="cp">#define RATE_FALLBACK_CTL_AUTO_STEP2	0x02</span>
<span class="cp">#define RATE_FALLBACK_CTL_AUTO_STEP3	0x03</span>


<span class="cp">#define RTL8225z2_ANAPARAM_OFF	0x55480658</span>
<span class="cp">#define RTL8225z2_ANAPARAM2_OFF	0x72003f70</span>
<span class="cm">/* by amy for power save		*/</span>
<span class="cp">#define RF_CHANGE_BY_HW BIT30</span>
<span class="cp">#define RF_CHANGE_BY_PS BIT29</span>
<span class="cp">#define RF_CHANGE_BY_IPS BIT28</span>
<span class="cm">/* by amy for power save		*/</span>
<span class="cm">/* by amy for antenna			*/</span>
<span class="cp">#define EEPROM_SW_REVD_OFFSET 0x3f</span>
<span class="cm">/*  BIT[8-9] is for SW Antenna Diversity. Only the value EEPROM_SW_AD_ENABLE means enable, other values are diable.					*/</span>
<span class="cp">#define EEPROM_SW_AD_MASK			0x0300</span>
<span class="cp">#define EEPROM_SW_AD_ENABLE			0x0100</span>

<span class="cm">/* BIT[10-11] determine if Antenna 1 is the Default Antenna. Only the value EEPROM_DEF_ANT_1 means TRUE, other values are FALSE.	*/</span>
<span class="cp">#define EEPROM_DEF_ANT_MASK			0x0C00</span>
<span class="cp">#define EEPROM_DEF_ANT_1			0x0400</span>
<span class="cm">/*by amy for antenna																				*/</span>
<span class="cm">/* {by amy 080312																					*/</span>
<span class="cm">/* 0x7C, 0x7D Crystal calibration and Tx Power tracking mechanism. Added by Roger. 2007.12.10.		*/</span>
<span class="cp">#define EEPROM_RSV						0x7C</span>
<span class="cp">#define EEPROM_XTAL_CAL_XOUT_MASK	0x0F	</span><span class="cm">/* 0x7C[3:0], Crystal calibration for Xout.				*/</span><span class="cp"></span>
<span class="cp">#define EEPROM_XTAL_CAL_XIN_MASK		0xF0	</span><span class="cm">/* 0x7C[7:4], Crystal calibration for Xin.			*/</span><span class="cp"></span>
<span class="cp">#define EEPROM_THERMAL_METER_MASK	0x0F00	</span><span class="cm">/* 0x7D[3:0], Thermal meter reference level.			*/</span><span class="cp"></span>
<span class="cp">#define EEPROM_XTAL_CAL_ENABLE		0x1000	</span><span class="cm">/* 0x7D[4], Crystal calibration enabled/disabled BIT.	*/</span><span class="cp"></span>
<span class="cp">#define EEPROM_THERMAL_METER_ENABLE	0x2000	</span><span class="cm">/* 0x7D[5], Thermal meter enabled/disabled BIT.			*/</span><span class="cp"></span>
<span class="cp">#define EN_LPF_CAL			0x238	</span><span class="cm">/* Enable LPF Calibration.										*/</span><span class="cp"></span>
<span class="cp">#define PWR_METER_EN		BIT1</span>
<span class="cm">/* &lt;RJ_TODO_8185B&gt; where are false alarm counters in 8185B? */</span>
<span class="cp">#define CCK_FALSE_ALARM		0xD0</span>
<span class="cm">/* by amy 080312} */</span>

<span class="cm">/* YJ,add for Country IE, 080630 */</span>
<span class="cp">#define EEPROM_COUNTRY_CODE  0x2E</span>
<span class="cm">/* YJ,add,080630,end */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
