<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-fdeqx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-fdeqx-defs.h</h1><a href="cvmx-fdeqx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-fdeqx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon fdeqx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_FDEQX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_FDEQX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a749f00304c3fae948a56c0f6cb6f7331" title="cvmx-fdeqx-defs.h">CVMX_FDEQX_BIST_STATUS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_BIST_STATUS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300060ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a749f00304c3fae948a56c0f6cb6f7331">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_BIST_STATUS0(offset) (CVMX_ADD_IO_SEG(0x00011800B3300060ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a0e7235eb11cd564d82cf9e419332b9ae">CVMX_FDEQX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300020ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a0e7235eb11cd564d82cf9e419332b9ae">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800B3300020ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#aa045664a623a99ce2c7f94d737ddb556">CVMX_FDEQX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300000ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa045664a623a99ce2c7f94d737ddb556">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800B3300000ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a38b7d72c4abbb8f63c2875717bc9a5f5">CVMX_FDEQX_ECC_CONTROL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ECC_CONTROL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300050ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a38b7d72c4abbb8f63c2875717bc9a5f5">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ECC_CONTROL0(offset) (CVMX_ADD_IO_SEG(0x00011800B3300050ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a7be45d5693e6e4d52e2799b5442ee068">CVMX_FDEQX_ECC_STATUS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ECC_STATUS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300058ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a7be45d5693e6e4d52e2799b5442ee068">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ECC_STATUS0(offset) (CVMX_ADD_IO_SEG(0x00011800B3300058ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#ab32a4ae233ed8a13c13741a48b60c5f4">CVMX_FDEQX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300008ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ab32a4ae233ed8a13c13741a48b60c5f4">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B3300008ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#af7ef13fde1dc9861c7176f9f11fde171">CVMX_FDEQX_ERROR_ENABLE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ERROR_ENABLE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300040ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#af7ef13fde1dc9861c7176f9f11fde171">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ERROR_ENABLE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3300040ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#af33c6ed12b44d71c8dfd1c9997dd2dc8">CVMX_FDEQX_ERROR_ENABLE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ERROR_ENABLE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300048ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#af33c6ed12b44d71c8dfd1c9997dd2dc8">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ERROR_ENABLE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3300048ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#abb8ec08a0253479590d16ba0c7de09c7">CVMX_FDEQX_ERROR_SOURCE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ERROR_SOURCE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300030ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#abb8ec08a0253479590d16ba0c7de09c7">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ERROR_SOURCE0(offset) (CVMX_ADD_IO_SEG(0x00011800B3300030ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#aee2523fa12858e6d0021dba5fac9cc6e">CVMX_FDEQX_ERROR_SOURCE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_ERROR_SOURCE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300038ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aee2523fa12858e6d0021dba5fac9cc6e">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_ERROR_SOURCE1(offset) (CVMX_ADD_IO_SEG(0x00011800B3300038ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a9421048e43f44d45cbc3b96cf3bf9057">CVMX_FDEQX_JD0_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3302088ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a9421048e43f44d45cbc3b96cf3bf9057">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG0(offset) (CVMX_ADD_IO_SEG(0x00011800B3302088ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a11996542168c5648d871b328cc60c5cb">CVMX_FDEQX_JD0_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3302090ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a11996542168c5648d871b328cc60c5cb">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG1(offset) (CVMX_ADD_IO_SEG(0x00011800B3302090ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#aa4bf007f30e40c0c2d57586ea89af601">CVMX_FDEQX_JD0_CFG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3302098ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa4bf007f30e40c0c2d57586ea89af601">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG2(offset) (CVMX_ADD_IO_SEG(0x00011800B3302098ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a1189dffe6abd7ce2407bc5260a48ab6d">CVMX_FDEQX_JD0_CFG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33020A0ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a1189dffe6abd7ce2407bc5260a48ab6d">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG3(offset) (CVMX_ADD_IO_SEG(0x00011800B33020A0ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a74e59630ac0d86c293d092064f7bb6df">CVMX_FDEQX_JD0_CFG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33020A8ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a74e59630ac0d86c293d092064f7bb6df">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG4(offset) (CVMX_ADD_IO_SEG(0x00011800B33020A8ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a3752f1f495a8c4acdb3d8f9db28040c9">CVMX_FDEQX_JD0_CFG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_CFG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33020B0ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a3752f1f495a8c4acdb3d8f9db28040c9">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_CFG5(offset) (CVMX_ADD_IO_SEG(0x00011800B33020B0ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a5903aa339d7c1e7dcd30326cfac016aa">CVMX_FDEQX_JD0_MMSE_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD0_MMSE_CFGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3302000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x40000ull) * 8;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a5903aa339d7c1e7dcd30326cfac016aa">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD0_MMSE_CFGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3302000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x40000ull) * 8)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a1e690f419e4aeb9456eb0e1c270053eb">CVMX_FDEQX_JD1_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3304088ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a1e690f419e4aeb9456eb0e1c270053eb">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG0(offset) (CVMX_ADD_IO_SEG(0x00011800B3304088ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a99dac25c978a434835725b4454e0ee80">CVMX_FDEQX_JD1_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3304090ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a99dac25c978a434835725b4454e0ee80">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG1(offset) (CVMX_ADD_IO_SEG(0x00011800B3304090ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a85adb7f35ce4bace295252c7b9f29635">CVMX_FDEQX_JD1_CFG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3304098ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a85adb7f35ce4bace295252c7b9f29635">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG2(offset) (CVMX_ADD_IO_SEG(0x00011800B3304098ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#afb6185364560a4ef367362e9eb1b9f9d">CVMX_FDEQX_JD1_CFG3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33040A0ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#afb6185364560a4ef367362e9eb1b9f9d">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG3(offset) (CVMX_ADD_IO_SEG(0x00011800B33040A0ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#aa65e94c886ecbf507d0461ecbec6da47">CVMX_FDEQX_JD1_CFG4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33040A8ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa65e94c886ecbf507d0461ecbec6da47">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG4(offset) (CVMX_ADD_IO_SEG(0x00011800B33040A8ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#af8ace40212b46fa26e854f4714896617">CVMX_FDEQX_JD1_CFG5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_CFG5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B33040B0ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#af8ace40212b46fa26e854f4714896617">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_CFG5(offset) (CVMX_ADD_IO_SEG(0x00011800B33040B0ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a9ca7d44923f0f522b641a9a364ff9915">CVMX_FDEQX_JD1_MMSE_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_JD1_MMSE_CFGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3304000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x40000ull) * 8;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a9ca7d44923f0f522b641a9a364ff9915">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_JD1_MMSE_CFGX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B3304000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x40000ull) * 8)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#ac05a2ebc4174ebc5793d89efea54a1f8">CVMX_FDEQX_PIPELINE_DISABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_PIPELINE_DISABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3301000ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ac05a2ebc4174ebc5793d89efea54a1f8">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_PIPELINE_DISABLE(offset) (CVMX_ADD_IO_SEG(0x00011800B3301000ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a9f3e5c8ee9443276254f4e8a40eaa170">CVMX_FDEQX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300018ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a9f3e5c8ee9443276254f4e8a40eaa170">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B3300018ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#a90ba3b08cd08e97515f7d4871e6534c5">CVMX_FDEQX_TEST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_TEST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300010ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a90ba3b08cd08e97515f7d4871e6534c5">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_TEST(offset) (CVMX_ADD_IO_SEG(0x00011800B3300010ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fdeqx-defs_8h.html#aa27446964f811f43f011015157466f34">CVMX_FDEQX_TEST2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FDEQX_TEST2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3300028ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa27446964f811f43f011015157466f34">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FDEQX_TEST2(offset) (CVMX_ADD_IO_SEG(0x00011800B3300028ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00364"></a>00364 <span class="comment">/**</span>
<a name="l00365"></a>00365 <span class="comment"> * cvmx_fdeq#_bist_status0</span>
<a name="l00366"></a>00366 <span class="comment"> *</span>
<a name="l00367"></a>00367 <span class="comment"> * This register indicates BIST status .Place holder for now</span>
<a name="l00368"></a>00368 <span class="comment"> *</span>
<a name="l00369"></a>00369 <span class="comment"> */</span>
<a name="l00370"></a><a class="code" href="unioncvmx__fdeqx__bist__status0.html">00370</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__bist__status0.html" title="cvmx_fdeq::_bist_status0">cvmx_fdeqx_bist_status0</a> {
<a name="l00371"></a><a class="code" href="unioncvmx__fdeqx__bist__status0.html#a491a215ab2c61c5c71251fce519e235b">00371</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__bist__status0.html#a491a215ab2c61c5c71251fce519e235b">u64</a>;
<a name="l00372"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html">00372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html">cvmx_fdeqx_bist_status0_s</a> {
<a name="l00373"></a>00373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a2bad5a2be8d577e10d406586ccb51876">reserved_5_63</a>                : 59;
<a name="l00375"></a>00375     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a37a476bff1abf6eb7dd0fdb119fff058">wrdma_bist_status</a>            : 1;  <span class="comment">/**&lt; WRDMA Memory BIST Status */</span>
<a name="l00376"></a>00376     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#ad47a07cc7df694f1133f3712dcb24ae3">dft_oif_bist_status</a>          : 1;  <span class="comment">/**&lt; DFT IN Memory Bist Status */</span>
<a name="l00377"></a>00377     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a80398a4c91f594392ae701ca9e10f4a6">dft_ping_bist_status</a>         : 1;  <span class="comment">/**&lt; DFT IN Memory Bist Status */</span>
<a name="l00378"></a>00378     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#aceafd613ef23a097933e7d2271c10b59">dft_pong_bist_status</a>         : 1;  <span class="comment">/**&lt; DFT OUT Memory BIST Status */</span>
<a name="l00379"></a>00379     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a89707700e29db50c26bcde02ad6edf65">buf_bist_status</a>              : 1;  <span class="comment">/**&lt; BUF Memory BIST Status */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#else</span>
<a name="l00381"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a89707700e29db50c26bcde02ad6edf65">00381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a89707700e29db50c26bcde02ad6edf65">buf_bist_status</a>              : 1;
<a name="l00382"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#aceafd613ef23a097933e7d2271c10b59">00382</a>     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#aceafd613ef23a097933e7d2271c10b59">dft_pong_bist_status</a>         : 1;
<a name="l00383"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a80398a4c91f594392ae701ca9e10f4a6">00383</a>     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a80398a4c91f594392ae701ca9e10f4a6">dft_ping_bist_status</a>         : 1;
<a name="l00384"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#ad47a07cc7df694f1133f3712dcb24ae3">00384</a>     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#ad47a07cc7df694f1133f3712dcb24ae3">dft_oif_bist_status</a>          : 1;
<a name="l00385"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a37a476bff1abf6eb7dd0fdb119fff058">00385</a>     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a37a476bff1abf6eb7dd0fdb119fff058">wrdma_bist_status</a>            : 1;
<a name="l00386"></a><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a2bad5a2be8d577e10d406586ccb51876">00386</a>     uint64_t <a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html#a2bad5a2be8d577e10d406586ccb51876">reserved_5_63</a>                : 59;
<a name="l00387"></a>00387 <span class="preprocessor">#endif</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__bist__status0.html#ab0f7d3c1424aae87cb1c0ef0269effdb">s</a>;
<a name="l00389"></a><a class="code" href="unioncvmx__fdeqx__bist__status0.html#a2e506190b13d302e83a45ff0168d6b15">00389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__bist__status0_1_1cvmx__fdeqx__bist__status0__s.html">cvmx_fdeqx_bist_status0_s</a>      <a class="code" href="unioncvmx__fdeqx__bist__status0.html#a2e506190b13d302e83a45ff0168d6b15">cnf75xx</a>;
<a name="l00390"></a>00390 };
<a name="l00391"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a8010cc395438af150b49ac2d5e895f70">00391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__bist__status0.html" title="cvmx_fdeq::_bist_status0">cvmx_fdeqx_bist_status0</a> <a class="code" href="unioncvmx__fdeqx__bist__status0.html" title="cvmx_fdeq::_bist_status0">cvmx_fdeqx_bist_status0_t</a>;
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">/**</span>
<a name="l00394"></a>00394 <span class="comment"> * cvmx_fdeq#_config</span>
<a name="l00395"></a>00395 <span class="comment"> *</span>
<a name="l00396"></a>00396 <span class="comment"> * This Register is used for static configuration settings</span>
<a name="l00397"></a>00397 <span class="comment"> *</span>
<a name="l00398"></a>00398 <span class="comment"> */</span>
<a name="l00399"></a><a class="code" href="unioncvmx__fdeqx__config.html">00399</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__config.html" title="cvmx_fdeq::_config">cvmx_fdeqx_config</a> {
<a name="l00400"></a><a class="code" href="unioncvmx__fdeqx__config.html#a01336e17ebdf5707db5b6310a72aed05">00400</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__config.html#a01336e17ebdf5707db5b6310a72aed05">u64</a>;
<a name="l00401"></a><a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html">00401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html">cvmx_fdeqx_config_s</a> {
<a name="l00402"></a>00402 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a78fe7e0d5087dc5fe2c60aa8db83cff2">reserved_1_63</a>                : 63;
<a name="l00404"></a>00404     uint64_t <a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a3e29d749ccf5c2cb1716b309e616f8c9">mmse_bypass</a>                  : 1;  <span class="comment">/**&lt; When MMSE_BYPASS=0, the MHAB_RD DMA provides data to the MMSE Block.</span>
<a name="l00405"></a>00405 <span class="comment">                                                         When the MMSE_BYPASS=1, the MHAB_RD DMA provides data directly to the Engine pipeline */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#else</span>
<a name="l00407"></a><a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a3e29d749ccf5c2cb1716b309e616f8c9">00407</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a3e29d749ccf5c2cb1716b309e616f8c9">mmse_bypass</a>                  : 1;
<a name="l00408"></a><a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a78fe7e0d5087dc5fe2c60aa8db83cff2">00408</a>     uint64_t <a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html#a78fe7e0d5087dc5fe2c60aa8db83cff2">reserved_1_63</a>                : 63;
<a name="l00409"></a>00409 <span class="preprocessor">#endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__config.html#ace1a8dc1048232e0f6f3c46bbdd778da">s</a>;
<a name="l00411"></a><a class="code" href="unioncvmx__fdeqx__config.html#aac727a76110dbc3a58f3389f9835fa1c">00411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__config_1_1cvmx__fdeqx__config__s.html">cvmx_fdeqx_config_s</a>            <a class="code" href="unioncvmx__fdeqx__config.html#aac727a76110dbc3a58f3389f9835fa1c">cnf75xx</a>;
<a name="l00412"></a>00412 };
<a name="l00413"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a7a808944596dbccf7fdf17229a7bae54">00413</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__config.html" title="cvmx_fdeq::_config">cvmx_fdeqx_config</a> <a class="code" href="unioncvmx__fdeqx__config.html" title="cvmx_fdeq::_config">cvmx_fdeqx_config_t</a>;
<a name="l00414"></a>00414 <span class="comment"></span>
<a name="l00415"></a>00415 <span class="comment">/**</span>
<a name="l00416"></a>00416 <span class="comment"> * cvmx_fdeq#_control</span>
<a name="l00417"></a>00417 <span class="comment"> *</span>
<a name="l00418"></a>00418 <span class="comment"> * This register is used to start RDEC HAB processing</span>
<a name="l00419"></a>00419 <span class="comment"> *</span>
<a name="l00420"></a>00420 <span class="comment"> */</span>
<a name="l00421"></a><a class="code" href="unioncvmx__fdeqx__control.html">00421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__control.html" title="cvmx_fdeq::_control">cvmx_fdeqx_control</a> {
<a name="l00422"></a><a class="code" href="unioncvmx__fdeqx__control.html#a48a38f825df41417bc1105ef4b95f0a2">00422</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__control.html#a48a38f825df41417bc1105ef4b95f0a2">u64</a>;
<a name="l00423"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html">00423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html">cvmx_fdeqx_control_s</a> {
<a name="l00424"></a>00424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aee85a8b99451563e9452337af365c20e">reserved_48_63</a>               : 16;
<a name="l00426"></a>00426     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#ab4015aac82e3ffcbaa867a06911697c1">jobid1</a>                       : 16; <span class="comment">/**&lt; Job ID1 */</span>
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a2a3629c6481b34981fa7a057d74206dd">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID0 */</span>
<a name="l00428"></a>00428     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a60ed16fc95f740785d0709293829fa9a">reserved_2_15</a>                : 14;
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aef5eb75b62130da38be70551f00866b4">start1</a>                       : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00430"></a>00430 <span class="comment">                                                         ignored if the HAB status is busy (FDEQ_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a36cf53126120722c1ab49016060f21d0">start0</a>                       : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00432"></a>00432 <span class="comment">                                                         ignored if the HAB status is busy (FDEQ_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#else</span>
<a name="l00434"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a36cf53126120722c1ab49016060f21d0">00434</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a36cf53126120722c1ab49016060f21d0">start0</a>                       : 1;
<a name="l00435"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aef5eb75b62130da38be70551f00866b4">00435</a>     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aef5eb75b62130da38be70551f00866b4">start1</a>                       : 1;
<a name="l00436"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a60ed16fc95f740785d0709293829fa9a">00436</a>     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a60ed16fc95f740785d0709293829fa9a">reserved_2_15</a>                : 14;
<a name="l00437"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a2a3629c6481b34981fa7a057d74206dd">00437</a>     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#a2a3629c6481b34981fa7a057d74206dd">jobid0</a>                       : 16;
<a name="l00438"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#ab4015aac82e3ffcbaa867a06911697c1">00438</a>     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#ab4015aac82e3ffcbaa867a06911697c1">jobid1</a>                       : 16;
<a name="l00439"></a><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aee85a8b99451563e9452337af365c20e">00439</a>     uint64_t <a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html#aee85a8b99451563e9452337af365c20e">reserved_48_63</a>               : 16;
<a name="l00440"></a>00440 <span class="preprocessor">#endif</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__control.html#a62f521e65a50a9c9dd6b6c4ccbe5d3b6">s</a>;
<a name="l00442"></a><a class="code" href="unioncvmx__fdeqx__control.html#a85ec6018849268d07529e6f0d54c12a6">00442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__control_1_1cvmx__fdeqx__control__s.html">cvmx_fdeqx_control_s</a>           <a class="code" href="unioncvmx__fdeqx__control.html#a85ec6018849268d07529e6f0d54c12a6">cnf75xx</a>;
<a name="l00443"></a>00443 };
<a name="l00444"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ad829699e0725b55218e760566a44e1e2">00444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__control.html" title="cvmx_fdeq::_control">cvmx_fdeqx_control</a> <a class="code" href="unioncvmx__fdeqx__control.html" title="cvmx_fdeq::_control">cvmx_fdeqx_control_t</a>;
<a name="l00445"></a>00445 <span class="comment"></span>
<a name="l00446"></a>00446 <span class="comment">/**</span>
<a name="l00447"></a>00447 <span class="comment"> * cvmx_fdeq#_ecc_control0</span>
<a name="l00448"></a>00448 <span class="comment"> *</span>
<a name="l00449"></a>00449 <span class="comment"> * This register controls ECC parameters.</span>
<a name="l00450"></a>00450 <span class="comment"> *</span>
<a name="l00451"></a>00451 <span class="comment"> */</span>
<a name="l00452"></a><a class="code" href="unioncvmx__fdeqx__ecc__control0.html">00452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__ecc__control0.html" title="cvmx_fdeq::_ecc_control0">cvmx_fdeqx_ecc_control0</a> {
<a name="l00453"></a><a class="code" href="unioncvmx__fdeqx__ecc__control0.html#a7cd9115899a17be1a1aca3c4c99444be">00453</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__ecc__control0.html#a7cd9115899a17be1a1aca3c4c99444be">u64</a>;
<a name="l00454"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html">00454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html">cvmx_fdeqx_ecc_control0_s</a> {
<a name="l00455"></a>00455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a8cf7f2fad466e07b049e2a82bf213e2e">reserved_15_63</a>               : 49;
<a name="l00457"></a>00457     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a16ade288118c0cb4612ef8fc646e6500">wrdma_flip_syn</a>               : 2;  <span class="comment">/**&lt; WRDMA Memory Syndrome Flip Bits */</span>
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a7067bb0f9bcc672f84d316c61825c26d">wrdma_cor_dis</a>                : 1;  <span class="comment">/**&lt; WRDMA Memory ECC disable */</span>
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#adc73033af0b8df6268d8b96cbd1494fb">dft_oif_flip_syn</a>             : 2;  <span class="comment">/**&lt; DFT IN Memory Syndrome Flip Bits */</span>
<a name="l00460"></a>00460     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a012dbdda3f199f2786fcdc0e6701a6af">dft_oif_cor_dis</a>              : 1;  <span class="comment">/**&lt; DFT IN Memory ECC disable */</span>
<a name="l00461"></a>00461     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a53f0fdceab78693c24dadfa5a150a12f">dft_ping_flip_syn</a>            : 2;  <span class="comment">/**&lt; DFT IN Memory Syndrome Flip Bits */</span>
<a name="l00462"></a>00462     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#abc058979293b20470577dc69d5b38e86">dft_ping_cor_dis</a>             : 1;  <span class="comment">/**&lt; DFT IN Memory ECC disable */</span>
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#acefe3b3d6a767b9152cd310be636537f">dft_pong_flip_syn</a>            : 2;  <span class="comment">/**&lt; DFT OUT Memory Syndrome Flip Bits */</span>
<a name="l00464"></a>00464     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a791b583dbe60284cb90127019c505fc4">dft_pong_cor_dis</a>             : 1;  <span class="comment">/**&lt; DFT OUT Memory ECC disable */</span>
<a name="l00465"></a>00465     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#afd130a61d996ddb4b032fee370ba6bd1">buf_flip_syn</a>                 : 2;  <span class="comment">/**&lt; FDEQ BUF Memory Syndrome Flip Bits */</span>
<a name="l00466"></a>00466     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a75216700fd070dde1ed64fbb0f839f05">buf_cor_dis</a>                  : 1;  <span class="comment">/**&lt; FDEQ BUF Memory ECC disable */</span>
<a name="l00467"></a>00467 <span class="preprocessor">#else</span>
<a name="l00468"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a75216700fd070dde1ed64fbb0f839f05">00468</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a75216700fd070dde1ed64fbb0f839f05">buf_cor_dis</a>                  : 1;
<a name="l00469"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#afd130a61d996ddb4b032fee370ba6bd1">00469</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#afd130a61d996ddb4b032fee370ba6bd1">buf_flip_syn</a>                 : 2;
<a name="l00470"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a791b583dbe60284cb90127019c505fc4">00470</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a791b583dbe60284cb90127019c505fc4">dft_pong_cor_dis</a>             : 1;
<a name="l00471"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#acefe3b3d6a767b9152cd310be636537f">00471</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#acefe3b3d6a767b9152cd310be636537f">dft_pong_flip_syn</a>            : 2;
<a name="l00472"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#abc058979293b20470577dc69d5b38e86">00472</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#abc058979293b20470577dc69d5b38e86">dft_ping_cor_dis</a>             : 1;
<a name="l00473"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a53f0fdceab78693c24dadfa5a150a12f">00473</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a53f0fdceab78693c24dadfa5a150a12f">dft_ping_flip_syn</a>            : 2;
<a name="l00474"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a012dbdda3f199f2786fcdc0e6701a6af">00474</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a012dbdda3f199f2786fcdc0e6701a6af">dft_oif_cor_dis</a>              : 1;
<a name="l00475"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#adc73033af0b8df6268d8b96cbd1494fb">00475</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#adc73033af0b8df6268d8b96cbd1494fb">dft_oif_flip_syn</a>             : 2;
<a name="l00476"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a7067bb0f9bcc672f84d316c61825c26d">00476</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a7067bb0f9bcc672f84d316c61825c26d">wrdma_cor_dis</a>                : 1;
<a name="l00477"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a16ade288118c0cb4612ef8fc646e6500">00477</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a16ade288118c0cb4612ef8fc646e6500">wrdma_flip_syn</a>               : 2;
<a name="l00478"></a><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a8cf7f2fad466e07b049e2a82bf213e2e">00478</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html#a8cf7f2fad466e07b049e2a82bf213e2e">reserved_15_63</a>               : 49;
<a name="l00479"></a>00479 <span class="preprocessor">#endif</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__ecc__control0.html#acf8c8ee628c7bf6ea2a71bb9dc8bcd0a">s</a>;
<a name="l00481"></a><a class="code" href="unioncvmx__fdeqx__ecc__control0.html#a497c91f7c34f142a1811caf8a7a4300e">00481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__ecc__control0_1_1cvmx__fdeqx__ecc__control0__s.html">cvmx_fdeqx_ecc_control0_s</a>      <a class="code" href="unioncvmx__fdeqx__ecc__control0.html#a497c91f7c34f142a1811caf8a7a4300e">cnf75xx</a>;
<a name="l00482"></a>00482 };
<a name="l00483"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a12e454b275b45bf523bc6608e0b95c4a">00483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__ecc__control0.html" title="cvmx_fdeq::_ecc_control0">cvmx_fdeqx_ecc_control0</a> <a class="code" href="unioncvmx__fdeqx__ecc__control0.html" title="cvmx_fdeq::_ecc_control0">cvmx_fdeqx_ecc_control0_t</a>;
<a name="l00484"></a>00484 <span class="comment"></span>
<a name="l00485"></a>00485 <span class="comment">/**</span>
<a name="l00486"></a>00486 <span class="comment"> * cvmx_fdeq#_ecc_status0</span>
<a name="l00487"></a>00487 <span class="comment"> *</span>
<a name="l00488"></a>00488 <span class="comment"> * This register indicates ECC status.</span>
<a name="l00489"></a>00489 <span class="comment"> *</span>
<a name="l00490"></a>00490 <span class="comment"> */</span>
<a name="l00491"></a><a class="code" href="unioncvmx__fdeqx__ecc__status0.html">00491</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__ecc__status0.html" title="cvmx_fdeq::_ecc_status0">cvmx_fdeqx_ecc_status0</a> {
<a name="l00492"></a><a class="code" href="unioncvmx__fdeqx__ecc__status0.html#a92fc8c904a62b004bceff14ca906c83e">00492</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__ecc__status0.html#a92fc8c904a62b004bceff14ca906c83e">u64</a>;
<a name="l00493"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html">00493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html">cvmx_fdeqx_ecc_status0_s</a> {
<a name="l00494"></a>00494 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ad3d28d6860fe42f8092f7c32571cbff6">reserved_10_63</a>               : 54;
<a name="l00496"></a>00496     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#adab871e19cdfa93d51aa0c79a68def58">wrdma_dbe</a>                    : 1;  <span class="comment">/**&lt; WRDMA Memory Double Bit Error */</span>
<a name="l00497"></a>00497     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ab6cd3fb1f8a35ba2dac499fe8fb14018">wrdma_sbe</a>                    : 1;  <span class="comment">/**&lt; WRDMA Memory Single Bit Error */</span>
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1cd40bec79f446bf8fe49cc49aeb53a9">dft_oif_dbe</a>                  : 1;  <span class="comment">/**&lt; DFT IN Memory Double Bit Error */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6b2441b0b6d63a5c0518e160612db01f">dft_oif_sbe</a>                  : 1;  <span class="comment">/**&lt; DFT IN Memory Single Bit Error */</span>
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a0da794761bab9fceb9883d81cf5dcd55">dft_ping_dbe</a>                 : 1;  <span class="comment">/**&lt; DFT IN Memory Double Bit Error */</span>
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a78d6885ba73dfc4f1bdc2e9d697dd5cb">dft_ping_sbe</a>                 : 1;  <span class="comment">/**&lt; DFT IN Memory Single Bit Error */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6538870bc52dad49b67ce915210c6626">dft_pong_dbe</a>                 : 1;  <span class="comment">/**&lt; DFT OUT Memory Double Bit Error */</span>
<a name="l00503"></a>00503     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1274432145af29022928c895ccca9218">dft_pong_sbe</a>                 : 1;  <span class="comment">/**&lt; DFT OUT Memory Single Bit Error */</span>
<a name="l00504"></a>00504     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a3ed1cbff06dcff99ee50ec869dc228b2">buf_dbe</a>                      : 1;  <span class="comment">/**&lt; FDEQ BUF Memory Double Bit Error */</span>
<a name="l00505"></a>00505     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a9c4dc26ecd345a846d09e072b040851b">buf_sbe</a>                      : 1;  <span class="comment">/**&lt; FDEQ BUF Memory Single Bit Error */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#else</span>
<a name="l00507"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a9c4dc26ecd345a846d09e072b040851b">00507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a9c4dc26ecd345a846d09e072b040851b">buf_sbe</a>                      : 1;
<a name="l00508"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a3ed1cbff06dcff99ee50ec869dc228b2">00508</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a3ed1cbff06dcff99ee50ec869dc228b2">buf_dbe</a>                      : 1;
<a name="l00509"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1274432145af29022928c895ccca9218">00509</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1274432145af29022928c895ccca9218">dft_pong_sbe</a>                 : 1;
<a name="l00510"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6538870bc52dad49b67ce915210c6626">00510</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6538870bc52dad49b67ce915210c6626">dft_pong_dbe</a>                 : 1;
<a name="l00511"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a78d6885ba73dfc4f1bdc2e9d697dd5cb">00511</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a78d6885ba73dfc4f1bdc2e9d697dd5cb">dft_ping_sbe</a>                 : 1;
<a name="l00512"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a0da794761bab9fceb9883d81cf5dcd55">00512</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a0da794761bab9fceb9883d81cf5dcd55">dft_ping_dbe</a>                 : 1;
<a name="l00513"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6b2441b0b6d63a5c0518e160612db01f">00513</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a6b2441b0b6d63a5c0518e160612db01f">dft_oif_sbe</a>                  : 1;
<a name="l00514"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1cd40bec79f446bf8fe49cc49aeb53a9">00514</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#a1cd40bec79f446bf8fe49cc49aeb53a9">dft_oif_dbe</a>                  : 1;
<a name="l00515"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ab6cd3fb1f8a35ba2dac499fe8fb14018">00515</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ab6cd3fb1f8a35ba2dac499fe8fb14018">wrdma_sbe</a>                    : 1;
<a name="l00516"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#adab871e19cdfa93d51aa0c79a68def58">00516</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#adab871e19cdfa93d51aa0c79a68def58">wrdma_dbe</a>                    : 1;
<a name="l00517"></a><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ad3d28d6860fe42f8092f7c32571cbff6">00517</a>     uint64_t <a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html#ad3d28d6860fe42f8092f7c32571cbff6">reserved_10_63</a>               : 54;
<a name="l00518"></a>00518 <span class="preprocessor">#endif</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__ecc__status0.html#a42ff3c0094abd4af29eb910e33a77849">s</a>;
<a name="l00520"></a><a class="code" href="unioncvmx__fdeqx__ecc__status0.html#a4c2955fe064db69baf5d0ee890aa2fd4">00520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__ecc__status0_1_1cvmx__fdeqx__ecc__status0__s.html">cvmx_fdeqx_ecc_status0_s</a>       <a class="code" href="unioncvmx__fdeqx__ecc__status0.html#a4c2955fe064db69baf5d0ee890aa2fd4">cnf75xx</a>;
<a name="l00521"></a>00521 };
<a name="l00522"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ab63a5b47d357fbd5d6bc80e2202c3072">00522</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__ecc__status0.html" title="cvmx_fdeq::_ecc_status0">cvmx_fdeqx_ecc_status0</a> <a class="code" href="unioncvmx__fdeqx__ecc__status0.html" title="cvmx_fdeq::_ecc_status0">cvmx_fdeqx_ecc_status0_t</a>;
<a name="l00523"></a>00523 <span class="comment"></span>
<a name="l00524"></a>00524 <span class="comment">/**</span>
<a name="l00525"></a>00525 <span class="comment"> * cvmx_fdeq#_eco</span>
<a name="l00526"></a>00526 <span class="comment"> *</span>
<a name="l00527"></a>00527 <span class="comment"> * An ECO CSR</span>
<a name="l00528"></a>00528 <span class="comment"> *</span>
<a name="l00529"></a>00529 <span class="comment"> */</span>
<a name="l00530"></a><a class="code" href="unioncvmx__fdeqx__eco.html">00530</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__eco.html" title="cvmx_fdeq::_eco">cvmx_fdeqx_eco</a> {
<a name="l00531"></a><a class="code" href="unioncvmx__fdeqx__eco.html#a9ae97b4e91060597657323726e8464b0">00531</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__eco.html#a9ae97b4e91060597657323726e8464b0">u64</a>;
<a name="l00532"></a><a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html">00532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html">cvmx_fdeqx_eco_s</a> {
<a name="l00533"></a>00533 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html#ac1afb1e4f67b3d58bc2a07252d824ae1">eco_rw</a>                       : 64; <span class="comment">/**&lt; Reserved for ECO usage. */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#else</span>
<a name="l00536"></a><a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html#ac1afb1e4f67b3d58bc2a07252d824ae1">00536</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html#ac1afb1e4f67b3d58bc2a07252d824ae1">eco_rw</a>                       : 64;
<a name="l00537"></a>00537 <span class="preprocessor">#endif</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__eco.html#abc5bf24e24255ea1a80ad490f744c27c">s</a>;
<a name="l00539"></a><a class="code" href="unioncvmx__fdeqx__eco.html#a9f2a30723a982913ea907d28f90d1d4b">00539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__eco_1_1cvmx__fdeqx__eco__s.html">cvmx_fdeqx_eco_s</a>               <a class="code" href="unioncvmx__fdeqx__eco.html#a9f2a30723a982913ea907d28f90d1d4b">cnf75xx</a>;
<a name="l00540"></a>00540 };
<a name="l00541"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a54b87eaf21c23b90596a502e3f72131e">00541</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__eco.html" title="cvmx_fdeq::_eco">cvmx_fdeqx_eco</a> <a class="code" href="unioncvmx__fdeqx__eco.html" title="cvmx_fdeq::_eco">cvmx_fdeqx_eco_t</a>;
<a name="l00542"></a>00542 <span class="comment"></span>
<a name="l00543"></a>00543 <span class="comment">/**</span>
<a name="l00544"></a>00544 <span class="comment"> * cvmx_fdeq#_error_enable0</span>
<a name="l00545"></a>00545 <span class="comment"> *</span>
<a name="l00546"></a>00546 <span class="comment"> * This register enables error reporting for FDEQ_ERROR_SOURCE0 register</span>
<a name="l00547"></a>00547 <span class="comment"> *</span>
<a name="l00548"></a>00548 <span class="comment"> */</span>
<a name="l00549"></a><a class="code" href="unioncvmx__fdeqx__error__enable0.html">00549</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__enable0.html" title="cvmx_fdeq::_error_enable0">cvmx_fdeqx_error_enable0</a> {
<a name="l00550"></a><a class="code" href="unioncvmx__fdeqx__error__enable0.html#abc7bdfe2f73d3ee5c9853bd30f448216">00550</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__error__enable0.html#abc7bdfe2f73d3ee5c9853bd30f448216">u64</a>;
<a name="l00551"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html">00551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html">cvmx_fdeqx_error_enable0_s</a> {
<a name="l00552"></a>00552 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#afc415593faefbf329c689a7f65ef039f">rsv1</a>                         : 58; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00554"></a>00554     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#aa817db42d8529b4765f4a4f75f99c8a8">rp1_of_en</a>                    : 1;  <span class="comment">/**&lt; Error enable for Port1 Overflow. */</span>
<a name="l00555"></a>00555     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ac3f646c63dc4bbd5c13d65027152f735">rp0_of_en</a>                    : 1;  <span class="comment">/**&lt; Error enable for Port0 Overflow. */</span>
<a name="l00556"></a>00556     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#a8f358c0877495b0f6a5cb77badb42be0">rsv0</a>                         : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00557"></a>00557     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#acfb40c5dc4ec841a2bbe9bfd036a7e7c">rp1_uf_en</a>                    : 1;  <span class="comment">/**&lt; Error enable for Port1 Underflow. */</span>
<a name="l00558"></a>00558     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ae58e85a2c87ac16763edbf8612318223">rp0_uf_en</a>                    : 1;  <span class="comment">/**&lt; Error enable for Port0 Underflow. */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#else</span>
<a name="l00560"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ae58e85a2c87ac16763edbf8612318223">00560</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ae58e85a2c87ac16763edbf8612318223">rp0_uf_en</a>                    : 1;
<a name="l00561"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#acfb40c5dc4ec841a2bbe9bfd036a7e7c">00561</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#acfb40c5dc4ec841a2bbe9bfd036a7e7c">rp1_uf_en</a>                    : 1;
<a name="l00562"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#a8f358c0877495b0f6a5cb77badb42be0">00562</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#a8f358c0877495b0f6a5cb77badb42be0">rsv0</a>                         : 2;
<a name="l00563"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ac3f646c63dc4bbd5c13d65027152f735">00563</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#ac3f646c63dc4bbd5c13d65027152f735">rp0_of_en</a>                    : 1;
<a name="l00564"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#aa817db42d8529b4765f4a4f75f99c8a8">00564</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#aa817db42d8529b4765f4a4f75f99c8a8">rp1_of_en</a>                    : 1;
<a name="l00565"></a><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#afc415593faefbf329c689a7f65ef039f">00565</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html#afc415593faefbf329c689a7f65ef039f">rsv1</a>                         : 58;
<a name="l00566"></a>00566 <span class="preprocessor">#endif</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__error__enable0.html#af05829a6ea6e74f4cca90432126ce644">s</a>;
<a name="l00568"></a><a class="code" href="unioncvmx__fdeqx__error__enable0.html#af4d2f61b41fa28c0c16dbc87800d8ea9">00568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__enable0_1_1cvmx__fdeqx__error__enable0__s.html">cvmx_fdeqx_error_enable0_s</a>     <a class="code" href="unioncvmx__fdeqx__error__enable0.html#af4d2f61b41fa28c0c16dbc87800d8ea9">cnf75xx</a>;
<a name="l00569"></a>00569 };
<a name="l00570"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ac0efb7de04bf38928a9ad272e3b72047">00570</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__enable0.html" title="cvmx_fdeq::_error_enable0">cvmx_fdeqx_error_enable0</a> <a class="code" href="unioncvmx__fdeqx__error__enable0.html" title="cvmx_fdeq::_error_enable0">cvmx_fdeqx_error_enable0_t</a>;
<a name="l00571"></a>00571 <span class="comment"></span>
<a name="l00572"></a>00572 <span class="comment">/**</span>
<a name="l00573"></a>00573 <span class="comment"> * cvmx_fdeq#_error_enable1</span>
<a name="l00574"></a>00574 <span class="comment"> *</span>
<a name="l00575"></a>00575 <span class="comment"> * This register enables error reporting for FDEQ_ERROR_SOURCE1 register</span>
<a name="l00576"></a>00576 <span class="comment"> *</span>
<a name="l00577"></a>00577 <span class="comment"> */</span>
<a name="l00578"></a><a class="code" href="unioncvmx__fdeqx__error__enable1.html">00578</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__enable1.html" title="cvmx_fdeq::_error_enable1">cvmx_fdeqx_error_enable1</a> {
<a name="l00579"></a><a class="code" href="unioncvmx__fdeqx__error__enable1.html#a56dbebbe61beb891520f2f5c6cdd6c03">00579</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__error__enable1.html#a56dbebbe61beb891520f2f5c6cdd6c03">u64</a>;
<a name="l00580"></a><a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html">00580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html">cvmx_fdeqx_error_enable1_s</a> {
<a name="l00581"></a>00581 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#ab0f936ac6de523e94781cd69bab5ad22">rsv</a>                          : 63; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#a301d0cd3da71b0446b1a0d6c39eeb80e">mmse_err_en</a>                  : 1;  <span class="comment">/**&lt; Error enable for FDEQ(0..1)_ERROR_SOURCE1 Register. */</span>
<a name="l00584"></a>00584 <span class="preprocessor">#else</span>
<a name="l00585"></a><a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#a301d0cd3da71b0446b1a0d6c39eeb80e">00585</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#a301d0cd3da71b0446b1a0d6c39eeb80e">mmse_err_en</a>                  : 1;
<a name="l00586"></a><a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#ab0f936ac6de523e94781cd69bab5ad22">00586</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html#ab0f936ac6de523e94781cd69bab5ad22">rsv</a>                          : 63;
<a name="l00587"></a>00587 <span class="preprocessor">#endif</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__error__enable1.html#a13e188860f9903a16f164ec22135a909">s</a>;
<a name="l00589"></a><a class="code" href="unioncvmx__fdeqx__error__enable1.html#acfd4001e6e10ccb25f339cf59c5a36da">00589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__enable1_1_1cvmx__fdeqx__error__enable1__s.html">cvmx_fdeqx_error_enable1_s</a>     <a class="code" href="unioncvmx__fdeqx__error__enable1.html#acfd4001e6e10ccb25f339cf59c5a36da">cnf75xx</a>;
<a name="l00590"></a>00590 };
<a name="l00591"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aab9bd1a65bce84354fb3634cf2e1b6c3">00591</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__enable1.html" title="cvmx_fdeq::_error_enable1">cvmx_fdeqx_error_enable1</a> <a class="code" href="unioncvmx__fdeqx__error__enable1.html" title="cvmx_fdeq::_error_enable1">cvmx_fdeqx_error_enable1_t</a>;
<a name="l00592"></a>00592 <span class="comment"></span>
<a name="l00593"></a>00593 <span class="comment">/**</span>
<a name="l00594"></a>00594 <span class="comment"> * cvmx_fdeq#_error_source0</span>
<a name="l00595"></a>00595 <span class="comment"> *</span>
<a name="l00596"></a>00596 <span class="comment"> * This register contains error source information.</span>
<a name="l00597"></a>00597 <span class="comment"> *</span>
<a name="l00598"></a>00598 <span class="comment"> */</span>
<a name="l00599"></a><a class="code" href="unioncvmx__fdeqx__error__source0.html">00599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__source0.html" title="cvmx_fdeq::_error_source0">cvmx_fdeqx_error_source0</a> {
<a name="l00600"></a><a class="code" href="unioncvmx__fdeqx__error__source0.html#af598185d9ef1555b9f0321459d7cd028">00600</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__error__source0.html#af598185d9ef1555b9f0321459d7cd028">u64</a>;
<a name="l00601"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html">00601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html">cvmx_fdeqx_error_source0_s</a> {
<a name="l00602"></a>00602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#af7765752dc2ce284ccd12c395e43dec8">reserved_48_63</a>               : 16;
<a name="l00604"></a>00604     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#ad93ce00f1aaf789bb1b17a90c6fc74b7">rp1_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID for Read Port 1 Overflow/Underflow */</span>
<a name="l00605"></a>00605     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a133ca6812debddb05b6195fe19165dec">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID for Read Port 0 Overflow/Underflow */</span>
<a name="l00606"></a>00606     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#aa7078c828987d57431d1d94b2925ece7">reserved_6_15</a>                : 10;
<a name="l00607"></a>00607     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a36439008b6c6d8743d010bccabf3c5a3">rp1_of</a>                       : 1;  <span class="comment">/**&lt; Read Port1 overflow - Need to add H to access (same for other W1C) */</span>
<a name="l00608"></a>00608     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#adca11c9d3a84227426d15af255821280">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read Port0 overflow */</span>
<a name="l00609"></a>00609     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a525afcf50ad0e3f5d1c8d5d89c32cc84">reserved_2_3</a>                 : 2;
<a name="l00610"></a>00610     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#acefdd99a6ed4185b9b240642029785eb">rp1_uf</a>                       : 1;  <span class="comment">/**&lt; Read Port1 underflow */</span>
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a2cf8b4806d6335e024f0bc6407f36bd6">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read Port0 underflow */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a2cf8b4806d6335e024f0bc6407f36bd6">00613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a2cf8b4806d6335e024f0bc6407f36bd6">rp0_uf</a>                       : 1;
<a name="l00614"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#acefdd99a6ed4185b9b240642029785eb">00614</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#acefdd99a6ed4185b9b240642029785eb">rp1_uf</a>                       : 1;
<a name="l00615"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a525afcf50ad0e3f5d1c8d5d89c32cc84">00615</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a525afcf50ad0e3f5d1c8d5d89c32cc84">reserved_2_3</a>                 : 2;
<a name="l00616"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#adca11c9d3a84227426d15af255821280">00616</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#adca11c9d3a84227426d15af255821280">rp0_of</a>                       : 1;
<a name="l00617"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a36439008b6c6d8743d010bccabf3c5a3">00617</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a36439008b6c6d8743d010bccabf3c5a3">rp1_of</a>                       : 1;
<a name="l00618"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#aa7078c828987d57431d1d94b2925ece7">00618</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#aa7078c828987d57431d1d94b2925ece7">reserved_6_15</a>                : 10;
<a name="l00619"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a133ca6812debddb05b6195fe19165dec">00619</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#a133ca6812debddb05b6195fe19165dec">rp0_jobid_ufof</a>               : 16;
<a name="l00620"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#ad93ce00f1aaf789bb1b17a90c6fc74b7">00620</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#ad93ce00f1aaf789bb1b17a90c6fc74b7">rp1_jobid_ufof</a>               : 16;
<a name="l00621"></a><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#af7765752dc2ce284ccd12c395e43dec8">00621</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html#af7765752dc2ce284ccd12c395e43dec8">reserved_48_63</a>               : 16;
<a name="l00622"></a>00622 <span class="preprocessor">#endif</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__error__source0.html#ab03a3960d8ffe29233c1a1f2eec9fe9c">s</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__fdeqx__error__source0.html#ab298f9313197211a92702094364e560f">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__source0_1_1cvmx__fdeqx__error__source0__s.html">cvmx_fdeqx_error_source0_s</a>     <a class="code" href="unioncvmx__fdeqx__error__source0.html#ab298f9313197211a92702094364e560f">cnf75xx</a>;
<a name="l00625"></a>00625 };
<a name="l00626"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ad46cd7c95914274ef0ee92ef768513d6">00626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__source0.html" title="cvmx_fdeq::_error_source0">cvmx_fdeqx_error_source0</a> <a class="code" href="unioncvmx__fdeqx__error__source0.html" title="cvmx_fdeq::_error_source0">cvmx_fdeqx_error_source0_t</a>;
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/**</span>
<a name="l00629"></a>00629 <span class="comment"> * cvmx_fdeq#_error_source1</span>
<a name="l00630"></a>00630 <span class="comment"> *</span>
<a name="l00631"></a>00631 <span class="comment"> * This register contains error source information.</span>
<a name="l00632"></a>00632 <span class="comment"> *</span>
<a name="l00633"></a>00633 <span class="comment"> */</span>
<a name="l00634"></a><a class="code" href="unioncvmx__fdeqx__error__source1.html">00634</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__source1.html" title="cvmx_fdeq::_error_source1">cvmx_fdeqx_error_source1</a> {
<a name="l00635"></a><a class="code" href="unioncvmx__fdeqx__error__source1.html#a5a64c990db3db17e640f22efd2d47184">00635</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__error__source1.html#a5a64c990db3db17e640f22efd2d47184">u64</a>;
<a name="l00636"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html">00636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html">cvmx_fdeqx_error_source1_s</a> {
<a name="l00637"></a>00637 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#afbaf9a02f046fa85ad21d45555cbbb21">reserved_58_63</a>               : 6;
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aec48af2809b95ea871acf80de0d182fb">subdemap_fifo_err</a>            : 16; <span class="comment">/**&lt; Sub DEMAP Fifo Error */</span>
<a name="l00640"></a>00640     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aea32d9d6ce7b76fee62721dd2778a271">regen_fifo_err</a>               : 8;  <span class="comment">/**&lt; REGEN Fifo Error */</span>
<a name="l00641"></a>00641     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a7eefae07f5e61f469cc2f490c53d087a">fde_fifo_err</a>                 : 2;  <span class="comment">/**&lt; FDE Fifo Error */</span>
<a name="l00642"></a>00642     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a3df12f90e8369dadc84e21892b14fd16">rp1_jobid_err</a>                : 16; <span class="comment">/**&lt; MMSE Job ID for Error */</span>
<a name="l00643"></a>00643     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a5684b000ed68f78fbb76ab2e35911a75">rp0_jobid_err</a>                : 16; <span class="comment">/**&lt; MMSE Job ID for Error */</span>
<a name="l00644"></a>00644 <span class="preprocessor">#else</span>
<a name="l00645"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a5684b000ed68f78fbb76ab2e35911a75">00645</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a5684b000ed68f78fbb76ab2e35911a75">rp0_jobid_err</a>                : 16;
<a name="l00646"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a3df12f90e8369dadc84e21892b14fd16">00646</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a3df12f90e8369dadc84e21892b14fd16">rp1_jobid_err</a>                : 16;
<a name="l00647"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a7eefae07f5e61f469cc2f490c53d087a">00647</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#a7eefae07f5e61f469cc2f490c53d087a">fde_fifo_err</a>                 : 2;
<a name="l00648"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aea32d9d6ce7b76fee62721dd2778a271">00648</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aea32d9d6ce7b76fee62721dd2778a271">regen_fifo_err</a>               : 8;
<a name="l00649"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aec48af2809b95ea871acf80de0d182fb">00649</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#aec48af2809b95ea871acf80de0d182fb">subdemap_fifo_err</a>            : 16;
<a name="l00650"></a><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#afbaf9a02f046fa85ad21d45555cbbb21">00650</a>     uint64_t <a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html#afbaf9a02f046fa85ad21d45555cbbb21">reserved_58_63</a>               : 6;
<a name="l00651"></a>00651 <span class="preprocessor">#endif</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__error__source1.html#a7bfb783aca38d5c502572ab6cc6b7fd7">s</a>;
<a name="l00653"></a><a class="code" href="unioncvmx__fdeqx__error__source1.html#a283b43775821e6a5913a1c62ad0d53d6">00653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__error__source1_1_1cvmx__fdeqx__error__source1__s.html">cvmx_fdeqx_error_source1_s</a>     <a class="code" href="unioncvmx__fdeqx__error__source1.html#a283b43775821e6a5913a1c62ad0d53d6">cnf75xx</a>;
<a name="l00654"></a>00654 };
<a name="l00655"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#abc5df404fb0111e63e85bd52f6860f38">00655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__error__source1.html" title="cvmx_fdeq::_error_source1">cvmx_fdeqx_error_source1</a> <a class="code" href="unioncvmx__fdeqx__error__source1.html" title="cvmx_fdeq::_error_source1">cvmx_fdeqx_error_source1_t</a>;
<a name="l00656"></a>00656 <span class="comment"></span>
<a name="l00657"></a>00657 <span class="comment">/**</span>
<a name="l00658"></a>00658 <span class="comment"> * cvmx_fdeq#_jd0_cfg0</span>
<a name="l00659"></a>00659 <span class="comment"> *</span>
<a name="l00660"></a>00660 <span class="comment"> * This register space contains the FDEQ job descriptor data.</span>
<a name="l00661"></a>00661 <span class="comment"> *</span>
<a name="l00662"></a>00662 <span class="comment"> */</span>
<a name="l00663"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html">00663</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html" title="cvmx_fdeq::_jd0_cfg0">cvmx_fdeqx_jd0_cfg0</a> {
<a name="l00664"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html#a68e7487201d6acdbe8e48e51bad329df">00664</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html#a68e7487201d6acdbe8e48e51bad329df">u64</a>;
<a name="l00665"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html">00665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html">cvmx_fdeqx_jd0_cfg0_s</a> {
<a name="l00666"></a>00666 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae97a32aebab8fbc4354c7fb312cc9939">reserved_47_63</a>               : 17;
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a842e149d1aaf4e4bca5e0be0ee3856b0">mmse_idft_bypass</a>             : 1;  <span class="comment">/**&lt; MMSE bypass flag</span>
<a name="l00669"></a>00669 <span class="comment">                                                         If set to 1, MMSE and the IDFT are bypassed */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#adbabd62fc38dcde6ce6cd55afdeabcbb">mmse_bypass</a>                  : 1;  <span class="comment">/**&lt; MMSE bypass flag</span>
<a name="l00671"></a>00671 <span class="comment">                                                         If set to 1, MMSE is bypassed */</span>
<a name="l00672"></a>00672     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a11fa3cf2da18553b8106d72ed11f2fd1">idft_bypass</a>                  : 1;  <span class="comment">/**&lt; IDFT bypass flag</span>
<a name="l00673"></a>00673 <span class="comment">                                                         If set to 1, IDFT and all subsequent modules are bypassed */</span>
<a name="l00674"></a>00674     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ade839da129ae43f41870c25fc068c77c">demapper_bypass</a>              : 1;  <span class="comment">/**&lt; Demapper bypass flag</span>
<a name="l00675"></a>00675 <span class="comment">                                                         If set to 1, demapper and all subsequent modules are bypassed */</span>
<a name="l00676"></a>00676     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a98e4bea2c7fcca5e10481872de5cfbcc">descrambler_bypass</a>           : 1;  <span class="comment">/**&lt; Descrambler bypass flag</span>
<a name="l00677"></a>00677 <span class="comment">                                                         If set to 1, descrambler and all subsequent modules are bypassed */</span>
<a name="l00678"></a>00678     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8ee7d9810784407f386c63b557ccb3cb">ack_scomb_bypass</a>             : 1;  <span class="comment">/**&lt; ACK soft combining bypass flag</span>
<a name="l00679"></a>00679 <span class="comment">                                                         If set to 1, ACK soft combining is bypassed */</span>
<a name="l00680"></a>00680     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a3fe03621e121086e24aa61cbfcfedf15">ri_scomb_bypass</a>              : 1;  <span class="comment">/**&lt; RI soft combining bypass flag</span>
<a name="l00681"></a>00681 <span class="comment">                                                         If set to 1, RI soft combining is bypassed */</span>
<a name="l00682"></a>00682     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2c1ada859bbad995d00a7573f8045714">cqi_scomb_bypass</a>             : 1;  <span class="comment">/**&lt; CQI soft combining bypass flag</span>
<a name="l00683"></a>00683 <span class="comment">                                                         If set to 1, it indicates CQI is not RM encoded and will be bypassed */</span>
<a name="l00684"></a>00684     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a93013f056f59e826e6c596a97c7ab6ab">ack_extract_bypass</a>           : 1;  <span class="comment">/**&lt; ACK extraction bypass flag</span>
<a name="l00685"></a>00685 <span class="comment">                                                         If set  to 1, bypass</span>
<a name="l00686"></a>00686 <span class="comment">                                                         If set to 0, ACK extraction takes place in addition to soft combining */</span>
<a name="l00687"></a>00687     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a25ab7b539bb296d6c6aebd89b3f9139e">ri_extract_bypass</a>            : 1;  <span class="comment">/**&lt; RI extraction bypass flag</span>
<a name="l00688"></a>00688 <span class="comment">                                                         If set  to 1, bypass</span>
<a name="l00689"></a>00689 <span class="comment">                                                         If set to 0, RI extraction takes place in addition to soft combining */</span>
<a name="l00690"></a>00690     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2ba95b69cb6a08bdd4ce7d94ae2003d7">report_bypass</a>                : 1;  <span class="comment">/**&lt; FDEQ Report bypass flag</span>
<a name="l00691"></a>00691 <span class="comment">                                                         If set to 1, FDEQ Report is not generated */</span>
<a name="l00692"></a>00692     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a73b8bb3e2ef0899e930fc5ffcf998e76">reserved_33_35</a>               : 3;
<a name="l00693"></a>00693     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a38054ed2151fba89d63a26c5fb9b4006">cp_type</a>                      : 1;  <span class="comment">/**&lt; CP Type</span>
<a name="l00694"></a>00694 <span class="comment">                                                         &apos;0&apos;: Normal CP</span>
<a name="l00695"></a>00695 <span class="comment">                                                         &apos;1&apos;: Extended CP */</span>
<a name="l00696"></a>00696     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a0f01fb93f44d851eca5adae164611275">reserved_29_31</a>               : 3;
<a name="l00697"></a>00697     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aac9cb28dfb6b9aced65b4615b18a6717">layer_id</a>                     : 1;  <span class="comment">/**&lt; Layer identifier</span>
<a name="l00698"></a>00698 <span class="comment">                                                         &apos;0&apos;: layer 0</span>
<a name="l00699"></a>00699 <span class="comment">                                                         &apos;1&apos;: layer 1</span>
<a name="l00700"></a>00700 <span class="comment">                                                         layer_id =0 if num_layers=1. */</span>
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aa229bbf1c8c6a8fcaae884147e0d0bf3">reserved_26_27</a>               : 2;
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#af31807db44efbb2c0f4d400a062e81cd">num_layers</a>                   : 2;  <span class="comment">/**&lt; Number of layers</span>
<a name="l00703"></a>00703 <span class="comment">                                                         &apos;1&apos;: 1 layer</span>
<a name="l00704"></a>00704 <span class="comment">                                                         &apos;2&apos;: 2 layers */</span>
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a4467ad628dc75baac1eea31e9042cd87">reserved_23_23</a>               : 1;
<a name="l00706"></a>00706     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae0625602d4a9bc8a35c28b703991b7b5">mod_order</a>                    : 3;  <span class="comment">/**&lt; Modulation order</span>
<a name="l00707"></a>00707 <span class="comment">                                                         &apos;2&apos;: QPSK</span>
<a name="l00708"></a>00708 <span class="comment">                                                         &apos;4&apos;: 16QAM</span>
<a name="l00709"></a>00709 <span class="comment">                                                         &apos;6&apos;: 64QAM */</span>
<a name="l00710"></a>00710     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a468dbe27d44cf6b61d16de19f225787a">reserved_18_19</a>               : 2;
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8b31441902ce1237b3b258f0ef3b50d4">slot_id</a>                      : 2;  <span class="comment">/**&lt; Slot Identifier</span>
<a name="l00712"></a>00712 <span class="comment">                                                         &apos;0&apos;: slot 0</span>
<a name="l00713"></a>00713 <span class="comment">                                                         &apos;1&apos;: slot 1</span>
<a name="l00714"></a>00714 <span class="comment">                                                         &apos;2&apos;: subframe */</span>
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ad2c268828dda09b11a250fcd2abf2958">reserved_9_15</a>                : 7;
<a name="l00716"></a>00716     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8686c28d2e279cf7a8b2da8be15a9a04">srs_flag</a>                     : 1;  <span class="comment">/**&lt; SRS flag</span>
<a name="l00717"></a>00717 <span class="comment">                                                         If set to 1, the last symbol of the input is SRS sybmol */</span>
<a name="l00718"></a>00718     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8cf05cb574b7e9a43999386f5ae4c52f">reserved_6_7</a>                 : 2;
<a name="l00719"></a>00719     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a85f66ca34494c2e899422f661e7818f4">ndft_indx</a>                    : 6;  <span class="comment">/**&lt; Indices for the NDFTs defined in the list of supported NDFTs as given in Table 8. */</span>
<a name="l00720"></a>00720 <span class="preprocessor">#else</span>
<a name="l00721"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a85f66ca34494c2e899422f661e7818f4">00721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a85f66ca34494c2e899422f661e7818f4">ndft_indx</a>                    : 6;
<a name="l00722"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8cf05cb574b7e9a43999386f5ae4c52f">00722</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8cf05cb574b7e9a43999386f5ae4c52f">reserved_6_7</a>                 : 2;
<a name="l00723"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8686c28d2e279cf7a8b2da8be15a9a04">00723</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8686c28d2e279cf7a8b2da8be15a9a04">srs_flag</a>                     : 1;
<a name="l00724"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ad2c268828dda09b11a250fcd2abf2958">00724</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ad2c268828dda09b11a250fcd2abf2958">reserved_9_15</a>                : 7;
<a name="l00725"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8b31441902ce1237b3b258f0ef3b50d4">00725</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8b31441902ce1237b3b258f0ef3b50d4">slot_id</a>                      : 2;
<a name="l00726"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a468dbe27d44cf6b61d16de19f225787a">00726</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a468dbe27d44cf6b61d16de19f225787a">reserved_18_19</a>               : 2;
<a name="l00727"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae0625602d4a9bc8a35c28b703991b7b5">00727</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae0625602d4a9bc8a35c28b703991b7b5">mod_order</a>                    : 3;
<a name="l00728"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a4467ad628dc75baac1eea31e9042cd87">00728</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a4467ad628dc75baac1eea31e9042cd87">reserved_23_23</a>               : 1;
<a name="l00729"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#af31807db44efbb2c0f4d400a062e81cd">00729</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#af31807db44efbb2c0f4d400a062e81cd">num_layers</a>                   : 2;
<a name="l00730"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aa229bbf1c8c6a8fcaae884147e0d0bf3">00730</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aa229bbf1c8c6a8fcaae884147e0d0bf3">reserved_26_27</a>               : 2;
<a name="l00731"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aac9cb28dfb6b9aced65b4615b18a6717">00731</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#aac9cb28dfb6b9aced65b4615b18a6717">layer_id</a>                     : 1;
<a name="l00732"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a0f01fb93f44d851eca5adae164611275">00732</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a0f01fb93f44d851eca5adae164611275">reserved_29_31</a>               : 3;
<a name="l00733"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a38054ed2151fba89d63a26c5fb9b4006">00733</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a38054ed2151fba89d63a26c5fb9b4006">cp_type</a>                      : 1;
<a name="l00734"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a73b8bb3e2ef0899e930fc5ffcf998e76">00734</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a73b8bb3e2ef0899e930fc5ffcf998e76">reserved_33_35</a>               : 3;
<a name="l00735"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2ba95b69cb6a08bdd4ce7d94ae2003d7">00735</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2ba95b69cb6a08bdd4ce7d94ae2003d7">report_bypass</a>                : 1;
<a name="l00736"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a25ab7b539bb296d6c6aebd89b3f9139e">00736</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a25ab7b539bb296d6c6aebd89b3f9139e">ri_extract_bypass</a>            : 1;
<a name="l00737"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a93013f056f59e826e6c596a97c7ab6ab">00737</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a93013f056f59e826e6c596a97c7ab6ab">ack_extract_bypass</a>           : 1;
<a name="l00738"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2c1ada859bbad995d00a7573f8045714">00738</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a2c1ada859bbad995d00a7573f8045714">cqi_scomb_bypass</a>             : 1;
<a name="l00739"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a3fe03621e121086e24aa61cbfcfedf15">00739</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a3fe03621e121086e24aa61cbfcfedf15">ri_scomb_bypass</a>              : 1;
<a name="l00740"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8ee7d9810784407f386c63b557ccb3cb">00740</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a8ee7d9810784407f386c63b557ccb3cb">ack_scomb_bypass</a>             : 1;
<a name="l00741"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a98e4bea2c7fcca5e10481872de5cfbcc">00741</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a98e4bea2c7fcca5e10481872de5cfbcc">descrambler_bypass</a>           : 1;
<a name="l00742"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ade839da129ae43f41870c25fc068c77c">00742</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ade839da129ae43f41870c25fc068c77c">demapper_bypass</a>              : 1;
<a name="l00743"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a11fa3cf2da18553b8106d72ed11f2fd1">00743</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a11fa3cf2da18553b8106d72ed11f2fd1">idft_bypass</a>                  : 1;
<a name="l00744"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#adbabd62fc38dcde6ce6cd55afdeabcbb">00744</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#adbabd62fc38dcde6ce6cd55afdeabcbb">mmse_bypass</a>                  : 1;
<a name="l00745"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a842e149d1aaf4e4bca5e0be0ee3856b0">00745</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#a842e149d1aaf4e4bca5e0be0ee3856b0">mmse_idft_bypass</a>             : 1;
<a name="l00746"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae97a32aebab8fbc4354c7fb312cc9939">00746</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html#ae97a32aebab8fbc4354c7fb312cc9939">reserved_47_63</a>               : 17;
<a name="l00747"></a>00747 <span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html#a7761d7222f87ad51400fdba9ba622624">s</a>;
<a name="l00749"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html#afb15a650da72d93530817f8b98e0251c">00749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg0_1_1cvmx__fdeqx__jd0__cfg0__s.html">cvmx_fdeqx_jd0_cfg0_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html#afb15a650da72d93530817f8b98e0251c">cnf75xx</a>;
<a name="l00750"></a>00750 };
<a name="l00751"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a5321496e0426de5f83d0de63856db981">00751</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html" title="cvmx_fdeq::_jd0_cfg0">cvmx_fdeqx_jd0_cfg0</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg0.html" title="cvmx_fdeq::_jd0_cfg0">cvmx_fdeqx_jd0_cfg0_t</a>;
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">/**</span>
<a name="l00754"></a>00754 <span class="comment"> * cvmx_fdeq#_jd0_cfg1</span>
<a name="l00755"></a>00755 <span class="comment"> *</span>
<a name="l00756"></a>00756 <span class="comment"> * This register space contains the FDEQ job descriptor data for DFT DMP</span>
<a name="l00757"></a>00757 <span class="comment"> *</span>
<a name="l00758"></a>00758 <span class="comment"> */</span>
<a name="l00759"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html">00759</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html" title="cvmx_fdeq::_jd0_cfg1">cvmx_fdeqx_jd0_cfg1</a> {
<a name="l00760"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html#a546660bb7dfd97962d98769552738bd1">00760</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html#a546660bb7dfd97962d98769552738bd1">u64</a>;
<a name="l00761"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html">00761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html">cvmx_fdeqx_jd0_cfg1_s</a> {
<a name="l00762"></a>00762 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a721f26bf28603cf372743d4b5de24fa1">reserved_53_63</a>               : 11;
<a name="l00764"></a>00764     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a06492cc6e1e44f1f6fce2eaf2b8014e8">rs_bits_last</a>                 : 5;  <span class="comment">/**&lt; Configurable parameter to control the output scaling at the last stage of DFT/IDFT.</span>
<a name="l00765"></a>00765 <span class="comment">                                                         This has to be set as 15 to make overall DFT gain as unity but it is a configurable</span>
<a name="l00766"></a>00766 <span class="comment">                                                         parameter for actual implementation to allow flexibility */</span>
<a name="l00767"></a>00767     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ab42b5e0043e219f47f09d012ed0b4fbb">reserved_45_47</a>               : 3;
<a name="l00768"></a>00768     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a840857b47da92728067bfff6afce6014">ack_ri_dmp_treatment</a>         : 1;  <span class="comment">/**&lt; 1-bit and 2-bit ACK/RI special treatment flag</span>
<a name="l00769"></a>00769 <span class="comment">                                                         If set to 1, demapper treats 1-bit and 2-bit ACK/RI REs in a special way considering</span>
<a name="l00770"></a>00770 <span class="comment">                                                         only outermost corner constellation points */</span>
<a name="l00771"></a>00771     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ad13c280e4ac23c4cb5ca4de127398cdc">q_format</a>                     : 4;  <span class="comment">/**&lt; Fixed point Q format for the demapper as given in Table 10. */</span>
<a name="l00772"></a>00772     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a70b066b1790488d82caed85552fd37c4">scaled_sinr_rsft</a>             : 4;  <span class="comment">/**&lt; Right shift factor after the multiplication [SCALE * SINR]. See RS1 in Figure 2 10. */</span>
<a name="l00773"></a>00773     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#adcb561b4fb8ec31b75667e60bbbf9e6d">reserved_34_35</a>               : 2;
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aaef06cb823da7e35a04013d294bf9c1d">mod_rsft</a>                     : 6;  <span class="comment">/**&lt; Modulation dependent right shift factor. See RS2 in Figure 2 10. */</span>
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#afa06c2799704ea877ef44d2c40d49d2d">llr_bit_width</a>                : 4;  <span class="comment">/**&lt; LLR bitwidht */</span>
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aca3bd2842a8c3107105eb617b6558042">reserved_23_23</a>               : 1;
<a name="l00777"></a>00777     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a973c0bed66ce0f7d1d4bc6250ff27eff">llr_offset_input</a>             : 7;  <span class="comment">/**&lt; LLR offset value ranging from 0 to 2^(llr_bit_width-1)-1 */</span>
<a name="l00778"></a>00778     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a2f9aca952ed136423460d05bb19d7fbf">mod_scale</a>                    : 16; <span class="comment">/**&lt; Modulation dependent scale value. See SCALE in Figure 2 10. */</span>
<a name="l00779"></a>00779 <span class="preprocessor">#else</span>
<a name="l00780"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a2f9aca952ed136423460d05bb19d7fbf">00780</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a2f9aca952ed136423460d05bb19d7fbf">mod_scale</a>                    : 16;
<a name="l00781"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a973c0bed66ce0f7d1d4bc6250ff27eff">00781</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a973c0bed66ce0f7d1d4bc6250ff27eff">llr_offset_input</a>             : 7;
<a name="l00782"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aca3bd2842a8c3107105eb617b6558042">00782</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aca3bd2842a8c3107105eb617b6558042">reserved_23_23</a>               : 1;
<a name="l00783"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#afa06c2799704ea877ef44d2c40d49d2d">00783</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#afa06c2799704ea877ef44d2c40d49d2d">llr_bit_width</a>                : 4;
<a name="l00784"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aaef06cb823da7e35a04013d294bf9c1d">00784</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#aaef06cb823da7e35a04013d294bf9c1d">mod_rsft</a>                     : 6;
<a name="l00785"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#adcb561b4fb8ec31b75667e60bbbf9e6d">00785</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#adcb561b4fb8ec31b75667e60bbbf9e6d">reserved_34_35</a>               : 2;
<a name="l00786"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a70b066b1790488d82caed85552fd37c4">00786</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a70b066b1790488d82caed85552fd37c4">scaled_sinr_rsft</a>             : 4;
<a name="l00787"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ad13c280e4ac23c4cb5ca4de127398cdc">00787</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ad13c280e4ac23c4cb5ca4de127398cdc">q_format</a>                     : 4;
<a name="l00788"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a840857b47da92728067bfff6afce6014">00788</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a840857b47da92728067bfff6afce6014">ack_ri_dmp_treatment</a>         : 1;
<a name="l00789"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ab42b5e0043e219f47f09d012ed0b4fbb">00789</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#ab42b5e0043e219f47f09d012ed0b4fbb">reserved_45_47</a>               : 3;
<a name="l00790"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a06492cc6e1e44f1f6fce2eaf2b8014e8">00790</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a06492cc6e1e44f1f6fce2eaf2b8014e8">rs_bits_last</a>                 : 5;
<a name="l00791"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a721f26bf28603cf372743d4b5de24fa1">00791</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html#a721f26bf28603cf372743d4b5de24fa1">reserved_53_63</a>               : 11;
<a name="l00792"></a>00792 <span class="preprocessor">#endif</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html#a762770833ea67f101e100b4523cbe174">s</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html#a58acc5c79ba98ec3475682ae6c984768">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg1_1_1cvmx__fdeqx__jd0__cfg1__s.html">cvmx_fdeqx_jd0_cfg1_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html#a58acc5c79ba98ec3475682ae6c984768">cnf75xx</a>;
<a name="l00795"></a>00795 };
<a name="l00796"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#acf87091430b7d0a7f608c490abf1726b">00796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html" title="cvmx_fdeq::_jd0_cfg1">cvmx_fdeqx_jd0_cfg1</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg1.html" title="cvmx_fdeq::_jd0_cfg1">cvmx_fdeqx_jd0_cfg1_t</a>;
<a name="l00797"></a>00797 <span class="comment"></span>
<a name="l00798"></a>00798 <span class="comment">/**</span>
<a name="l00799"></a>00799 <span class="comment"> * cvmx_fdeq#_jd0_cfg2</span>
<a name="l00800"></a>00800 <span class="comment"> *</span>
<a name="l00801"></a>00801 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l00802"></a>00802 <span class="comment"> *</span>
<a name="l00803"></a>00803 <span class="comment"> */</span>
<a name="l00804"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html">00804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html" title="cvmx_fdeq::_jd0_cfg2">cvmx_fdeqx_jd0_cfg2</a> {
<a name="l00805"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html#ae8d58ae5f72ccb7776388e5272bc8311">00805</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html#ae8d58ae5f72ccb7776388e5272bc8311">u64</a>;
<a name="l00806"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html">00806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html">cvmx_fdeqx_jd0_cfg2_s</a> {
<a name="l00807"></a>00807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#ac35efa39167af2826a6e68f55a70677c">reserved_63_63</a>               : 1;
<a name="l00809"></a>00809     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a5d4505c32f94ea5cee2c7e83ed9eff32">cinit</a>                        : 31; <span class="comment">/**&lt; N/A */</span>
<a name="l00810"></a>00810     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a66dbaa9ab4b9b194a3c5a3533f9af0a7">reserved_17_31</a>               : 15;
<a name="l00811"></a>00811     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a283c1e6b9af81c97b669f02930665372">seq_offset</a>                   : 17; <span class="comment">/**&lt; Skip offset for the scrambling sequence.</span>
<a name="l00812"></a>00812 <span class="comment">                                                         A part of the scrambling sequence indicated by seq_offset is skipped before descrambling */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a283c1e6b9af81c97b669f02930665372">00814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a283c1e6b9af81c97b669f02930665372">seq_offset</a>                   : 17;
<a name="l00815"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a66dbaa9ab4b9b194a3c5a3533f9af0a7">00815</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a66dbaa9ab4b9b194a3c5a3533f9af0a7">reserved_17_31</a>               : 15;
<a name="l00816"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a5d4505c32f94ea5cee2c7e83ed9eff32">00816</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#a5d4505c32f94ea5cee2c7e83ed9eff32">cinit</a>                        : 31;
<a name="l00817"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#ac35efa39167af2826a6e68f55a70677c">00817</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html#ac35efa39167af2826a6e68f55a70677c">reserved_63_63</a>               : 1;
<a name="l00818"></a>00818 <span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html#ab3434b81854af8c67de99899a7c67a1b">s</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html#a755e1491c31fcd6a926ec27318db4d7a">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg2_1_1cvmx__fdeqx__jd0__cfg2__s.html">cvmx_fdeqx_jd0_cfg2_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html#a755e1491c31fcd6a926ec27318db4d7a">cnf75xx</a>;
<a name="l00821"></a>00821 };
<a name="l00822"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a1011b9fc816d554598fa545b0fdf2312">00822</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html" title="cvmx_fdeq::_jd0_cfg2">cvmx_fdeqx_jd0_cfg2</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg2.html" title="cvmx_fdeq::_jd0_cfg2">cvmx_fdeqx_jd0_cfg2_t</a>;
<a name="l00823"></a>00823 <span class="comment"></span>
<a name="l00824"></a>00824 <span class="comment">/**</span>
<a name="l00825"></a>00825 <span class="comment"> * cvmx_fdeq#_jd0_cfg3</span>
<a name="l00826"></a>00826 <span class="comment"> *</span>
<a name="l00827"></a>00827 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l00828"></a>00828 <span class="comment"> *</span>
<a name="l00829"></a>00829 <span class="comment"> */</span>
<a name="l00830"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html">00830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html" title="cvmx_fdeq::_jd0_cfg3">cvmx_fdeqx_jd0_cfg3</a> {
<a name="l00831"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html#aa3333e5e7749f6d271631b2bc5e01721">00831</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html#aa3333e5e7749f6d271631b2bc5e01721">u64</a>;
<a name="l00832"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html">00832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html">cvmx_fdeqx_jd0_cfg3_s</a> {
<a name="l00833"></a>00833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aa5f908325a87197ab08ba2cc2174fdc7">reserved_51_63</a>               : 13;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a4abc9300b86c8dac885ecc9bad205d79">ack_enc_cat</a>                  : 3;  <span class="comment">/**&lt; ACK encoding category</span>
<a name="l00836"></a>00836 <span class="comment">                                                         &apos;0&apos;: no ACK</span>
<a name="l00837"></a>00837 <span class="comment">                                                         &apos;1&apos;: OACK = 1</span>
<a name="l00838"></a>00838 <span class="comment">                                                         &apos;2&apos;: OACK = 1 ACK bundling</span>
<a name="l00839"></a>00839 <span class="comment">                                                         &apos;3&apos;: OACK = 2</span>
<a name="l00840"></a>00840 <span class="comment">                                                         &apos;4&apos;: OACK = 2 ACK bundling</span>
<a name="l00841"></a>00841 <span class="comment">                                                         &apos;5&apos;: 3 ? OACK ? 11</span>
<a name="l00842"></a>00842 <span class="comment">                                                         &apos;6&apos;: 11 &lt; OACK ? 20</span>
<a name="l00843"></a>00843 <span class="comment">                                                         &apos;7&apos;: reserved */</span>
<a name="l00844"></a>00844     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aad645a506510bfc5e78d06efe080406e">reserved_35_47</a>               : 13;
<a name="l00845"></a>00845     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a567c4eff0f563c92f65709a35a5ffcd4">ri_enc_cat</a>                   : 3;  <span class="comment">/**&lt; RI encoding category</span>
<a name="l00846"></a>00846 <span class="comment">                                                         &apos;0&apos;: no RI</span>
<a name="l00847"></a>00847 <span class="comment">                                                         &apos;1&apos;: ORI = 1</span>
<a name="l00848"></a>00848 <span class="comment">                                                         &apos;2&apos;: ORI = 2</span>
<a name="l00849"></a>00849 <span class="comment">                                                         &apos;3&apos;: 3 ? ORI ? 11</span>
<a name="l00850"></a>00850 <span class="comment">                                                         &apos;4&apos;: 11 &lt; ORI ? 15</span>
<a name="l00851"></a>00851 <span class="comment">                                                         &apos;5&apos;-&apos;7&apos;: -- */</span>
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a6e46a5c04405b34b70046210d632f663">reserved_29_31</a>               : 3;
<a name="l00853"></a>00853     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a5f62e305173f0441da8e66d21ff3048e">num_ack_re</a>                   : 13; <span class="comment">/**&lt; Number of ACK REs per layer */</span>
<a name="l00854"></a>00854     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#adc1cea1611ffd16d0bc8f3fa4ca83465">reserved_13_15</a>               : 3;
<a name="l00855"></a>00855     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a35cd0a75e7c789e81777d2f740aaee42">num_ri_re</a>                    : 13; <span class="comment">/**&lt; Number of RI REs per layer */</span>
<a name="l00856"></a>00856 <span class="preprocessor">#else</span>
<a name="l00857"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a35cd0a75e7c789e81777d2f740aaee42">00857</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a35cd0a75e7c789e81777d2f740aaee42">num_ri_re</a>                    : 13;
<a name="l00858"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#adc1cea1611ffd16d0bc8f3fa4ca83465">00858</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#adc1cea1611ffd16d0bc8f3fa4ca83465">reserved_13_15</a>               : 3;
<a name="l00859"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a5f62e305173f0441da8e66d21ff3048e">00859</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a5f62e305173f0441da8e66d21ff3048e">num_ack_re</a>                   : 13;
<a name="l00860"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a6e46a5c04405b34b70046210d632f663">00860</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a6e46a5c04405b34b70046210d632f663">reserved_29_31</a>               : 3;
<a name="l00861"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a567c4eff0f563c92f65709a35a5ffcd4">00861</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a567c4eff0f563c92f65709a35a5ffcd4">ri_enc_cat</a>                   : 3;
<a name="l00862"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aad645a506510bfc5e78d06efe080406e">00862</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aad645a506510bfc5e78d06efe080406e">reserved_35_47</a>               : 13;
<a name="l00863"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a4abc9300b86c8dac885ecc9bad205d79">00863</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#a4abc9300b86c8dac885ecc9bad205d79">ack_enc_cat</a>                  : 3;
<a name="l00864"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aa5f908325a87197ab08ba2cc2174fdc7">00864</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html#aa5f908325a87197ab08ba2cc2174fdc7">reserved_51_63</a>               : 13;
<a name="l00865"></a>00865 <span class="preprocessor">#endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html#a7860f6e2c37d0bca0cee739db418685b">s</a>;
<a name="l00867"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html#a8586cc1c001494929d3b2640af9802d7">00867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg3_1_1cvmx__fdeqx__jd0__cfg3__s.html">cvmx_fdeqx_jd0_cfg3_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html#a8586cc1c001494929d3b2640af9802d7">cnf75xx</a>;
<a name="l00868"></a>00868 };
<a name="l00869"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ade23add6aaa349e387360439d5170d37">00869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html" title="cvmx_fdeq::_jd0_cfg3">cvmx_fdeqx_jd0_cfg3</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg3.html" title="cvmx_fdeq::_jd0_cfg3">cvmx_fdeqx_jd0_cfg3_t</a>;
<a name="l00870"></a>00870 <span class="comment"></span>
<a name="l00871"></a>00871 <span class="comment">/**</span>
<a name="l00872"></a>00872 <span class="comment"> * cvmx_fdeq#_jd0_cfg4</span>
<a name="l00873"></a>00873 <span class="comment"> *</span>
<a name="l00874"></a>00874 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l00875"></a>00875 <span class="comment"> *</span>
<a name="l00876"></a>00876 <span class="comment"> */</span>
<a name="l00877"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html">00877</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html" title="cvmx_fdeq::_jd0_cfg4">cvmx_fdeqx_jd0_cfg4</a> {
<a name="l00878"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html#a0a4714aa152b10bb2f7b7008bc129e11">00878</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html#a0a4714aa152b10bb2f7b7008bc129e11">u64</a>;
<a name="l00879"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html">00879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html">cvmx_fdeqx_jd0_cfg4_s</a> {
<a name="l00880"></a>00880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a2026c9b4343e508d02a98f752042e2e0">reserved_62_63</a>               : 2;
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a6c8a757190a99952860946c08ccd513e">num_cqi_re0</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 0 */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a56b3bb2d77f6d0b40a2f50deede09ace">reserved_46_47</a>               : 2;
<a name="l00884"></a>00884     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#aafeccefc3ae6f8d545d3523071f7595e">num_cqi_re1</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 1 */</span>
<a name="l00885"></a>00885     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a5e4a61374b85326245ee726dcc2a3a38">reserved_30_31</a>               : 2;
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a471afd0ab2e1b5d49fd11011aac3a2c0">num_cqi_re2</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 2 */</span>
<a name="l00887"></a>00887     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#af116c16ca7bcb3a82e245749427d4a70">reserved_14_15</a>               : 2;
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a80a8c725a418b664c8183f3d606213a0">num_cqi_re3</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 3 */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#else</span>
<a name="l00890"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a80a8c725a418b664c8183f3d606213a0">00890</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a80a8c725a418b664c8183f3d606213a0">num_cqi_re3</a>                  : 14;
<a name="l00891"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#af116c16ca7bcb3a82e245749427d4a70">00891</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#af116c16ca7bcb3a82e245749427d4a70">reserved_14_15</a>               : 2;
<a name="l00892"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a471afd0ab2e1b5d49fd11011aac3a2c0">00892</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a471afd0ab2e1b5d49fd11011aac3a2c0">num_cqi_re2</a>                  : 14;
<a name="l00893"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a5e4a61374b85326245ee726dcc2a3a38">00893</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a5e4a61374b85326245ee726dcc2a3a38">reserved_30_31</a>               : 2;
<a name="l00894"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#aafeccefc3ae6f8d545d3523071f7595e">00894</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#aafeccefc3ae6f8d545d3523071f7595e">num_cqi_re1</a>                  : 14;
<a name="l00895"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a56b3bb2d77f6d0b40a2f50deede09ace">00895</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a56b3bb2d77f6d0b40a2f50deede09ace">reserved_46_47</a>               : 2;
<a name="l00896"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a6c8a757190a99952860946c08ccd513e">00896</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a6c8a757190a99952860946c08ccd513e">num_cqi_re0</a>                  : 14;
<a name="l00897"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a2026c9b4343e508d02a98f752042e2e0">00897</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html#a2026c9b4343e508d02a98f752042e2e0">reserved_62_63</a>               : 2;
<a name="l00898"></a>00898 <span class="preprocessor">#endif</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html#af2074b171eb71f547258f247d948f986">s</a>;
<a name="l00900"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html#a986a8eb62efbae6c6c0026ac9c9400c2">00900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg4_1_1cvmx__fdeqx__jd0__cfg4__s.html">cvmx_fdeqx_jd0_cfg4_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html#a986a8eb62efbae6c6c0026ac9c9400c2">cnf75xx</a>;
<a name="l00901"></a>00901 };
<a name="l00902"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a6b5fe7a54a0b4d1e32431a741fba6f15">00902</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html" title="cvmx_fdeq::_jd0_cfg4">cvmx_fdeqx_jd0_cfg4</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg4.html" title="cvmx_fdeq::_jd0_cfg4">cvmx_fdeqx_jd0_cfg4_t</a>;
<a name="l00903"></a>00903 <span class="comment"></span>
<a name="l00904"></a>00904 <span class="comment">/**</span>
<a name="l00905"></a>00905 <span class="comment"> * cvmx_fdeq#_jd0_cfg5</span>
<a name="l00906"></a>00906 <span class="comment"> *</span>
<a name="l00907"></a>00907 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l00908"></a>00908 <span class="comment"> *</span>
<a name="l00909"></a>00909 <span class="comment"> */</span>
<a name="l00910"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html">00910</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html" title="cvmx_fdeq::_jd0_cfg5">cvmx_fdeqx_jd0_cfg5</a> {
<a name="l00911"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html#a42c3d73a0b37afabc2629921302deada">00911</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html#a42c3d73a0b37afabc2629921302deada">u64</a>;
<a name="l00912"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html">00912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html">cvmx_fdeqx_jd0_cfg5_s</a> {
<a name="l00913"></a>00913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aa31ae86c2c41d58e38e52438e6ac1f7f">reserved_62_63</a>               : 2;
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a3fdde707bdf5995c2e31657d4cf0d8d4">num_cqi_re4</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 4 */</span>
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aec9345802caa1b32d66538cef55d0a59">reserved_46_47</a>               : 2;
<a name="l00917"></a>00917     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a42cfdda69487a3600f013ea882e03f9e">num_cqi_re5</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 5 */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a5dea92e99d7501ef877b026a0f596019">reserved_30_31</a>               : 2;
<a name="l00919"></a>00919     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a1d012e8dcdbe66015afb299b43971978">num_cqi_re6</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 6 */</span>
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a9e2830141c8bee95c02381e486d39acb">reserved_14_15</a>               : 2;
<a name="l00921"></a>00921     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#ad29e988805ab4406216afd0feb3af81f">num_cqi_re7</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 7 */</span>
<a name="l00922"></a>00922 <span class="preprocessor">#else</span>
<a name="l00923"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#ad29e988805ab4406216afd0feb3af81f">00923</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#ad29e988805ab4406216afd0feb3af81f">num_cqi_re7</a>                  : 14;
<a name="l00924"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a9e2830141c8bee95c02381e486d39acb">00924</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a9e2830141c8bee95c02381e486d39acb">reserved_14_15</a>               : 2;
<a name="l00925"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a1d012e8dcdbe66015afb299b43971978">00925</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a1d012e8dcdbe66015afb299b43971978">num_cqi_re6</a>                  : 14;
<a name="l00926"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a5dea92e99d7501ef877b026a0f596019">00926</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a5dea92e99d7501ef877b026a0f596019">reserved_30_31</a>               : 2;
<a name="l00927"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a42cfdda69487a3600f013ea882e03f9e">00927</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a42cfdda69487a3600f013ea882e03f9e">num_cqi_re5</a>                  : 14;
<a name="l00928"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aec9345802caa1b32d66538cef55d0a59">00928</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aec9345802caa1b32d66538cef55d0a59">reserved_46_47</a>               : 2;
<a name="l00929"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a3fdde707bdf5995c2e31657d4cf0d8d4">00929</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#a3fdde707bdf5995c2e31657d4cf0d8d4">num_cqi_re4</a>                  : 14;
<a name="l00930"></a><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aa31ae86c2c41d58e38e52438e6ac1f7f">00930</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html#aa31ae86c2c41d58e38e52438e6ac1f7f">reserved_62_63</a>               : 2;
<a name="l00931"></a>00931 <span class="preprocessor">#endif</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html#a2444cf7ccb234271d14f9ecd5fca7233">s</a>;
<a name="l00933"></a><a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html#acaab62e9b46d6138356a5cab039ec043">00933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__cfg5_1_1cvmx__fdeqx__jd0__cfg5__s.html">cvmx_fdeqx_jd0_cfg5_s</a>          <a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html#acaab62e9b46d6138356a5cab039ec043">cnf75xx</a>;
<a name="l00934"></a>00934 };
<a name="l00935"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#af5af180cda57d6580c63cfe7043e0bc5">00935</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html" title="cvmx_fdeq::_jd0_cfg5">cvmx_fdeqx_jd0_cfg5</a> <a class="code" href="unioncvmx__fdeqx__jd0__cfg5.html" title="cvmx_fdeq::_jd0_cfg5">cvmx_fdeqx_jd0_cfg5_t</a>;
<a name="l00936"></a>00936 <span class="comment"></span>
<a name="l00937"></a>00937 <span class="comment">/**</span>
<a name="l00938"></a>00938 <span class="comment"> * cvmx_fdeq#_jd0_mmse_cfg#</span>
<a name="l00939"></a>00939 <span class="comment"> *</span>
<a name="l00940"></a>00940 <span class="comment"> * This register space contains the MMSE job descriptor data.</span>
<a name="l00941"></a>00941 <span class="comment"> *</span>
<a name="l00942"></a>00942 <span class="comment"> */</span>
<a name="l00943"></a><a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html">00943</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html" title="cvmx_fdeq::_jd0_mmse_cfg#">cvmx_fdeqx_jd0_mmse_cfgx</a> {
<a name="l00944"></a><a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html#aa77e36de059bcff86396777849684569">00944</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html#aa77e36de059bcff86396777849684569">u64</a>;
<a name="l00945"></a><a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html">00945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html">cvmx_fdeqx_jd0_mmse_cfgx_s</a> {
<a name="l00946"></a>00946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html#a1dff62590cee73c656970484951cb452">mmse_job</a>                     : 64; <span class="comment">/**&lt; MMSE Job descriptors */</span>
<a name="l00948"></a>00948 <span class="preprocessor">#else</span>
<a name="l00949"></a><a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html#a1dff62590cee73c656970484951cb452">00949</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html#a1dff62590cee73c656970484951cb452">mmse_job</a>                     : 64;
<a name="l00950"></a>00950 <span class="preprocessor">#endif</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html#a892d3133e5401df5961094080ae9d6a2">s</a>;
<a name="l00952"></a><a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html#a09c0d12ba3d0f7a2f83f8de183abf812">00952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd0__mmse__cfgx_1_1cvmx__fdeqx__jd0__mmse__cfgx__s.html">cvmx_fdeqx_jd0_mmse_cfgx_s</a>     <a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html#a09c0d12ba3d0f7a2f83f8de183abf812">cnf75xx</a>;
<a name="l00953"></a>00953 };
<a name="l00954"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a14c74460e2a94f5ad62d288d7f4a3e41">00954</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html" title="cvmx_fdeq::_jd0_mmse_cfg#">cvmx_fdeqx_jd0_mmse_cfgx</a> <a class="code" href="unioncvmx__fdeqx__jd0__mmse__cfgx.html" title="cvmx_fdeq::_jd0_mmse_cfg#">cvmx_fdeqx_jd0_mmse_cfgx_t</a>;
<a name="l00955"></a>00955 <span class="comment"></span>
<a name="l00956"></a>00956 <span class="comment">/**</span>
<a name="l00957"></a>00957 <span class="comment"> * cvmx_fdeq#_jd1_cfg0</span>
<a name="l00958"></a>00958 <span class="comment"> *</span>
<a name="l00959"></a>00959 <span class="comment"> * This register space contains the FDEQ job descriptor data.</span>
<a name="l00960"></a>00960 <span class="comment"> *</span>
<a name="l00961"></a>00961 <span class="comment"> */</span>
<a name="l00962"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html">00962</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html" title="cvmx_fdeq::_jd1_cfg0">cvmx_fdeqx_jd1_cfg0</a> {
<a name="l00963"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html#ae13cb787106f09441960335c7de65349">00963</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html#ae13cb787106f09441960335c7de65349">u64</a>;
<a name="l00964"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html">00964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html">cvmx_fdeqx_jd1_cfg0_s</a> {
<a name="l00965"></a>00965 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a16f33651c504274ba389f80324337896">reserved_47_63</a>               : 17;
<a name="l00967"></a>00967     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aed2ae28f83a052f316c4263f02d0a9b1">mmse_idft_bypass</a>             : 1;  <span class="comment">/**&lt; MMSE bypass flag</span>
<a name="l00968"></a>00968 <span class="comment">                                                         If set to 1, MMSE and the IDFT are bypassed */</span>
<a name="l00969"></a>00969     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac709b22c2f2eb8b614b3a63ac2198b2b">mmse_bypass</a>                  : 1;  <span class="comment">/**&lt; MMSE bypass flag</span>
<a name="l00970"></a>00970 <span class="comment">                                                         If set to 1, MMSE is bypassed */</span>
<a name="l00971"></a>00971     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abf170e380d8ec56900690360edf0ca9e">idft_bypass</a>                  : 1;  <span class="comment">/**&lt; IDFT bypass flag</span>
<a name="l00972"></a>00972 <span class="comment">                                                         If set to 1, IDFT and all subsequent modules are bypassed */</span>
<a name="l00973"></a>00973     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ade9f5f3c7b278fcb0a27fedb55083b38">demapper_bypass</a>              : 1;  <span class="comment">/**&lt; Demapper bypass flag</span>
<a name="l00974"></a>00974 <span class="comment">                                                         If set to 1, demapper and all subsequent modules are bypassed */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab5c5c8180e3db65d81ab369b44004099">descrambler_bypass</a>           : 1;  <span class="comment">/**&lt; Descrambler bypass flag</span>
<a name="l00976"></a>00976 <span class="comment">                                                         If set to 1, descrambler and all subsequent modules are bypassed */</span>
<a name="l00977"></a>00977     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8688e28fc478c4b5b64d0fcb8cf5785e">ack_scomb_bypass</a>             : 1;  <span class="comment">/**&lt; ACK soft combining bypass flag</span>
<a name="l00978"></a>00978 <span class="comment">                                                         If set to 1, ACK soft combining is bypassed */</span>
<a name="l00979"></a>00979     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a5e46558197f48c69b23cbda7dbac5c94">ri_scomb_bypass</a>              : 1;  <span class="comment">/**&lt; RI soft combining bypass flag</span>
<a name="l00980"></a>00980 <span class="comment">                                                         If set to 1, RI soft combining is bypassed */</span>
<a name="l00981"></a>00981     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab6830d2513339a7ab36070787f43c394">cqi_scomb_bypass</a>             : 1;  <span class="comment">/**&lt; CQI soft combining bypass flag</span>
<a name="l00982"></a>00982 <span class="comment">                                                         If set to 1, it indicates CQI is not RM encoded and will be bypassed */</span>
<a name="l00983"></a>00983     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a66e5a53728cfbe31eb033e63f5582ffe">ack_extract_bypass</a>           : 1;  <span class="comment">/**&lt; ACK extraction bypass flag</span>
<a name="l00984"></a>00984 <span class="comment">                                                         If set  to 1, bypass</span>
<a name="l00985"></a>00985 <span class="comment">                                                         If set to 0, ACK extraction takes place in addition to soft combining */</span>
<a name="l00986"></a>00986     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac5caebc88772b33faca6e10d2d4aea9e">ri_extract_bypass</a>            : 1;  <span class="comment">/**&lt; RI extraction bypass flag</span>
<a name="l00987"></a>00987 <span class="comment">                                                         If set  to 1, bypass</span>
<a name="l00988"></a>00988 <span class="comment">                                                         If set to 0, RI extraction takes place in addition to soft combining */</span>
<a name="l00989"></a>00989     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7081017f48d09895b41ca2eaa955130b">report_bypass</a>                : 1;  <span class="comment">/**&lt; FDEQ Report bypass flag</span>
<a name="l00990"></a>00990 <span class="comment">                                                         If set to 1, FDEQ Report is not generated */</span>
<a name="l00991"></a>00991     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abef01c1e827b1fe2555e4b964e74155f">reserved_33_35</a>               : 3;
<a name="l00992"></a>00992     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8c3f8be6df342620caac69ce7e70fc02">cp_type</a>                      : 1;  <span class="comment">/**&lt; CP Type</span>
<a name="l00993"></a>00993 <span class="comment">                                                         &apos;0&apos;: Normal CP</span>
<a name="l00994"></a>00994 <span class="comment">                                                         &apos;1&apos;: Extended CP */</span>
<a name="l00995"></a>00995     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ae62661a888afedefa060aac8a40ede4e">reserved_29_31</a>               : 3;
<a name="l00996"></a>00996     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a11dd5bc5cd6ff9b4dced3f163d125cb7">layer_id</a>                     : 1;  <span class="comment">/**&lt; Layer identifier</span>
<a name="l00997"></a>00997 <span class="comment">                                                         &apos;0&apos;: layer 0</span>
<a name="l00998"></a>00998 <span class="comment">                                                         &apos;1&apos;: layer 1</span>
<a name="l00999"></a>00999 <span class="comment">                                                         layer_id =0 if num_layers=1. */</span>
<a name="l01000"></a>01000     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aff3b224f22e87f5ad407124f4cda6936">reserved_26_27</a>               : 2;
<a name="l01001"></a>01001     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7d1523c8245bf41d404e7f1a452d8702">num_layers</a>                   : 2;  <span class="comment">/**&lt; Number of layers</span>
<a name="l01002"></a>01002 <span class="comment">                                                         &apos;1&apos;: 1 layer</span>
<a name="l01003"></a>01003 <span class="comment">                                                         &apos;2&apos;: 2 layers */</span>
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa403ceef61ced0d249cafc92c2fe0fcb">reserved_23_23</a>               : 1;
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ad0ac8c34b947f631bed946fbe27b2728">mod_order</a>                    : 3;  <span class="comment">/**&lt; Modulation order</span>
<a name="l01006"></a>01006 <span class="comment">                                                         &apos;2&apos;: QPSK</span>
<a name="l01007"></a>01007 <span class="comment">                                                         &apos;4&apos;: 16QAM</span>
<a name="l01008"></a>01008 <span class="comment">                                                         &apos;6&apos;: 64QAM */</span>
<a name="l01009"></a>01009     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a2db738d38b2c2bd2f198f7d42363a83a">reserved_18_19</a>               : 2;
<a name="l01010"></a>01010     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa0f58334e7fe0e527ded230c4f5a90af">slot_id</a>                      : 2;  <span class="comment">/**&lt; Slot Identifier</span>
<a name="l01011"></a>01011 <span class="comment">                                                         &apos;0&apos;: slot 0</span>
<a name="l01012"></a>01012 <span class="comment">                                                         &apos;1&apos;: slot 1</span>
<a name="l01013"></a>01013 <span class="comment">                                                         &apos;2&apos;: subframe */</span>
<a name="l01014"></a>01014     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a614ee5d0599129159d1c78d7df937ce6">reserved_9_15</a>                : 7;
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a63ebe956f95f215a0c5c2dd60b568bcf">srs_flag</a>                     : 1;  <span class="comment">/**&lt; SRS flag</span>
<a name="l01016"></a>01016 <span class="comment">                                                         If set to 1, the last symbol of the input is SRS sybmol */</span>
<a name="l01017"></a>01017     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#acd4039e26242e5e87df9a73ffdbb03d5">reserved_6_7</a>                 : 2;
<a name="l01018"></a>01018     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abdc4efb72b21a50130658a3bdd77dae7">ndft_indx</a>                    : 6;  <span class="comment">/**&lt; Indices for the NDFTs defined in the list of supported NDFTs as given in Table 8. */</span>
<a name="l01019"></a>01019 <span class="preprocessor">#else</span>
<a name="l01020"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abdc4efb72b21a50130658a3bdd77dae7">01020</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abdc4efb72b21a50130658a3bdd77dae7">ndft_indx</a>                    : 6;
<a name="l01021"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#acd4039e26242e5e87df9a73ffdbb03d5">01021</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#acd4039e26242e5e87df9a73ffdbb03d5">reserved_6_7</a>                 : 2;
<a name="l01022"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a63ebe956f95f215a0c5c2dd60b568bcf">01022</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a63ebe956f95f215a0c5c2dd60b568bcf">srs_flag</a>                     : 1;
<a name="l01023"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a614ee5d0599129159d1c78d7df937ce6">01023</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a614ee5d0599129159d1c78d7df937ce6">reserved_9_15</a>                : 7;
<a name="l01024"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa0f58334e7fe0e527ded230c4f5a90af">01024</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa0f58334e7fe0e527ded230c4f5a90af">slot_id</a>                      : 2;
<a name="l01025"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a2db738d38b2c2bd2f198f7d42363a83a">01025</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a2db738d38b2c2bd2f198f7d42363a83a">reserved_18_19</a>               : 2;
<a name="l01026"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ad0ac8c34b947f631bed946fbe27b2728">01026</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ad0ac8c34b947f631bed946fbe27b2728">mod_order</a>                    : 3;
<a name="l01027"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa403ceef61ced0d249cafc92c2fe0fcb">01027</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aa403ceef61ced0d249cafc92c2fe0fcb">reserved_23_23</a>               : 1;
<a name="l01028"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7d1523c8245bf41d404e7f1a452d8702">01028</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7d1523c8245bf41d404e7f1a452d8702">num_layers</a>                   : 2;
<a name="l01029"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aff3b224f22e87f5ad407124f4cda6936">01029</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aff3b224f22e87f5ad407124f4cda6936">reserved_26_27</a>               : 2;
<a name="l01030"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a11dd5bc5cd6ff9b4dced3f163d125cb7">01030</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a11dd5bc5cd6ff9b4dced3f163d125cb7">layer_id</a>                     : 1;
<a name="l01031"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ae62661a888afedefa060aac8a40ede4e">01031</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ae62661a888afedefa060aac8a40ede4e">reserved_29_31</a>               : 3;
<a name="l01032"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8c3f8be6df342620caac69ce7e70fc02">01032</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8c3f8be6df342620caac69ce7e70fc02">cp_type</a>                      : 1;
<a name="l01033"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abef01c1e827b1fe2555e4b964e74155f">01033</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abef01c1e827b1fe2555e4b964e74155f">reserved_33_35</a>               : 3;
<a name="l01034"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7081017f48d09895b41ca2eaa955130b">01034</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a7081017f48d09895b41ca2eaa955130b">report_bypass</a>                : 1;
<a name="l01035"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac5caebc88772b33faca6e10d2d4aea9e">01035</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac5caebc88772b33faca6e10d2d4aea9e">ri_extract_bypass</a>            : 1;
<a name="l01036"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a66e5a53728cfbe31eb033e63f5582ffe">01036</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a66e5a53728cfbe31eb033e63f5582ffe">ack_extract_bypass</a>           : 1;
<a name="l01037"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab6830d2513339a7ab36070787f43c394">01037</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab6830d2513339a7ab36070787f43c394">cqi_scomb_bypass</a>             : 1;
<a name="l01038"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a5e46558197f48c69b23cbda7dbac5c94">01038</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a5e46558197f48c69b23cbda7dbac5c94">ri_scomb_bypass</a>              : 1;
<a name="l01039"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8688e28fc478c4b5b64d0fcb8cf5785e">01039</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a8688e28fc478c4b5b64d0fcb8cf5785e">ack_scomb_bypass</a>             : 1;
<a name="l01040"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab5c5c8180e3db65d81ab369b44004099">01040</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ab5c5c8180e3db65d81ab369b44004099">descrambler_bypass</a>           : 1;
<a name="l01041"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ade9f5f3c7b278fcb0a27fedb55083b38">01041</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ade9f5f3c7b278fcb0a27fedb55083b38">demapper_bypass</a>              : 1;
<a name="l01042"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abf170e380d8ec56900690360edf0ca9e">01042</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#abf170e380d8ec56900690360edf0ca9e">idft_bypass</a>                  : 1;
<a name="l01043"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac709b22c2f2eb8b614b3a63ac2198b2b">01043</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#ac709b22c2f2eb8b614b3a63ac2198b2b">mmse_bypass</a>                  : 1;
<a name="l01044"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aed2ae28f83a052f316c4263f02d0a9b1">01044</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#aed2ae28f83a052f316c4263f02d0a9b1">mmse_idft_bypass</a>             : 1;
<a name="l01045"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a16f33651c504274ba389f80324337896">01045</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html#a16f33651c504274ba389f80324337896">reserved_47_63</a>               : 17;
<a name="l01046"></a>01046 <span class="preprocessor">#endif</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html#a3401ecfb19c479d5c775665d8b45a617">s</a>;
<a name="l01048"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html#a17a4dc7e22c44597a75d97aa67ffce5c">01048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg0_1_1cvmx__fdeqx__jd1__cfg0__s.html">cvmx_fdeqx_jd1_cfg0_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html#a17a4dc7e22c44597a75d97aa67ffce5c">cnf75xx</a>;
<a name="l01049"></a>01049 };
<a name="l01050"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a6e9df6c541771521f0b19ca2978730d1">01050</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html" title="cvmx_fdeq::_jd1_cfg0">cvmx_fdeqx_jd1_cfg0</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg0.html" title="cvmx_fdeq::_jd1_cfg0">cvmx_fdeqx_jd1_cfg0_t</a>;
<a name="l01051"></a>01051 <span class="comment"></span>
<a name="l01052"></a>01052 <span class="comment">/**</span>
<a name="l01053"></a>01053 <span class="comment"> * cvmx_fdeq#_jd1_cfg1</span>
<a name="l01054"></a>01054 <span class="comment"> *</span>
<a name="l01055"></a>01055 <span class="comment"> * This register space contains the FDEQ job descriptor data for DFT DMP</span>
<a name="l01056"></a>01056 <span class="comment"> *</span>
<a name="l01057"></a>01057 <span class="comment"> */</span>
<a name="l01058"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html">01058</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html" title="cvmx_fdeq::_jd1_cfg1">cvmx_fdeqx_jd1_cfg1</a> {
<a name="l01059"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html#afe380a36964a2c47974522d0ca9bbb9d">01059</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html#afe380a36964a2c47974522d0ca9bbb9d">u64</a>;
<a name="l01060"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html">01060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html">cvmx_fdeqx_jd1_cfg1_s</a> {
<a name="l01061"></a>01061 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5efdcdc346b87662eb02d5a010dadce1">reserved_53_63</a>               : 11;
<a name="l01063"></a>01063     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a681f8c994477ed9ecb84b003e0c913cb">rs_bits_last</a>                 : 5;  <span class="comment">/**&lt; Configurable parameter to control the output scaling at the last stage of DFT/IDFT.</span>
<a name="l01064"></a>01064 <span class="comment">                                                         This has to be set as 15 to make overall DFT gain as unity but it is a configurable</span>
<a name="l01065"></a>01065 <span class="comment">                                                         parameter for actual implementation to allow flexibility */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5061ba3da62db1959f4c0cbc63e10788">reserved_45_47</a>               : 3;
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aa699c0d3880b773da149016d2d51259f">ack_ri_dmp_treatment</a>         : 1;  <span class="comment">/**&lt; 1-bit and 2-bit ACK/RI special treatment flag</span>
<a name="l01068"></a>01068 <span class="comment">                                                         If set to 1, demapper treats 1-bit and 2-bit ACK/RI REs in a special way considering</span>
<a name="l01069"></a>01069 <span class="comment">                                                         only outermost corner constellation points */</span>
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aff292be4ba311c062655f5c6983814fe">q_format</a>                     : 4;  <span class="comment">/**&lt; Fixed point Q format for the demapper as given in Table 10. */</span>
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a53d94be92fa53dc64fc466615f81ca8c">scaled_sinr_rsft</a>             : 4;  <span class="comment">/**&lt; Right shift factor after the multiplication [SCALE * SINR]. See RS1 in Figure 2 10. */</span>
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aebf2b1ccfd704d85fd7a9b63b4904389">reserved_34_35</a>               : 2;
<a name="l01073"></a>01073     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a38ae56946f7abf8f8bf1e1dd95eef140">mod_rsft</a>                     : 6;  <span class="comment">/**&lt; Modulation dependent right shift factor. See RS2 in Figure 2 10. */</span>
<a name="l01074"></a>01074     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#acf9c9ce9e63a8db98bb75e98e0cf0890">llr_bit_width</a>                : 4;  <span class="comment">/**&lt; LLR bitwidht */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5cf76816072bdd6c71d1a9b037785e27">reserved_23_23</a>               : 1;
<a name="l01076"></a>01076     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a3ff1332b79856eaa80c824dee981b3d7">llr_offset_input</a>             : 7;  <span class="comment">/**&lt; LLR offset value ranging from 0 to 2^(llr_bit_width-1)-1 */</span>
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a07748b89bc314da2f2d741a202489db6">mod_scale</a>                    : 16; <span class="comment">/**&lt; Modulation dependent scale value. See SCALE in Figure 2 10. */</span>
<a name="l01078"></a>01078 <span class="preprocessor">#else</span>
<a name="l01079"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a07748b89bc314da2f2d741a202489db6">01079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a07748b89bc314da2f2d741a202489db6">mod_scale</a>                    : 16;
<a name="l01080"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a3ff1332b79856eaa80c824dee981b3d7">01080</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a3ff1332b79856eaa80c824dee981b3d7">llr_offset_input</a>             : 7;
<a name="l01081"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5cf76816072bdd6c71d1a9b037785e27">01081</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5cf76816072bdd6c71d1a9b037785e27">reserved_23_23</a>               : 1;
<a name="l01082"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#acf9c9ce9e63a8db98bb75e98e0cf0890">01082</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#acf9c9ce9e63a8db98bb75e98e0cf0890">llr_bit_width</a>                : 4;
<a name="l01083"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a38ae56946f7abf8f8bf1e1dd95eef140">01083</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a38ae56946f7abf8f8bf1e1dd95eef140">mod_rsft</a>                     : 6;
<a name="l01084"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aebf2b1ccfd704d85fd7a9b63b4904389">01084</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aebf2b1ccfd704d85fd7a9b63b4904389">reserved_34_35</a>               : 2;
<a name="l01085"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a53d94be92fa53dc64fc466615f81ca8c">01085</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a53d94be92fa53dc64fc466615f81ca8c">scaled_sinr_rsft</a>             : 4;
<a name="l01086"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aff292be4ba311c062655f5c6983814fe">01086</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aff292be4ba311c062655f5c6983814fe">q_format</a>                     : 4;
<a name="l01087"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aa699c0d3880b773da149016d2d51259f">01087</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#aa699c0d3880b773da149016d2d51259f">ack_ri_dmp_treatment</a>         : 1;
<a name="l01088"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5061ba3da62db1959f4c0cbc63e10788">01088</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5061ba3da62db1959f4c0cbc63e10788">reserved_45_47</a>               : 3;
<a name="l01089"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a681f8c994477ed9ecb84b003e0c913cb">01089</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a681f8c994477ed9ecb84b003e0c913cb">rs_bits_last</a>                 : 5;
<a name="l01090"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5efdcdc346b87662eb02d5a010dadce1">01090</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html#a5efdcdc346b87662eb02d5a010dadce1">reserved_53_63</a>               : 11;
<a name="l01091"></a>01091 <span class="preprocessor">#endif</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html#abdf6ae7b33a27775c5d4f233bc63fec9">s</a>;
<a name="l01093"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html#a52226c12ef6cead8e3589692238d5685">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg1_1_1cvmx__fdeqx__jd1__cfg1__s.html">cvmx_fdeqx_jd1_cfg1_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html#a52226c12ef6cead8e3589692238d5685">cnf75xx</a>;
<a name="l01094"></a>01094 };
<a name="l01095"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa791a168a0198f7b8488ccaf5cc19ddf">01095</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html" title="cvmx_fdeq::_jd1_cfg1">cvmx_fdeqx_jd1_cfg1</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg1.html" title="cvmx_fdeq::_jd1_cfg1">cvmx_fdeqx_jd1_cfg1_t</a>;
<a name="l01096"></a>01096 <span class="comment"></span>
<a name="l01097"></a>01097 <span class="comment">/**</span>
<a name="l01098"></a>01098 <span class="comment"> * cvmx_fdeq#_jd1_cfg2</span>
<a name="l01099"></a>01099 <span class="comment"> *</span>
<a name="l01100"></a>01100 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l01101"></a>01101 <span class="comment"> *</span>
<a name="l01102"></a>01102 <span class="comment"> */</span>
<a name="l01103"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html">01103</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html" title="cvmx_fdeq::_jd1_cfg2">cvmx_fdeqx_jd1_cfg2</a> {
<a name="l01104"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html#aa6533588a2a2221272cef15663469abb">01104</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html#aa6533588a2a2221272cef15663469abb">u64</a>;
<a name="l01105"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html">01105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html">cvmx_fdeqx_jd1_cfg2_s</a> {
<a name="l01106"></a>01106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#ac52965315fedcdc523258d94f41f617b">reserved_63_63</a>               : 1;
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a08008fea65105915e09ad052aca074e9">cinit</a>                        : 31; <span class="comment">/**&lt; N/A */</span>
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a65bd093299207dfab90e9bbd47bf83b1">reserved_17_31</a>               : 15;
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#aae04af5222bb65fb9375cca758f6a776">seq_offset</a>                   : 17; <span class="comment">/**&lt; Skip offset for the scrambling sequence.</span>
<a name="l01111"></a>01111 <span class="comment">                                                         A part of the scrambling sequence indicated by seq_offset is skipped before descrambling */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#else</span>
<a name="l01113"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#aae04af5222bb65fb9375cca758f6a776">01113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#aae04af5222bb65fb9375cca758f6a776">seq_offset</a>                   : 17;
<a name="l01114"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a65bd093299207dfab90e9bbd47bf83b1">01114</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a65bd093299207dfab90e9bbd47bf83b1">reserved_17_31</a>               : 15;
<a name="l01115"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a08008fea65105915e09ad052aca074e9">01115</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#a08008fea65105915e09ad052aca074e9">cinit</a>                        : 31;
<a name="l01116"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#ac52965315fedcdc523258d94f41f617b">01116</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html#ac52965315fedcdc523258d94f41f617b">reserved_63_63</a>               : 1;
<a name="l01117"></a>01117 <span class="preprocessor">#endif</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html#a0b5d9723da91c378ff20241a45449756">s</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html#adbdbbc002ca18035be46f88c2b23bbb8">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg2_1_1cvmx__fdeqx__jd1__cfg2__s.html">cvmx_fdeqx_jd1_cfg2_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html#adbdbbc002ca18035be46f88c2b23bbb8">cnf75xx</a>;
<a name="l01120"></a>01120 };
<a name="l01121"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#aa16c2caecf3a96d772880e078e119970">01121</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html" title="cvmx_fdeq::_jd1_cfg2">cvmx_fdeqx_jd1_cfg2</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg2.html" title="cvmx_fdeq::_jd1_cfg2">cvmx_fdeqx_jd1_cfg2_t</a>;
<a name="l01122"></a>01122 <span class="comment"></span>
<a name="l01123"></a>01123 <span class="comment">/**</span>
<a name="l01124"></a>01124 <span class="comment"> * cvmx_fdeq#_jd1_cfg3</span>
<a name="l01125"></a>01125 <span class="comment"> *</span>
<a name="l01126"></a>01126 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l01127"></a>01127 <span class="comment"> *</span>
<a name="l01128"></a>01128 <span class="comment"> */</span>
<a name="l01129"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html">01129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html" title="cvmx_fdeq::_jd1_cfg3">cvmx_fdeqx_jd1_cfg3</a> {
<a name="l01130"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html#ac048d495369d326462c6332231e47fb4">01130</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html#ac048d495369d326462c6332231e47fb4">u64</a>;
<a name="l01131"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html">01131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html">cvmx_fdeqx_jd1_cfg3_s</a> {
<a name="l01132"></a>01132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#ab269f166840fc189359670b0ae769cf3">reserved_51_63</a>               : 13;
<a name="l01134"></a>01134     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a0af1503ce871e518086f9128090555ed">ack_enc_cat</a>                  : 3;  <span class="comment">/**&lt; ACK encoding category</span>
<a name="l01135"></a>01135 <span class="comment">                                                         &apos;0&apos;: no ACK</span>
<a name="l01136"></a>01136 <span class="comment">                                                         &apos;1&apos;: OACK = 1</span>
<a name="l01137"></a>01137 <span class="comment">                                                         &apos;2&apos;: OACK = 1 ACK bundling</span>
<a name="l01138"></a>01138 <span class="comment">                                                         &apos;3&apos;: OACK = 2</span>
<a name="l01139"></a>01139 <span class="comment">                                                         &apos;4&apos;: OACK = 2 ACK bundling</span>
<a name="l01140"></a>01140 <span class="comment">                                                         &apos;5&apos;: 3 ? OACK ? 11</span>
<a name="l01141"></a>01141 <span class="comment">                                                         &apos;6&apos;: 11 &lt; OACK ? 20</span>
<a name="l01142"></a>01142 <span class="comment">                                                         &apos;7&apos;: reserved */</span>
<a name="l01143"></a>01143     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a8a9659f1dd91f3b094bc1cebc3cef1f5">reserved_35_47</a>               : 13;
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a1e08f6ab22013c86817ca427f1b7ae10">ri_enc_cat</a>                   : 3;  <span class="comment">/**&lt; RI encoding category</span>
<a name="l01145"></a>01145 <span class="comment">                                                         &apos;0&apos;: no RI</span>
<a name="l01146"></a>01146 <span class="comment">                                                         &apos;1&apos;: ORI = 1</span>
<a name="l01147"></a>01147 <span class="comment">                                                         &apos;2&apos;: ORI = 2</span>
<a name="l01148"></a>01148 <span class="comment">                                                         &apos;3&apos;: 3 ? ORI ? 11</span>
<a name="l01149"></a>01149 <span class="comment">                                                         &apos;4&apos;: 11 &lt; ORI ? 15</span>
<a name="l01150"></a>01150 <span class="comment">                                                         &apos;5&apos;-&apos;7&apos;: -- */</span>
<a name="l01151"></a>01151     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#aaefe18016804ee970d00c9bfbc7deeaf">reserved_29_31</a>               : 3;
<a name="l01152"></a>01152     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a2ed5995f1812531119dd2f01b495a07c">num_ack_re</a>                   : 13; <span class="comment">/**&lt; Number of ACK REs per layer */</span>
<a name="l01153"></a>01153     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a29815678f5730d81e27f183319058d04">reserved_13_15</a>               : 3;
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a08b8ccd629ada72eb4f54d7859c0ea5e">num_ri_re</a>                    : 13; <span class="comment">/**&lt; Number of RI REs per layer */</span>
<a name="l01155"></a>01155 <span class="preprocessor">#else</span>
<a name="l01156"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a08b8ccd629ada72eb4f54d7859c0ea5e">01156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a08b8ccd629ada72eb4f54d7859c0ea5e">num_ri_re</a>                    : 13;
<a name="l01157"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a29815678f5730d81e27f183319058d04">01157</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a29815678f5730d81e27f183319058d04">reserved_13_15</a>               : 3;
<a name="l01158"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a2ed5995f1812531119dd2f01b495a07c">01158</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a2ed5995f1812531119dd2f01b495a07c">num_ack_re</a>                   : 13;
<a name="l01159"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#aaefe18016804ee970d00c9bfbc7deeaf">01159</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#aaefe18016804ee970d00c9bfbc7deeaf">reserved_29_31</a>               : 3;
<a name="l01160"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a1e08f6ab22013c86817ca427f1b7ae10">01160</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a1e08f6ab22013c86817ca427f1b7ae10">ri_enc_cat</a>                   : 3;
<a name="l01161"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a8a9659f1dd91f3b094bc1cebc3cef1f5">01161</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a8a9659f1dd91f3b094bc1cebc3cef1f5">reserved_35_47</a>               : 13;
<a name="l01162"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a0af1503ce871e518086f9128090555ed">01162</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#a0af1503ce871e518086f9128090555ed">ack_enc_cat</a>                  : 3;
<a name="l01163"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#ab269f166840fc189359670b0ae769cf3">01163</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html#ab269f166840fc189359670b0ae769cf3">reserved_51_63</a>               : 13;
<a name="l01164"></a>01164 <span class="preprocessor">#endif</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html#abbc7787423c6f467b9491a248db18e77">s</a>;
<a name="l01166"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html#a08c44bcb2e217d13d0889775c08861b7">01166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg3_1_1cvmx__fdeqx__jd1__cfg3__s.html">cvmx_fdeqx_jd1_cfg3_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html#a08c44bcb2e217d13d0889775c08861b7">cnf75xx</a>;
<a name="l01167"></a>01167 };
<a name="l01168"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a4241be4fd4f558c09fbb65539f4b9ca7">01168</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html" title="cvmx_fdeq::_jd1_cfg3">cvmx_fdeqx_jd1_cfg3</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg3.html" title="cvmx_fdeq::_jd1_cfg3">cvmx_fdeqx_jd1_cfg3_t</a>;
<a name="l01169"></a>01169 <span class="comment"></span>
<a name="l01170"></a>01170 <span class="comment">/**</span>
<a name="l01171"></a>01171 <span class="comment"> * cvmx_fdeq#_jd1_cfg4</span>
<a name="l01172"></a>01172 <span class="comment"> *</span>
<a name="l01173"></a>01173 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l01174"></a>01174 <span class="comment"> *</span>
<a name="l01175"></a>01175 <span class="comment"> */</span>
<a name="l01176"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html">01176</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html" title="cvmx_fdeq::_jd1_cfg4">cvmx_fdeqx_jd1_cfg4</a> {
<a name="l01177"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html#af5d118bc97f1eadf0a1c3600d45e2da7">01177</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html#af5d118bc97f1eadf0a1c3600d45e2da7">u64</a>;
<a name="l01178"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html">01178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html">cvmx_fdeqx_jd1_cfg4_s</a> {
<a name="l01179"></a>01179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ae785b2c39f03b01d6fbbe383cd5bcbe8">reserved_62_63</a>               : 2;
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a1ebcf4fa2e6f51437904644e28685d23">num_cqi_re0</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 0 */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#aab594123c053aa2d446dbc1ef4d7e9a9">reserved_46_47</a>               : 2;
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a2ec05d3ba3893b79f9e8313ea5b61cac">num_cqi_re1</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 1 */</span>
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a6b7516a41745cf884669ac11e1201434">reserved_30_31</a>               : 2;
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ad65df7357e7434f3e613673cb42d9b3c">num_cqi_re2</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 2 */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a27be7156ecde51d0c7595ce79a064335">reserved_14_15</a>               : 2;
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a643f845c5dabf766dfa472e5f5377cdc">num_cqi_re3</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 3 */</span>
<a name="l01188"></a>01188 <span class="preprocessor">#else</span>
<a name="l01189"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a643f845c5dabf766dfa472e5f5377cdc">01189</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a643f845c5dabf766dfa472e5f5377cdc">num_cqi_re3</a>                  : 14;
<a name="l01190"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a27be7156ecde51d0c7595ce79a064335">01190</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a27be7156ecde51d0c7595ce79a064335">reserved_14_15</a>               : 2;
<a name="l01191"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ad65df7357e7434f3e613673cb42d9b3c">01191</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ad65df7357e7434f3e613673cb42d9b3c">num_cqi_re2</a>                  : 14;
<a name="l01192"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a6b7516a41745cf884669ac11e1201434">01192</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a6b7516a41745cf884669ac11e1201434">reserved_30_31</a>               : 2;
<a name="l01193"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a2ec05d3ba3893b79f9e8313ea5b61cac">01193</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a2ec05d3ba3893b79f9e8313ea5b61cac">num_cqi_re1</a>                  : 14;
<a name="l01194"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#aab594123c053aa2d446dbc1ef4d7e9a9">01194</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#aab594123c053aa2d446dbc1ef4d7e9a9">reserved_46_47</a>               : 2;
<a name="l01195"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a1ebcf4fa2e6f51437904644e28685d23">01195</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#a1ebcf4fa2e6f51437904644e28685d23">num_cqi_re0</a>                  : 14;
<a name="l01196"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ae785b2c39f03b01d6fbbe383cd5bcbe8">01196</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html#ae785b2c39f03b01d6fbbe383cd5bcbe8">reserved_62_63</a>               : 2;
<a name="l01197"></a>01197 <span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html#a9f019592fbfca960477d6ef45ee7a295">s</a>;
<a name="l01199"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html#a0803167add929dc477bcc45a9a6051c0">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg4_1_1cvmx__fdeqx__jd1__cfg4__s.html">cvmx_fdeqx_jd1_cfg4_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html#a0803167add929dc477bcc45a9a6051c0">cnf75xx</a>;
<a name="l01200"></a>01200 };
<a name="l01201"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a80dd3ab6fc912a034bd162080cc4a811">01201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html" title="cvmx_fdeq::_jd1_cfg4">cvmx_fdeqx_jd1_cfg4</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg4.html" title="cvmx_fdeq::_jd1_cfg4">cvmx_fdeqx_jd1_cfg4_t</a>;
<a name="l01202"></a>01202 <span class="comment"></span>
<a name="l01203"></a>01203 <span class="comment">/**</span>
<a name="l01204"></a>01204 <span class="comment"> * cvmx_fdeq#_jd1_cfg5</span>
<a name="l01205"></a>01205 <span class="comment"> *</span>
<a name="l01206"></a>01206 <span class="comment"> * This register space contains the FDEQ job descriptor data</span>
<a name="l01207"></a>01207 <span class="comment"> *</span>
<a name="l01208"></a>01208 <span class="comment"> */</span>
<a name="l01209"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html">01209</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html" title="cvmx_fdeq::_jd1_cfg5">cvmx_fdeqx_jd1_cfg5</a> {
<a name="l01210"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html#a8f4cf4f8980d120fa0dd878737c6639a">01210</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html#a8f4cf4f8980d120fa0dd878737c6639a">u64</a>;
<a name="l01211"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html">01211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html">cvmx_fdeqx_jd1_cfg5_s</a> {
<a name="l01212"></a>01212 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a072f8b590a4be2ed5b049a5ebbb3e94d">reserved_62_63</a>               : 2;
<a name="l01214"></a>01214     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a21f0a9250cae97c3a59a2dc50c875941">num_cqi_re4</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 4 */</span>
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#ac94b63d9f6cc977630a4b4c31bba7f4b">reserved_46_47</a>               : 2;
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a41c55d81b443c79a2b8fd5704a796c92">num_cqi_re5</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 5 */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a509d37fea609245c476358ee84cd3fb5">reserved_30_31</a>               : 2;
<a name="l01218"></a>01218     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#aff9a7348554b97470227074fd032c43b">num_cqi_re6</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 6 */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a98683fbd05ed5bbbec4a3fd88f9eee59">reserved_14_15</a>               : 2;
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a6f807499caa2e0802a8215f732e478d5">num_cqi_re7</a>                  : 14; <span class="comment">/**&lt; Number of CQI REs per layer for hypothesis 7 */</span>
<a name="l01221"></a>01221 <span class="preprocessor">#else</span>
<a name="l01222"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a6f807499caa2e0802a8215f732e478d5">01222</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a6f807499caa2e0802a8215f732e478d5">num_cqi_re7</a>                  : 14;
<a name="l01223"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a98683fbd05ed5bbbec4a3fd88f9eee59">01223</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a98683fbd05ed5bbbec4a3fd88f9eee59">reserved_14_15</a>               : 2;
<a name="l01224"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#aff9a7348554b97470227074fd032c43b">01224</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#aff9a7348554b97470227074fd032c43b">num_cqi_re6</a>                  : 14;
<a name="l01225"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a509d37fea609245c476358ee84cd3fb5">01225</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a509d37fea609245c476358ee84cd3fb5">reserved_30_31</a>               : 2;
<a name="l01226"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a41c55d81b443c79a2b8fd5704a796c92">01226</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a41c55d81b443c79a2b8fd5704a796c92">num_cqi_re5</a>                  : 14;
<a name="l01227"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#ac94b63d9f6cc977630a4b4c31bba7f4b">01227</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#ac94b63d9f6cc977630a4b4c31bba7f4b">reserved_46_47</a>               : 2;
<a name="l01228"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a21f0a9250cae97c3a59a2dc50c875941">01228</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a21f0a9250cae97c3a59a2dc50c875941">num_cqi_re4</a>                  : 14;
<a name="l01229"></a><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a072f8b590a4be2ed5b049a5ebbb3e94d">01229</a>     uint64_t <a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html#a072f8b590a4be2ed5b049a5ebbb3e94d">reserved_62_63</a>               : 2;
<a name="l01230"></a>01230 <span class="preprocessor">#endif</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html#adf3d020bec79c57368abf18e33959135">s</a>;
<a name="l01232"></a><a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html#a72e90c0a24ab9917d86a0b5fc86c73fd">01232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__cfg5_1_1cvmx__fdeqx__jd1__cfg5__s.html">cvmx_fdeqx_jd1_cfg5_s</a>          <a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html#a72e90c0a24ab9917d86a0b5fc86c73fd">cnf75xx</a>;
<a name="l01233"></a>01233 };
<a name="l01234"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ade36c43d680870c4975c4b30b9066e52">01234</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html" title="cvmx_fdeq::_jd1_cfg5">cvmx_fdeqx_jd1_cfg5</a> <a class="code" href="unioncvmx__fdeqx__jd1__cfg5.html" title="cvmx_fdeq::_jd1_cfg5">cvmx_fdeqx_jd1_cfg5_t</a>;
<a name="l01235"></a>01235 <span class="comment"></span>
<a name="l01236"></a>01236 <span class="comment">/**</span>
<a name="l01237"></a>01237 <span class="comment"> * cvmx_fdeq#_jd1_mmse_cfg#</span>
<a name="l01238"></a>01238 <span class="comment"> *</span>
<a name="l01239"></a>01239 <span class="comment"> * This register space contains the MMSE job descriptor data.</span>
<a name="l01240"></a>01240 <span class="comment"> *</span>
<a name="l01241"></a>01241 <span class="comment"> */</span>
<a name="l01242"></a><a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html">01242</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html" title="cvmx_fdeq::_jd1_mmse_cfg#">cvmx_fdeqx_jd1_mmse_cfgx</a> {
<a name="l01243"></a><a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html#a5d318753b8696712b510aa065020a054">01243</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html#a5d318753b8696712b510aa065020a054">u64</a>;
<a name="l01244"></a><a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html">cvmx_fdeqx_jd1_mmse_cfgx_s</a> {
<a name="l01245"></a>01245 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html#a748a8ac314f0463386db7bf76e4b6ac9">mmse_job</a>                     : 64; <span class="comment">/**&lt; MMSE Job descriptors */</span>
<a name="l01247"></a>01247 <span class="preprocessor">#else</span>
<a name="l01248"></a><a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html#a748a8ac314f0463386db7bf76e4b6ac9">01248</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html#a748a8ac314f0463386db7bf76e4b6ac9">mmse_job</a>                     : 64;
<a name="l01249"></a>01249 <span class="preprocessor">#endif</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html#a2f3f5b444457924d84d1cdd176a06bb9">s</a>;
<a name="l01251"></a><a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html#af92d5e09fbbb6072c910a51d5599dd29">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__jd1__mmse__cfgx_1_1cvmx__fdeqx__jd1__mmse__cfgx__s.html">cvmx_fdeqx_jd1_mmse_cfgx_s</a>     <a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html#af92d5e09fbbb6072c910a51d5599dd29">cnf75xx</a>;
<a name="l01252"></a>01252 };
<a name="l01253"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a5f2aaa72015a787d56c2c75d24c6cc9f">01253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html" title="cvmx_fdeq::_jd1_mmse_cfg#">cvmx_fdeqx_jd1_mmse_cfgx</a> <a class="code" href="unioncvmx__fdeqx__jd1__mmse__cfgx.html" title="cvmx_fdeq::_jd1_mmse_cfg#">cvmx_fdeqx_jd1_mmse_cfgx_t</a>;
<a name="l01254"></a>01254 <span class="comment"></span>
<a name="l01255"></a>01255 <span class="comment">/**</span>
<a name="l01256"></a>01256 <span class="comment"> * cvmx_fdeq#_pipeline_disable</span>
<a name="l01257"></a>01257 <span class="comment"> *</span>
<a name="l01258"></a>01258 <span class="comment"> * This register is used to disable pipelining in the MMSE</span>
<a name="l01259"></a>01259 <span class="comment"> *</span>
<a name="l01260"></a>01260 <span class="comment"> */</span>
<a name="l01261"></a><a class="code" href="unioncvmx__fdeqx__pipeline__disable.html">01261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__pipeline__disable.html" title="cvmx_fdeq::_pipeline_disable">cvmx_fdeqx_pipeline_disable</a> {
<a name="l01262"></a><a class="code" href="unioncvmx__fdeqx__pipeline__disable.html#a21a315f5c4d8d6b756d80d147d748319">01262</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__pipeline__disable.html#a21a315f5c4d8d6b756d80d147d748319">u64</a>;
<a name="l01263"></a><a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html">01263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html">cvmx_fdeqx_pipeline_disable_s</a> {
<a name="l01264"></a>01264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#ad109d10c905558cfcf440304c16c5049">reserved_1_63</a>                : 63;
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#a679a35497aff7010cd216b07e988838e">dis_pipeline</a>                 : 1;  <span class="comment">/**&lt; &apos;1&apos; = Disables the pipelining of Jobs in the MMSE */</span>
<a name="l01267"></a>01267 <span class="preprocessor">#else</span>
<a name="l01268"></a><a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#a679a35497aff7010cd216b07e988838e">01268</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#a679a35497aff7010cd216b07e988838e">dis_pipeline</a>                 : 1;
<a name="l01269"></a><a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#ad109d10c905558cfcf440304c16c5049">01269</a>     uint64_t <a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html#ad109d10c905558cfcf440304c16c5049">reserved_1_63</a>                : 63;
<a name="l01270"></a>01270 <span class="preprocessor">#endif</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__pipeline__disable.html#a29c9fc0c30d1f9c672a1f69c73bb88f9">s</a>;
<a name="l01272"></a><a class="code" href="unioncvmx__fdeqx__pipeline__disable.html#a88661b08b13207da4f9fd2a4e296548c">01272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__pipeline__disable_1_1cvmx__fdeqx__pipeline__disable__s.html">cvmx_fdeqx_pipeline_disable_s</a>  <a class="code" href="unioncvmx__fdeqx__pipeline__disable.html#a88661b08b13207da4f9fd2a4e296548c">cnf75xx</a>;
<a name="l01273"></a>01273 };
<a name="l01274"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#ae712aa9d2811f443320caea2a0f2c909">01274</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__pipeline__disable.html" title="cvmx_fdeq::_pipeline_disable">cvmx_fdeqx_pipeline_disable</a> <a class="code" href="unioncvmx__fdeqx__pipeline__disable.html" title="cvmx_fdeq::_pipeline_disable">cvmx_fdeqx_pipeline_disable_t</a>;
<a name="l01275"></a>01275 <span class="comment"></span>
<a name="l01276"></a>01276 <span class="comment">/**</span>
<a name="l01277"></a>01277 <span class="comment"> * cvmx_fdeq#_status</span>
<a name="l01278"></a>01278 <span class="comment"> *</span>
<a name="l01279"></a>01279 <span class="comment"> * FDEQ Status Register</span>
<a name="l01280"></a>01280 <span class="comment"> *</span>
<a name="l01281"></a>01281 <span class="comment"> */</span>
<a name="l01282"></a><a class="code" href="unioncvmx__fdeqx__status.html">01282</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__status.html" title="cvmx_fdeq::_status">cvmx_fdeqx_status</a> {
<a name="l01283"></a><a class="code" href="unioncvmx__fdeqx__status.html#aa6ad8d08014423c8429bd6634d471068">01283</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__status.html#aa6ad8d08014423c8429bd6634d471068">u64</a>;
<a name="l01284"></a><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html">01284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html">cvmx_fdeqx_status_s</a> {
<a name="l01285"></a>01285 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a472246288c32b5ba53784388eb5b0e25">reserved_2_63</a>                : 62;
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a0f466c0cd1ac2dd8197f8ec9a787bc02">status1</a>                      : 1;  <span class="comment">/**&lt; Indicates if the FDEQ is busy processing a job with CONFIGURATION 1. &apos;0&apos; = Ready for new</span>
<a name="l01288"></a>01288 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l01289"></a>01289     uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#aa78048eea6e5bc6ec31d61e4413a1925">status0</a>                      : 1;  <span class="comment">/**&lt; Indicates if the FDEQ is busy processing a job with CONFIGURATION 0. &apos;0&apos; = Ready for new</span>
<a name="l01290"></a>01290 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#else</span>
<a name="l01292"></a><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#aa78048eea6e5bc6ec31d61e4413a1925">01292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#aa78048eea6e5bc6ec31d61e4413a1925">status0</a>                      : 1;
<a name="l01293"></a><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a0f466c0cd1ac2dd8197f8ec9a787bc02">01293</a>     uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a0f466c0cd1ac2dd8197f8ec9a787bc02">status1</a>                      : 1;
<a name="l01294"></a><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a472246288c32b5ba53784388eb5b0e25">01294</a>     uint64_t <a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html#a472246288c32b5ba53784388eb5b0e25">reserved_2_63</a>                : 62;
<a name="l01295"></a>01295 <span class="preprocessor">#endif</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__status.html#adb73fcb38ec3fbd4a7cb5b2ffbf13504">s</a>;
<a name="l01297"></a><a class="code" href="unioncvmx__fdeqx__status.html#aca7fd9ee294939bcc0083f4e9da700d2">01297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__status_1_1cvmx__fdeqx__status__s.html">cvmx_fdeqx_status_s</a>            <a class="code" href="unioncvmx__fdeqx__status.html#aca7fd9ee294939bcc0083f4e9da700d2">cnf75xx</a>;
<a name="l01298"></a>01298 };
<a name="l01299"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a32985fb75cbf83a1ea8dd046814d0727">01299</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__status.html" title="cvmx_fdeq::_status">cvmx_fdeqx_status</a> <a class="code" href="unioncvmx__fdeqx__status.html" title="cvmx_fdeq::_status">cvmx_fdeqx_status_t</a>;
<a name="l01300"></a>01300 <span class="comment"></span>
<a name="l01301"></a>01301 <span class="comment">/**</span>
<a name="l01302"></a>01302 <span class="comment"> * cvmx_fdeq#_test</span>
<a name="l01303"></a>01303 <span class="comment"> *</span>
<a name="l01304"></a>01304 <span class="comment"> * This Register is used to stress internal Hardware backpressure points for Testing</span>
<a name="l01305"></a>01305 <span class="comment"> *</span>
<a name="l01306"></a>01306 <span class="comment"> */</span>
<a name="l01307"></a><a class="code" href="unioncvmx__fdeqx__test.html">01307</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__test.html" title="cvmx_fdeq::_test">cvmx_fdeqx_test</a> {
<a name="l01308"></a><a class="code" href="unioncvmx__fdeqx__test.html#a8b25a09de34be24833c5bb702441e479">01308</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__test.html#a8b25a09de34be24833c5bb702441e479">u64</a>;
<a name="l01309"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html">01309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html">cvmx_fdeqx_test_s</a> {
<a name="l01310"></a>01310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ae9240898b14db06f5917216e91ba9531">enable</a>                       : 4;  <span class="comment">/**&lt; Enable test mode. For diagnostic use only. */</span>
<a name="l01312"></a>01312     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a84ec4d8a76463145efc0ade8ffe1d824">reserved_24_59</a>               : 36;
<a name="l01313"></a>01313     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a9f60a96154f9104547dcbe79801ec07b">bp_cfg</a>                       : 8;  <span class="comment">/**&lt; Enable backpressure. For diagnostic use only. */</span>
<a name="l01314"></a>01314     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a202b178ea23df74527d775cf39c0825f">reserved_12_15</a>               : 4;
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ab54c7084a88db10622f8abf4cc58c493">lfsr_freq</a>                    : 12; <span class="comment">/**&lt; Test LFSR update frequency in coprocessor-clocks minus one. */</span>
<a name="l01316"></a>01316 <span class="preprocessor">#else</span>
<a name="l01317"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ab54c7084a88db10622f8abf4cc58c493">01317</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ab54c7084a88db10622f8abf4cc58c493">lfsr_freq</a>                    : 12;
<a name="l01318"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a202b178ea23df74527d775cf39c0825f">01318</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a202b178ea23df74527d775cf39c0825f">reserved_12_15</a>               : 4;
<a name="l01319"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a9f60a96154f9104547dcbe79801ec07b">01319</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a9f60a96154f9104547dcbe79801ec07b">bp_cfg</a>                       : 8;
<a name="l01320"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a84ec4d8a76463145efc0ade8ffe1d824">01320</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#a84ec4d8a76463145efc0ade8ffe1d824">reserved_24_59</a>               : 36;
<a name="l01321"></a><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ae9240898b14db06f5917216e91ba9531">01321</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html#ae9240898b14db06f5917216e91ba9531">enable</a>                       : 4;
<a name="l01322"></a>01322 <span class="preprocessor">#endif</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__test.html#a443d5829c6c249fe46fe3c6823ef5187">s</a>;
<a name="l01324"></a><a class="code" href="unioncvmx__fdeqx__test.html#ac7f1ec9facd85752f586c10365c96f53">01324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__test_1_1cvmx__fdeqx__test__s.html">cvmx_fdeqx_test_s</a>              <a class="code" href="unioncvmx__fdeqx__test.html#ac7f1ec9facd85752f586c10365c96f53">cnf75xx</a>;
<a name="l01325"></a>01325 };
<a name="l01326"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a07e8edf7186b6cd91acdae88fbbfccb7">01326</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__test.html" title="cvmx_fdeq::_test">cvmx_fdeqx_test</a> <a class="code" href="unioncvmx__fdeqx__test.html" title="cvmx_fdeq::_test">cvmx_fdeqx_test_t</a>;
<a name="l01327"></a>01327 <span class="comment"></span>
<a name="l01328"></a>01328 <span class="comment">/**</span>
<a name="l01329"></a>01329 <span class="comment"> * cvmx_fdeq#_test2</span>
<a name="l01330"></a>01330 <span class="comment"> *</span>
<a name="l01331"></a>01331 <span class="comment"> * This Register is used to stress internal Hardware backpressure points for Testing</span>
<a name="l01332"></a>01332 <span class="comment"> *</span>
<a name="l01333"></a>01333 <span class="comment"> */</span>
<a name="l01334"></a><a class="code" href="unioncvmx__fdeqx__test2.html">01334</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__test2.html" title="cvmx_fdeq::_test2">cvmx_fdeqx_test2</a> {
<a name="l01335"></a><a class="code" href="unioncvmx__fdeqx__test2.html#a61ca76e4de86f413cabf694ccd062173">01335</a>     uint64_t <a class="code" href="unioncvmx__fdeqx__test2.html#a61ca76e4de86f413cabf694ccd062173">u64</a>;
<a name="l01336"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html">01336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html">cvmx_fdeqx_test2_s</a> {
<a name="l01337"></a>01337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a0ffe08888ac08411c84e84130aeb94a6">enable</a>                       : 4;  <span class="comment">/**&lt; Enable test mode. For diagnostic use only. */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a224f491fffccdb9c2e443b4c8de405a7">reserved_24_59</a>               : 36;
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#aadc145187041657843dd8ec85f486c43">bp_cfg</a>                       : 8;  <span class="comment">/**&lt; Enable backpressure. For diagnostic use only. */</span>
<a name="l01341"></a>01341     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a9d8bf9507b7c35a47a1660c01f4a0fa3">reserved_12_15</a>               : 4;
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#ad0720e61e2240a7f2fe8f095c1583540">lfsr_freq</a>                    : 12; <span class="comment">/**&lt; Test LFSR update frequency in coprocessor-clocks minus one. */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#else</span>
<a name="l01344"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#ad0720e61e2240a7f2fe8f095c1583540">01344</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#ad0720e61e2240a7f2fe8f095c1583540">lfsr_freq</a>                    : 12;
<a name="l01345"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a9d8bf9507b7c35a47a1660c01f4a0fa3">01345</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a9d8bf9507b7c35a47a1660c01f4a0fa3">reserved_12_15</a>               : 4;
<a name="l01346"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#aadc145187041657843dd8ec85f486c43">01346</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#aadc145187041657843dd8ec85f486c43">bp_cfg</a>                       : 8;
<a name="l01347"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a224f491fffccdb9c2e443b4c8de405a7">01347</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a224f491fffccdb9c2e443b4c8de405a7">reserved_24_59</a>               : 36;
<a name="l01348"></a><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a0ffe08888ac08411c84e84130aeb94a6">01348</a>     uint64_t <a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html#a0ffe08888ac08411c84e84130aeb94a6">enable</a>                       : 4;
<a name="l01349"></a>01349 <span class="preprocessor">#endif</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fdeqx__test2.html#ae9f6ef1d231a069520af9fba88ba209d">s</a>;
<a name="l01351"></a><a class="code" href="unioncvmx__fdeqx__test2.html#aad4e930116e3f08d900b1637feb37c37">01351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fdeqx__test2_1_1cvmx__fdeqx__test2__s.html">cvmx_fdeqx_test2_s</a>             <a class="code" href="unioncvmx__fdeqx__test2.html#aad4e930116e3f08d900b1637feb37c37">cnf75xx</a>;
<a name="l01352"></a>01352 };
<a name="l01353"></a><a class="code" href="cvmx-fdeqx-defs_8h.html#a458d1d8ffeacabe0728471266d1aafae">01353</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fdeqx__test2.html" title="cvmx_fdeq::_test2">cvmx_fdeqx_test2</a> <a class="code" href="unioncvmx__fdeqx__test2.html" title="cvmx_fdeq::_test2">cvmx_fdeqx_test2_t</a>;
<a name="l01354"></a>01354 
<a name="l01355"></a>01355 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
