../../../backend/proasic3_redused.v
../../../rtl/verilog/wb_synt.v
../../../rtl/verilog/soc.v
../../../bench/ATMEL_FLASH/flash_verilog/flash_verilog_w_wo_hold/

#AT26DFxxx.v
../../../bench/verilog/mt48lc16m16a2.v
../../../bench/verilog/s25fl032a.v
../../../bench/verilog/CPUboard_tb.v

-y ../../../backend 
-y ../../../rtl/verilog 
-y ../../../bench/verilog 
-y ../../../bench/ATMEL_FLASH/flash_verilog/flash_verilog_w_wo_hold/


../../../rtl/verilog/SD_host_top.v
../../../rtl/verilog/SD_cmd_master.v
../../../rtl/verilog/SD_cmd_serial_host.v
../../../rtl/verilog/SD_crc_n.v
../../../rtl/verilog/SD_clock_divider.v
../../../rtl/verilog/clk_gen.v



-y ../../../rtl/verilog 
-y ../../../bench/verilog
-y ../run





