INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:56:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 buffer22/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer4/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.206ns (18.365%)  route 5.361ns (81.635%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=968, unset)          0.508     0.508    buffer22/control/clk
                         FDRE                                         r  buffer22/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer22/control/outputValid_reg/Q
                         net (fo=39, unplaced)        0.464     1.198    buffer22/control/outputValid_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.119     1.317 f  buffer22/control/dataReg[0]_i_2__0/O
                         net (fo=7, unplaced)         0.279     1.596    buffer22/control/transmitValue_reg_18
                         LUT4 (Prop_lut4_I0_O)        0.043     1.639 r  buffer22/control/i__i_9/O
                         net (fo=10, unplaced)        0.287     1.926    control_merge0/tehb/control/transmitValue_reg_8
                         LUT5 (Prop_lut5_I3_O)        0.043     1.969 f  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=99, unplaced)        0.476     2.445    control_merge0/tehb/control/transmitValue_reg
                         LUT5 (Prop_lut5_I1_O)        0.043     2.488 f  control_merge0/tehb/control/Memory[0][11]_i_1/O
                         net (fo=4, unplaced)         0.268     2.756    buffer5/fifo/buffer2_outs[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.799 f  buffer5/fifo/i__i_88/O
                         net (fo=1, unplaced)         0.244     3.043    cmpi0/buffer5_outs[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.086 r  cmpi0/i__i_64/O
                         net (fo=1, unplaced)         0.459     3.545    cmpi0/i__i_64_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.790 r  cmpi0/i__i_44/CO[3]
                         net (fo=1, unplaced)         0.000     3.790    cmpi0/i__i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.840 r  cmpi0/i__i_32/CO[3]
                         net (fo=1, unplaced)         0.000     3.840    cmpi0/i__i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.890 f  cmpi0/i__i_21/CO[3]
                         net (fo=24, unplaced)        0.652     4.542    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.585 f  buffer10/fifo/i__i_11/O
                         net (fo=9, unplaced)         0.285     4.870    control_merge2/tehb/control/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.913 r  control_merge2/tehb/control/i___10_i_5/O
                         net (fo=33, unplaced)        0.449     5.362    control_merge2/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I2_O)        0.043     5.405 f  control_merge2/tehb/control/Empty_i_2__0/O
                         net (fo=7, unplaced)         0.257     5.662    control_merge2/tehb/control/fullReg_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     5.705 r  control_merge2/tehb/control/i__i_23/O
                         net (fo=4, unplaced)         0.268     5.973    control_merge2/tehb/control/i__i_23_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.016 r  control_merge2/tehb/control/transmitValue_i_2__27/O
                         net (fo=2, unplaced)         0.388     6.404    init0/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.447 f  init0/control/fullReg_i_4__0/O
                         net (fo=4, unplaced)         0.268     6.715    fork2/control/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     6.758 r  fork2/control/generateBlocks[1].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, unplaced)        0.317     7.075    buffer4/E[0]
                         FDRE                                         r  buffer4/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=968, unset)          0.483    13.183    buffer4/clk
                         FDRE                                         r  buffer4/dataReg_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer4/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  5.880    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.129 ; gain = 103.812 ; free physical = 38964 ; free virtual = 215365
