<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_core.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_mcode.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80s.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\decoder.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_dpb\gowin_dpb.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_osc\gowin_osc.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_test.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sdpb\gowin_sdpb.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sp\gowin_sp.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\ram8k.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_rpll\gowin_rpll.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\vram8k.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_io.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 17 12:01:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.331s, Peak memory usage = 326.707MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.243s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.257s, Peak memory usage = 326.707MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 326.707MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.286s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 13s, Peak memory usage = 326.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.335s, Peak memory usage = 326.707MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.283s, Peak memory usage = 326.707MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 326.707MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>395</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>118</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1576</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>149</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>509</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>918</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>168</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>168</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1826(1586 LUT, 168 ALU, 12 RAM16) / 8640</td>
<td>22%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>395 / 6693</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>395 / 6693</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 26</td>
<td>93%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>hdmi/rpll/rpll_inst/CLKOUT</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>32.686(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>76.662(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/rgb_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_b/rd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/colorbar/rgb_7_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>hdmi/colorbar/rgb_7_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n390_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n390_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n389_s/CIN</td>
</tr>
<tr>
<td>4.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n389_s/SUM</td>
</tr>
<tr>
<td>5.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n389_s0/I0</td>
</tr>
<tr>
<td>6.397</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n389_s0/COUT</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n388_s0/CIN</td>
</tr>
<tr>
<td>6.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi/enc_b/n388_s0/SUM</td>
</tr>
<tr>
<td>7.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n559_s2/I1</td>
</tr>
<tr>
<td>9.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi/enc_b/n559_s2/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n558_s2/I1</td>
</tr>
<tr>
<td>11.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n558_s2/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n558_s1/I1</td>
</tr>
<tr>
<td>13.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n558_s1/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/rd_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/enc_b/rd_6_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi/enc_b/rd_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.426, 50.821%; route: 5.760, 45.554%; tC2Q: 0.458, 3.625%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/rgb_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_g/rd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/colorbar/rgb_15_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>hdmi/colorbar/rgb_15_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n390_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n390_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n389_s/CIN</td>
</tr>
<tr>
<td>4.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n389_s/SUM</td>
</tr>
<tr>
<td>5.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n389_s0/I0</td>
</tr>
<tr>
<td>6.397</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n389_s0/COUT</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n388_s0/CIN</td>
</tr>
<tr>
<td>6.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi/enc_g/n388_s0/SUM</td>
</tr>
<tr>
<td>7.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n559_s2/I1</td>
</tr>
<tr>
<td>9.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi/enc_g/n559_s2/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n558_s2/I1</td>
</tr>
<tr>
<td>11.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n558_s2/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n558_s1/I1</td>
</tr>
<tr>
<td>13.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n558_s1/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/rd_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/enc_g/rd_6_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi/enc_g/rd_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.426, 50.821%; route: 5.760, 45.554%; tC2Q: 0.458, 3.625%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/rgb_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_r/rd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/colorbar/rgb_23_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>hdmi/colorbar/rgb_23_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_r/n390_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n390_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_r/n389_s/CIN</td>
</tr>
<tr>
<td>4.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n389_s/SUM</td>
</tr>
<tr>
<td>5.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_r/n389_s0/I0</td>
</tr>
<tr>
<td>6.397</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n389_s0/COUT</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_r/n388_s0/CIN</td>
</tr>
<tr>
<td>6.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi/enc_r/n388_s0/SUM</td>
</tr>
<tr>
<td>7.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n559_s2/I1</td>
</tr>
<tr>
<td>9.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi/enc_r/n559_s2/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n558_s2/I1</td>
</tr>
<tr>
<td>11.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n558_s2/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n558_s1/I1</td>
</tr>
<tr>
<td>13.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/n558_s1/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_r/rd_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/enc_r/rd_6_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi/enc_r/rd_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.426, 50.821%; route: 5.760, 45.554%; tC2Q: 0.458, 3.625%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/rgb_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_b/rd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/colorbar/rgb_7_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>hdmi/colorbar/rgb_7_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n390_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n390_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n389_s/CIN</td>
</tr>
<tr>
<td>4.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n389_s/SUM</td>
</tr>
<tr>
<td>5.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n389_s0/I0</td>
</tr>
<tr>
<td>6.397</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n389_s0/COUT</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_b/n388_s0/CIN</td>
</tr>
<tr>
<td>6.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi/enc_b/n388_s0/SUM</td>
</tr>
<tr>
<td>7.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n559_s2/I1</td>
</tr>
<tr>
<td>9.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi/enc_b/n559_s2/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n557_s2/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n557_s2/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n557_s1/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/n557_s1/F</td>
</tr>
<tr>
<td>13.820</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_b/rd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/enc_b/rd_7_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi/enc_b/rd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.149, 49.720%; route: 5.760, 46.574%; tC2Q: 0.458, 3.706%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/colorbar/rgb_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/enc_g/rd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/colorbar/rgb_15_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>hdmi/colorbar/rgb_15_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n390_s/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n390_s/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n389_s/CIN</td>
</tr>
<tr>
<td>4.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n389_s/SUM</td>
</tr>
<tr>
<td>5.439</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n389_s0/I0</td>
</tr>
<tr>
<td>6.397</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n389_s0/COUT</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi/enc_g/n388_s0/CIN</td>
</tr>
<tr>
<td>6.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi/enc_g/n388_s0/SUM</td>
</tr>
<tr>
<td>7.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n559_s2/I1</td>
</tr>
<tr>
<td>9.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi/enc_g/n559_s2/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n557_s2/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n557_s2/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n557_s1/I1</td>
</tr>
<tr>
<td>12.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/n557_s1/F</td>
</tr>
<tr>
<td>13.820</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi/enc_g/rd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.195</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>160</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi/enc_g/rd_7_s0/CLK</td>
</tr>
<tr>
<td>14.521</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi/enc_g/rd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.149, 49.720%; route: 5.760, 46.574%; tC2Q: 0.458, 3.706%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
