Gabriel H. Loh, A Simple Divide-and-Conquer Approach for Neural-Class Branch Prediction, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.243-254, September 17-21, 2005
Mageda Sharafeddine , Haitham Akkary , Doug Carmean, Virtual register renaming, Proceedings of the 26th international conference on Architecture of Computing Systems, p.86-97, February 19-22, 2013, Prague, Czech Republic
Karthikeyan Sankaralingam , Ramadass Nagarajan , Robert McDonald , Rajagopalan Desikan , Saurabh Drolia , M. S. Govindan , Paul Gratz , Divya Gulati , Heather Hanson , Changkyu Kim , Haiming Liu , Nitya Ranganathan , Simha Sethumadhavan , Sadia Sharif , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, Distributed Microarchitectural Protocols in the TRIPS Prototype Processor, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.480-491, December 09-13, 2006
Komal Jothi , Haitham Akkary, Virtual register renaming: energy efficient substrate for continual flow pipelines, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France
Fernando Latorre , Grigorios Magklis , José González , Pedro Chaparro , Antonio González, Building a large instruction window through ROB compression, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.41-48, September 16-16, 2007, Brasov, Romania
Fernando Latorre , Grigorios Magklis , Jose González , Pedro Chaparro , Antonio González, CROB: implementing a large instruction window through compression, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Rajesh Vivekanandham , Bharadwaj Amrutur , R. Govindarajan, A scalable low power issue queue for large instruction window processors, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A mechanistic performance model for superscalar out-of-order processors, ACM Transactions on Computer Systems (TOCS), v.27 n.2, p.1-37, May 2009
George Patsilaras , Niket K. Choudhary , James Tuck, Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012
Komal Jothi , Haitham Akkary, Tuning the continual flow pipeline architecture, Proceedings of the 27th international ACM conference on International conference on supercomputing, June 10-14, 2013, Eugene, Oregon, USA
Adrian Cristal , Oliverio J. Santana , Francisco Cazorla , Marco Galluzzi , Tanausu Ramirez , Miquel Pericas , Mateo Valero, Kilo-Instruction Processors: Overcoming the Memory Wall, IEEE Micro, v.25 n.3, p.48-57, May 2005
Neil Vachharajani , Matthew Iyer , Chinmay Ashok , Manish Vachharajani , David I. August , Daniel Connors, Chip multi-processor scalability for single-threaded applications, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005
Mageda Sharafeddin , Haitham Akkary, A small and power efficient checkpoint core architecture for manycore processors, International Journal of High Performance Systems Architecture, v.5 n.4, p.216-227, November 2015
Amit Golander , Shlomo Weiss, Checkpoint allocation and release, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-27, September 2009
Stijn Eyerman , Lieven Eeckhout, Memory-level parallelism aware fetch policies for simultaneous multithreading processors, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.1, p.1-33, March 2009
Colin Blundell , Milo M.K. Martin , Thomas F. Wenisch, InvisiFence: performance-transparent memory ordering in conventional multiprocessors, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.59-70, November 08-12, 2008
Samantika Subramaniam , Gabriel H. Loh, Design and optimization of the store vectors memory dependence predictor, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.4, p.1-33, October 2009
Waleed Dweik , Murali Annavaram , Michel Dubois, Reliability-aware exceptions: tolerating intermittent faults in microprocessor array structures, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, Kilo-instruction processors, runahead and prefetching, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.3, p.1-28, October 2011
Komal Jothi , Haitham Akkary, Tuning the continual flow pipeline architecture with virtual register renaming, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-27, February 2014
Meyrem Kyrman , Nevin Kyrman , Jose F. Martynez, Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.245-256, November 12-16, 2005, Barcelona, Spain
Amit Golander , Shlomo Weiss, Reexecution and Selective Reuse in Checkpoint Processors, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Miquel Pericàs , Adrian Cristal , Ruben González , Daniel A. Jiménez , Mateo Valero, Exploiting execution locality with a decoupled Kilo-instruction processor, Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems, September 07-09, 2005, Nara, Japan
Amit Golander , Shlomo Weiss, Hiding the misprediction penalty of a resource-efficient high-performance processor, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-32, January 2008
Patrick Carribault , Albert Cohen , William Jalby, Deep Jam: Conversion of Coarse-Grain Parallelism to Instruction-Level and Vector Parallelism for Irregular Applications, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.291-302, September 17-21, 2005
Tae Jun Ham , Juan L. Aragón , Margaret Martonosi, DeSC: decoupled supply-compute communication management for heterogeneous architectures, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
Alexander Gendler , Avi Mendelson , Yitzhak Birk, A PAB-based multi-prefetcher mechanism, International Journal of Parallel Programming, v.34 n.2, p.171-188, April 2006
Andreas Sembrant , Trevor Carlson , Erik Hagersten , David Black-Shaffer , Arthur Perais , André Seznec , Pierre Michaud, Long term parking (LTP): criticality-aware resource allocation in OOO processors, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
