(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire11;
  wire signed [(4'ha):(1'h0)] wire10;
  wire [(3'h4):(1'h0)] wire9;
  wire signed [(3'h5):(1'h0)] wire8;
  wire signed [(2'h3):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire1;
  assign wire5 = {(-$unsigned((wire4 > wire2)))};
  assign wire6 = $signed((~^((wire4 ? wire4 : wire1) ^~ (wire5 > wire1))));
  assign wire7 = (wire6[(2'h2):(1'h0)] <= (~|(+wire1)));
  assign wire8 = $signed(($signed({wire4}) ?
                     $signed(((8'ha1) ? wire5 : wire1)) : ((wire6 ^ wire3) ?
                         wire6[(1'h0):(1'h0)] : wire3[(1'h1):(1'h1)])));
  assign wire9 = {($signed(wire6[(2'h2):(2'h2)]) ?
                         {wire8} : (+(wire7 ? wire1 : wire1)))};
  assign wire10 = {($unsigned((wire0 & wire3)) || wire2[(2'h2):(1'h1)])};
  assign wire11 = (+$signed((8'ha1)));
endmodule