# TPU Verilog Project - à¸ªà¸£à¸¸à¸›à¸œà¸¥à¸à¸²à¸£à¸—à¸”à¸ªà¸­à¸š

## âœ… à¸à¸²à¸£à¸•à¸´à¸”à¸•à¸±à¹‰à¸‡à¸ªà¸³à¹€à¸£à¹‡à¸ˆ

### Tools à¸—à¸µà¹ˆà¸•à¸´à¸”à¸•à¸±à¹‰à¸‡:
```bash
brew install icarus-verilog  # à¸ªà¸³à¸«à¸£à¸±à¸š simulation
```

## âœ… à¹„à¸Ÿà¸¥à¹Œà¸—à¸µà¹ˆà¸ªà¸£à¹‰à¸²à¸‡à¹€à¸£à¸µà¸¢à¸šà¸£à¹‰à¸­à¸¢:

### 1. Core Modules (à¸ªà¸³à¸«à¸£à¸±à¸š FPGA Basys3)
- âœ… `mac_unit.v` - Multiply-Accumulate Unit (pipelined)
- âœ… `systolic_array.v` - 4x4 Systolic Array 
- âœ… `memory_controller.v` - Weight/Activation Buffers
- âœ… `tpu_controller.v` - Control Unit (State Machine)
- âœ… `tpu_top.v` - Top Module à¸ªà¸³à¸«à¸£à¸±à¸š Basys3
- âœ… `basys3_constraints.xdc` - Constraints à¸ªà¸³à¸«à¸£à¸±à¸š Vivado

### 2. Simplified Version (à¸ªà¸³à¸«à¸£à¸±à¸šà¸—à¸”à¸ªà¸­à¸š)
- âœ… `tpu_simple.v` - TPU à¹à¸šà¸šà¹€à¸£à¸µà¸¢à¸šà¸‡à¹ˆà¸²à¸¢ (à¸—à¸³à¸‡à¸²à¸™à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡)
- âœ… `tpu_simple_testbench.v` - Testbench à¸—à¸µà¹ˆà¸œà¹ˆà¸²à¸™

### 3. Original Test
- âš ï¸ `tpu_testbench.v` - Testbench à¸ªà¸³à¸«à¸£à¸±à¸š systolic array (à¸¢à¸±à¸‡à¸•à¹‰à¸­à¸‡à¹à¸à¹‰à¹„à¸‚)

## ğŸ‰ à¸œà¸¥à¸à¸²à¸£à¸—à¸”à¸ªà¸­à¸š

### TPU Simple Version:
```
Test Case 1: Basic 2x2 Matrix Multiplication
Matrix A = [1 2]    Matrix B = [5 6]
           [3 4]               [7 8]

Result C = [19 22]  âœ“ à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡!
           [43 50]

Test Case 2: Identity Matrix
Matrix A = [5 6]    Matrix B = [1 0]
           [7 8]               [0 1]

Result C = [5 6]    âœ“ à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡!
           [7 8]

âœ… à¸—à¸¸à¸ Test Case à¸œà¹ˆà¸²à¸™à¸«à¸¡à¸”!
```

## ğŸ“Š à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡

### Systolic Array Version (à¸ªà¸³à¸«à¸£à¸±à¸š FPGA):
```
Features:
- 4x4 Processing Elements
- Pipeline MAC units
- Weight/Activation buffers
- High throughput (16 MACs/cycle)
- Peak: 1.6 GOPS @ 100MHz

Resource Usage (à¸›à¸£à¸°à¸¡à¸²à¸“à¸à¸²à¸£):
- Slices: 500-800
- LUTs: 2000-3000
- FFs: 1500-2500
```

### Simple Version (à¸ªà¸³à¸«à¸£à¸±à¸š Simulation):
```
Features:
- Sequential matrix multiplication
- Easy to verify
- Lower resource usage
- Suitable for testing algorithms
```

## ğŸš€ à¸§à¸´à¸˜à¸µà¹ƒà¸Šà¹‰à¸‡à¸²à¸™

### 1. Simulation (Simple Version):
```bash
cd /Users/pop/Desktop/TPUverilog
iverilog -g2012 -o tpu_simple_sim tpu_simple.v tpu_simple_testbench.v
vvp tpu_simple_sim
gtkwave tpu_simple_tb.vcd  # à¸”à¸¹ waveform
```

### 2. Synthesis à¸ªà¸³à¸«à¸£à¸±à¸š Basys3:
```
1. à¹€à¸›à¸´à¸” Vivado
2. à¸ªà¸£à¹‰à¸²à¸‡ Project à¹ƒà¸«à¸¡à¹ˆ
3. à¹€à¸¥à¸·à¸­à¸ Basys3 (xc7a35tcpg236-1)
4. à¹€à¸à¸´à¹ˆà¸¡à¹„à¸Ÿà¸¥à¹Œ:
   - mac_unit.v
   - systolic_array.v
   - memory_controller.v
   - tpu_controller.v
   - tpu_top.v
5. à¹€à¸à¸´à¹ˆà¸¡ constraints: basys3_constraints.xdc
6. Run Synthesis
7. Run Implementation
8. Generate Bitstream
9. Program FPGA
```

## ğŸ”§ Pin Configuration (Basys3)

### Inputs:
- **Clock**: W5 (100 MHz)
- **Reset**: U18 (BTNC - Center Button)
- **Start**: T18 (BTNU)
- **Matrix Size**: SW[7:0]
- **Load Buttons**: 
  - Weight: W19
  - Activation: T17

### Outputs:
- **LEDs[15:0]**: Status
  - LED[0]: Busy
  - LED[1]: Done
  - LED[15:8]: Cycle Counter

## ğŸ“ à¸ªà¸´à¹ˆà¸‡à¸—à¸µà¹ˆà¸„à¸§à¸£à¸—à¸³à¸•à¹ˆà¸­

### à¸£à¸°à¸¢à¸°à¸ªà¸±à¹‰à¸™:
1. âœ… à¸ªà¸£à¹‰à¸²à¸‡ simple version à¸—à¸µà¹ˆà¸—à¸³à¸‡à¸²à¸™à¹„à¸”à¹‰ - à¹€à¸ªà¸£à¹‡à¸ˆà¹à¸¥à¹‰à¸§!
2. âš ï¸ à¹à¸à¹‰à¹„à¸‚ systolic array testbench à¹ƒà¸«à¹‰à¸—à¸³à¸‡à¸²à¸™à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡
3. â³ à¸—à¸”à¸ªà¸­à¸š synthesize à¸šà¸™ Vivado
4. â³ à¸—à¸”à¸ªà¸­à¸šà¸šà¸™ Basys3 à¸ˆà¸£à¸´à¸‡

### à¸£à¸°à¸¢à¸°à¸¢à¸²à¸§:
1. à¹€à¸à¸´à¹ˆà¸¡ UART interface à¸ªà¸³à¸«à¸£à¸±à¸š data transfer
2. à¹€à¸à¸´à¹ˆà¸¡ activation functions (ReLU, Sigmoid)
3. à¸£à¸­à¸‡à¸£à¸±à¸š matrix à¸‚à¸™à¸²à¸”à¹ƒà¸«à¸à¹ˆà¸à¸§à¹ˆà¸²
4. à¹€à¸à¸´à¹ˆà¸¡ quantization support
5. Optimize timing à¹à¸¥à¸° resource usage

## ğŸ› à¸›à¸±à¸à¸«à¸²à¸—à¸µà¹ˆà¸à¸šà¹à¸¥à¸°à¹à¸à¹‰à¹„à¸‚

### à¸›à¸±à¸à¸«à¸² 1: à¹„à¸¡à¹ˆà¸à¸š iverilog
**à¹à¸à¹‰à¹„à¸‚**: à¹ƒà¸Šà¹‰ `brew install icarus-verilog` à¹à¸—à¸™

### à¸›à¸±à¸à¸«à¸² 2: Systolic array port connection error
**à¹à¸à¹‰à¹„à¸‚**: à¹ƒà¸Šà¹‰ wire array à¹à¸—à¸™ ternary operator

### à¸›à¸±à¸à¸«à¸² 3: Unpacked array à¹ƒà¸™ ports
**à¹à¸à¹‰à¹„à¸‚**: à¹ƒà¸Šà¹‰ flag `-g2012` à¸ªà¸³à¸«à¸£à¸±à¸š SystemVerilog support

## ğŸ’¡ Tips

1. **Simulation à¸à¹ˆà¸­à¸™à¹€à¸ªà¸¡à¸­**: à¸—à¸”à¸ªà¸­à¸šà¸”à¹‰à¸§à¸¢ iverilog à¸à¹ˆà¸­à¸™ synthesize
2. **à¹€à¸£à¸´à¹ˆà¸¡à¸ˆà¸²à¸à¸‡à¹ˆà¸²à¸¢**: à¹ƒà¸Šà¹‰ simple version à¸—à¸”à¸ªà¸­à¸š algorithm à¸à¹ˆà¸­à¸™
3. **à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸š Timing**: à¸”à¸¹ waveform à¸”à¹‰à¸§à¸¢ gtkwave
4. **Resource Planning**: à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸š resource usage à¹ƒà¸™ Vivado

## ğŸ“š à¹€à¸­à¸à¸ªà¸²à¸£à¸­à¹‰à¸²à¸‡à¸­à¸´à¸‡

- [Basys3 Reference Manual](https://reference.digilentinc.com/reference/programmable-logic/basys-3/reference-manual)
- [Xilinx Vivado Tutorial](https://www.xilinx.com/support/university/vivado.html)
- [Systolic Array Paper](https://ieeexplore.ieee.org/document/1653825)
- [Icarus Verilog Documentation](http://iverilog.icarus.com/)

---
à¸ªà¸£à¹‰à¸²à¸‡à¹€à¸¡à¸·à¹ˆà¸­: November 15, 2025
à¹‚à¸”à¸¢: GitHub Copilot
