EDA Netlist Writer report for MebX_Quartus_Project
Thu May 25 14:49:11 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu May 25 14:49:11 2017 ;
; Revision Name             ; MebX_Quartus_Project                  ;
; Top-level Entity Name     ; MebX_TopLevel                         ;
; Family                    ; Stratix IV                            ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate functional simulation netlist                                                            ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                            ;
+-------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                       ;
+-------------------------------------------------------------------------------------------------------+
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_2_900mv_85c_slow.vho      ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_2_900mv_0c_slow.vho       ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_min_900mv_0c_fast.vho     ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project.vho                       ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_2_900mv_85c_vhd_slow.sdo  ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_2_900mv_0c_vhd_slow.sdo   ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_min_900mv_0c_vhd_fast.sdo ;
; D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/MebX_Quartus_Project_vhd.sdo                   ;
+-------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu May 25 14:47:32 2017
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MebX_Quartus_Project -c MebX_Quartus_Project
Info (204019): Generated file MebX_Quartus_Project_2_900mv_85c_slow.vho in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file MebX_Quartus_Project_2_900mv_0c_slow.vho in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file MebX_Quartus_Project_min_900mv_0c_fast.vho in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file MebX_Quartus_Project.vho in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Warning (200000): Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info (204019): Generated file MebX_Quartus_Project_2_900mv_85c_vhd_slow.sdo in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Warning (200000): Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info (204019): Generated file MebX_Quartus_Project_2_900mv_0c_vhd_slow.sdo in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Warning (200000): Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info (204019): Generated file MebX_Quartus_Project_min_900mv_0c_vhd_fast.sdo in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Warning (200000): Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR.
Info (204019): Generated file MebX_Quartus_Project_vhd.sdo in folder "D:/NSEE-DEV/HW_V01/Quartus_Project/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1315 megabytes
    Info: Processing ended: Thu May 25 14:49:12 2017
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:01:37


