Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 86. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 89. Choice .TO. is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd" Line 92. Choice .TO. is not a locally static expression.
Architecture logic of Entity i2c_master is up to date.
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/drukknop.vhd" in Library work.
Architecture behavioral of Entity int_drukknop is up to date.
Compiling vhdl file "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <i2c_master> in library <work> (architecture <logic>) with generics.
	bus_clk = 9600
	input_clk = 50000000

Analyzing hierarchy for entity <int_drukknop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 104: Unconnected output port 'press' of component 'int_drukknop'.
WARNING:Xst:753 - "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd" line 104: Unconnected output port 'release' of component 'int_drukknop'.
Entity <main> analyzed. Unit <main> generated.

Analyzing generic Entity <i2c_master> in library <work> (Architecture <logic>).
	bus_clk = 9600
	input_clk = 50000000
Entity <i2c_master> analyzed. Unit <i2c_master> generated.

Analyzing Entity <int_drukknop> in library <work> (Architecture <behavioral>).
Entity <int_drukknop> analyzed. Unit <int_drukknop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i2c_data_wr> in unit <main> has a constant value of 10000010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i2c_addr> in unit <main> has a constant value of 0000001 during circuit operation. The register is replaced by logic.

Synthesizing Unit <i2c_master>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/i2c_master.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$and0000             (positive)           |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <ack_error>.
    Found 8-bit register for signal <data_rd>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit tristate buffer for signal <scl>.
    Found 8-bit register for signal <addr_rw>.
    Found 3-bit register for signal <bit_cnt>.
    Found 3-bit subtractor for signal <bit_cnt$addsub0000>.
    Found 13-bit register for signal <count>.
    Found 13-bit adder for signal <count$addsub0000> created at line 83.
    Found 1-bit register for signal <data_clk>.
    Found 13-bit comparator greatequal for signal <data_clk$cmp_ge0000>.
    Found 13-bit comparator lessequal for signal <data_clk$cmp_le0000>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 8-bit register for signal <data_rx>.
    Found 8-bit register for signal <data_tx>.
    Found 1-bit register for signal <scl_clk>.
    Found 13-bit comparator lessequal for signal <scl_clk$cmp_le0000>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <sda_int>.
    Found 8-bit comparator equal for signal <state$cmp_eq0001> created at line 184.
    Found 1-bit register for signal <stretch>.
    Found 13-bit comparator greatequal for signal <stretch$cmp_ge0000>.
    Found 13-bit comparator lessequal for signal <stretch$cmp_le0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   2 Tristate(s).
Unit <i2c_master> synthesized.


Synthesizing Unit <int_drukknop>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/drukknop.vhd".
    Found 1-bit register for signal <release>.
    Found 1-bit register for signal <press>.
    Found 1-bit register for signal <output>.
    Found 8-bit comparator greater for signal <output$cmp_gt0000> created at line 55.
    Found 1-bit register for signal <priv_state>.
    Found 22-bit up counter for signal <signalTime>.
    Found 1-bit xor2 for signal <signalTime$xor0000> created at line 70.
    Found 1-bit xor2 for signal <signalTime$xor0001> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <int_drukknop> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/Robin/Documents/Mindstorm/VHDL-Mindstorm-NXT/main.vhd".
WARNING:Xst:2565 - Inout <E<0>> is never assigned.
WARNING:Xst:2565 - Inout <E<1>> is never assigned.
WARNING:Xst:2565 - Inout <E<2>> is never assigned.
WARNING:Xst:2565 - Inout <B<0>> is never assigned.
WARNING:Xst:2565 - Inout <E<3>> is never assigned.
WARNING:Xst:2565 - Inout <B<1>> is never assigned.
WARNING:Xst:2565 - Inout <B<2>> is never assigned.
WARNING:Xst:2565 - Inout <D<0>> is never assigned.
WARNING:Xst:2565 - Inout <D<1>> is never assigned.
WARNING:Xst:2565 - Inout <D<2>> is never assigned.
WARNING:Xst:2565 - Inout <A<0>> is never assigned.
WARNING:Xst:2565 - Inout <D<3>> is never assigned.
WARNING:Xst:2565 - Inout <A<1>> is never assigned.
WARNING:Xst:2565 - Inout <F<0>> is never assigned.
WARNING:Xst:2565 - Inout <F<1>> is never assigned.
WARNING:Xst:2565 - Inout <F<2>> is never assigned.
WARNING:Xst:2565 - Inout <C<0>> is never assigned.
WARNING:Xst:2565 - Inout <F<3>> is never assigned.
WARNING:Xst:2565 - Inout <C<1>> is never assigned.
WARNING:Xst:2565 - Inout <C<2>> is never assigned.
WARNING:Xst:2565 - Inout <C<3>> is never assigned.
WARNING:Xst:1780 - Signal <present_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_data_to_write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory<31:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory<0><7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <i2c_rw>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <busy_cnt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i2c_ena>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <busy_prev>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit adder for signal <busy_cnt$addsub0000> created at line 137.
    Found 25-bit up counter for signal <counter>.
    Found 1-bit register for signal <sec>.
    Found 25-bit comparator less for signal <sec$cmp_lt0000> created at line 178.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 26
 1-bit register                                        : 21
 13-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 5
 1-bit latch                                           : 3
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 8
 13-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 3
 25-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i2c_master_bus/state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 ready    | 000000001
 start    | 000000010
 command  | 000000100
 slv_ack1 | 000001000
 wr       | 000010000
 rd       | 000100000
 slv_ack2 | 001000000
 mstr_ack | 010000000
 stop     | 100000000
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Latches                                              : 5
 1-bit latch                                           : 3
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 8
 13-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 3
 25-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_master_bus/data_tx_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/data_tx_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_master_bus/addr_rw_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <int_drukknop> ...
WARNING:Xst:2677 - Node <touch_sensor/release> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <touch_sensor/press> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 401
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 61
#      LUT2                        : 12
#      LUT2_L                      : 1
#      LUT3                        : 32
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 95
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 107
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 117
#      FDC                         : 13
#      FDCE                        : 19
#      FDE                         : 17
#      FDPE                        : 6
#      FDRE                        : 48
#      LDC                         : 3
#      LDE                         : 3
#      LDE_1                       : 8
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      IOBUF                       : 2
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      116  out of   8672     1%  
 Number of Slice Flip Flops:            117  out of  17344     0%  
 Number of 4 input LUTs:                227  out of  17344     1%  
 Number of IOs:                          47
 Number of bonded IOBs:                  26  out of    250    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
en                                 | IBUF+BUFG              | 6     |
clr                                | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.634ns (Maximum Frequency: 115.826MHz)
   Minimum input arrival time before clock: 4.990ns
   Maximum output required time after clock: 5.501ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.634ns (frequency: 115.826MHz)
  Total number of paths / destination ports: 4304 / 202
-------------------------------------------------------------------------
Delay:               8.634ns (Levels of Logic = 11)
  Source:            i2c_master_bus/count_5 (FF)
  Destination:       i2c_master_bus/stretch (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i2c_master_bus/count_5 to i2c_master_bus/stretch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.607  i2c_master_bus/count_5 (i2c_master_bus/count_5)
     LUT4:I1->O            1   0.612   0.426  i2c_master_bus/count_cmp_eq000018 (i2c_master_bus/count_cmp_eq000018)
     LUT4_D:I1->O         37   0.612   1.077  i2c_master_bus/count_cmp_eq000046 (i2c_master_bus/count_cmp_eq0000)
     LUT4:I3->O            4   0.612   0.568  i2c_master_bus/count_mux0000<2>1 (i2c_master_bus/count_mux0000<2>)
     LUT4:I1->O            1   0.612   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_lut<0> (i2c_master_bus/Mcompar_stretch_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<0> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<1> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<2> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<3> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<4> (i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<4>)
     MUXCY:CI->O           2   0.400   0.532  i2c_master_bus/Mcompar_stretch_cmp_le0000_cy<5> (i2c_master_bus/stretch_cmp_le0000)
     LUT2:I0->O            1   0.612   0.357  i2c_master_bus/stretch_and00001 (i2c_master_bus/stretch_and0000)
     FDCE:CE                   0.483          i2c_master_bus/stretch
    ----------------------------------------
    Total                      8.634ns (5.066ns logic, 3.567ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'en'
  Clock period: 4.431ns (frequency: 225.701MHz)
  Total number of paths / destination ports: 26 / 5
-------------------------------------------------------------------------
Delay:               4.431ns (Levels of Logic = 3)
  Source:            busy_prev (LATCH)
  Destination:       i2c_rw (LATCH)
  Source Clock:      en falling
  Destination Clock: en falling

  Data Path: busy_prev to i2c_rw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.603  busy_prev (busy_prev)
     LUT2:I0->O            2   0.612   0.532  busy_cnt_and00001 (busy_cnt_and0000)
     LUT4:I0->O            3   0.612   0.603  busy_cnt_mux0000<2>1 (busy_cnt_mux0000<2>)
     LUT4:I0->O            1   0.612   0.000  i2c_rw_mux00021 (i2c_rw_mux0002)
     LDE:D                     0.268          i2c_rw
    ----------------------------------------
    Total                      4.431ns (2.692ns logic, 1.739ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clr'
  Clock period: 1.878ns (frequency: 532.496MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 1)
  Source:            memory_1_0 (LATCH)
  Destination:       memory_1_0 (LATCH)
  Source Clock:      clr rising
  Destination Clock: clr rising

  Data Path: memory_1_0 to memory_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.588   0.410  memory_1_0 (memory_1_0)
     LUT3:I2->O            1   0.612   0.000  memory_1_mux0002<0>1 (memory_1_mux0002<0>)
     LDE_1:D                   0.268          memory_1_0
    ----------------------------------------
    Total                      1.878ns (1.468ns logic, 0.410ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 173 / 123
-------------------------------------------------------------------------
Offset:              4.990ns (Levels of Logic = 3)
  Source:            clr (PAD)
  Destination:       i2c_master_bus/data_rx_6 (FF)
  Destination Clock: clk rising

  Data Path: clr to i2c_master_bus/data_rx_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.106   1.107  clr_IBUF (clr_IBUF1)
     LUT4:I2->O            8   0.612   0.712  i2c_master_bus/data_rx_0_and000011 (N10)
     LUT4:I1->O            1   0.612   0.357  i2c_master_bus/data_rx_6_and00001 (i2c_master_bus/data_rx_6_and0000)
     FDE:CE                    0.483          i2c_master_bus/data_rx_6
    ----------------------------------------
    Total                      4.990ns (2.813ns logic, 2.177ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       busy_prev (LATCH)
  Destination Clock: en falling

  Data Path: clr to busy_prev
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.106   1.077  clr_IBUF (clr_IBUF1)
     INV:I->O              6   0.612   0.569  busy_prev_0_not00001_INV_0 (busy_prev_0_not0000)
     LDE:GE                    0.483          busy_prev
    ----------------------------------------
    Total                      3.847ns (2.201ns logic, 1.646ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clr'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.406ns (Levels of Logic = 1)
  Source:            en (PAD)
  Destination:       memory_1_0 (LATCH)
  Destination Clock: clr rising

  Data Path: en to memory_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.817  en_IBUF (en_IBUF1)
     LDE_1:GE                  0.483          memory_1_7
    ----------------------------------------
    Total                      2.406ns (1.589ns logic, 0.817ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              5.501ns (Levels of Logic = 2)
  Source:            i2c_master_bus/state_FSM_FFd8 (FF)
  Destination:       A<2> (PAD)
  Source Clock:      clk rising

  Data Path: i2c_master_bus/state_FSM_FFd8 to A<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.514   0.849  i2c_master_bus/state_FSM_FFd8 (i2c_master_bus/state_FSM_FFd8)
     LUT4:I0->O            1   0.612   0.357  i2c_master_bus/sda_ena_n1 (i2c_master_bus/sda_ena_n)
     IOBUF:T->IO               3.169          A_2_IOBUF (A<2>)
    ----------------------------------------
    Total                      5.501ns (4.295ns logic, 1.206ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            busy_cnt_0 (LATCH)
  Destination:       Led<4> (PAD)
  Source Clock:      en falling

  Data Path: busy_cnt_0 to Led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.588   0.569  busy_cnt_0 (busy_cnt_0)
     OBUF:I->O                 3.169          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      4.326ns (3.757ns logic, 0.569ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clr'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.106ns (Levels of Logic = 2)
  Source:            memory_1_7 (LATCH)
  Destination:       seg<7> (PAD)
  Source Clock:      clr rising

  Data Path: memory_1_7 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.588   0.380  memory_1_7 (memory_1_7)
     INV:I->O              1   0.612   0.357  seg<7>1_INV_0 (seg_7_OBUF)
     OBUF:I->O                 3.169          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      5.106ns (4.369ns logic, 0.737ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.72 secs
 
--> 

Total memory usage is 302288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   87 (   0 filtered)
Number of infos    :    4 (   0 filtered)

