<div id="pf178" class="pf w0 h0" data-page-no="178"><div class="pc pc178 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg178.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">24.3.5<span class="_ _b"> </span>MCG Control 5 Register (MCG_C5)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + 4h offset = 4006_4004h</div><div class="t m0 x81 h1d y1156 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y210e ff2 fs4 fc0 sc0 ls0 ws32c">Read<span class="_ _165"> </span>0 <span class="ws32d ve">PLLCLKEN0 PLLSTEN0<span class="_ _1c4"> </span>PRDIV0</span></div><div class="t m0 x8b h7 y210f ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 yd0d ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x26 h9 y2110 ff1 fs2 fc0 sc0 ls0 ws0">MCG_C5 field descriptions</div><div class="t m0 x12c h10 y115a ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y10fe ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y2111 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10fe ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2111 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y115f ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 xc7 h7 y2163 ff2 fs4 fc0 sc0 ls0">PLLCLKEN0</div><div class="t m0 x83 h7 y115f ff2 fs4 fc0 sc0 ls0 ws0">PLL Clock Enable</div><div class="t m0 x83 h7 y2164 ff2 fs4 fc0 sc0 ls0 ws0">Enables the PLL independent of PLLS and enables the PLL clock for use as MCGPLLCLK. (PRDIV 0</div><div class="t m0 x83 h7 y2165 ff2 fs4 fc0 sc0 ls0 ws0">needs to be programmed to the correct divider to generate a PLL reference clock in the range of 2 - 4 MHz</div><div class="t m0 x83 h7 y2166 ff2 fs4 fc0 sc0 ls0 ws0">range prior to setting the PLLCLKEN 0 bit). Setting PLLCLKEN 0 will enable the external oscillator if not</div><div class="t m0 x83 h7 y2167 ff2 fs4 fc0 sc0 ls0 ws0">already enabled. Whenever the PLL is being enabled by means of the PLLCLKEN 0 bit, and the external</div><div class="t m0 x83 h7 y2168 ff2 fs4 fc0 sc0 ls0 ws0">oscillator is being used as the reference clock, the OSCINIT 0 bit should be checked to make sure it is set.</div><div class="t m0 x83 h7 y2169 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>MCGPLLCLK is inactive.</div><div class="t m0 x83 h7 y216a ff2 fs4 fc0 sc0 ls1f4">1<span class="ls0 ws0 v18">MCGPLLCLK is active.</span></div><div class="t m0 x97 h7 y216b ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x52 h7 y216c ff2 fs4 fc0 sc0 ls0">PLLSTEN0</div><div class="t m0 x83 h7 y216b ff2 fs4 fc0 sc0 ls0 ws0">PLL Stop Enable</div><div class="t m0 x83 h7 y216d ff2 fs4 fc0 sc0 ls0 ws0">Enables the PLL Clock during Normal Stop. In Low Power Stop mode, the PLL clock gets disabled even if</div><div class="t m0 x83 h7 y216e ff2 fs4 fc0 sc0 ls0 ws0">PLLSTEN 0 =1. All other power modes, PLLSTEN 0 bit has no affect and does not enable the PLL Clock</div><div class="t m0 x83 h7 y1ce6 ff2 fs4 fc0 sc0 ls0 ws0">to run if it is written to 1.</div><div class="t m0 x83 h7 y216f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>MCGPLLCLK is disabled in any of the Stop modes.</div><div class="t m0 x83 h7 y2170 ff2 fs4 fc0 sc0 ls1f4">1<span class="ls0 ws0 v18">MCGPLLCLK is enabled if system is in Normal Stop mode.</span></div><div class="t m0 x1 h7 y2171 ff2 fs4 fc0 sc0 ls0">4â€“0</div><div class="t m0 x60 h7 y2172 ff2 fs4 fc0 sc0 ls0">PRDIV0</div><div class="t m0 x83 h7 y2171 ff2 fs4 fc0 sc0 ls0 ws0">PLL External Reference Divider</div><div class="t m0 x83 h7 y2173 ff2 fs4 fc0 sc0 ls0 ws0">Selects the amount to divide down the external reference clock for the PLL. The resulting frequency must</div><div class="t m0 x83 h7 y2174 ff2 fs4 fc0 sc0 ls0 ws0">be in the range of 2 MHz to 4 MHz. After the PLL is enabled (by setting either PLLCLKEN 0 or PLLS), the</div><div class="t m0 x83 h7 y2175 ff2 fs4 fc0 sc0 ls0 ws0">PRDIV 0 value must not be changed when LOCK0 is zero.</div><div class="t m0 x4a h9 y2176 ff1 fs2 fc0 sc0 ls0 ws0">Table 24-7.<span class="_ _1a"> </span>PLL External Reference Divide Factor</div><div class="t m0 xa1 h7 y1c33 ff2 fs4 fc0 sc0 ls0">PRDIV</div><div class="t m0 xa1 h7 y161d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x4 h7 y1c33 ff2 fs4 fc0 sc0 ls0">Divide</div><div class="t m0 x4 h7 y161d ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x12 h7 y1c33 ff2 fs4 fc0 sc0 ls0">PRDIV</div><div class="t m0 x12 h7 y161d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x14 h7 y1c33 ff2 fs4 fc0 sc0 ls0">Divide</div><div class="t m0 x14 h7 y161d ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x78 h7 y1c33 ff2 fs4 fc0 sc0 ls0">PRDIV</div><div class="t m0 x78 h7 y161d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x14f h7 y1c33 ff2 fs4 fc0 sc0 ls0">Divide</div><div class="t m0 x14f h7 y161d ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x141 h7 y1c33 ff2 fs4 fc0 sc0 ls0">PRDIV</div><div class="t m0 x141 h7 y161d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x12e h7 y1c33 ff2 fs4 fc0 sc0 ls0">Divide</div><div class="t m0 x12e h7 y161d ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 xa1 h7 y2177 ff2 fs4 fc0 sc0 ls0 ws32e">00000 1<span class="_ _79"> </span>01000 9<span class="_ _79"> </span>10000 17<span class="_ _7f"> </span>11000 25</div><div class="t m0 xa1 h7 y2178 ff2 fs4 fc0 sc0 ls0 ws32e">00001 2<span class="_ _79"> </span>01001 10<span class="_ _7f"> </span>10001 18<span class="_ _94"> </span>11001 Reserve</div><div class="t m0 x12e h7 y1620 ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 xa1 h7 y2179 ff2 fs4 fc0 sc0 ls0 ws32e">00010 3<span class="_ _79"> </span>01010 11<span class="_ _7f"> </span>10010 19<span class="_ _94"> </span>11010 Reserve</div><div class="t m0 x12e h7 y217a ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 xa1 h7 y217b ff2 fs4 fc0 sc0 ls0 ws32e">00011 4<span class="_ _79"> </span>01011 12<span class="_ _7f"> </span>10011 20<span class="_ _94"> </span>11011 Reserve</div><div class="t m0 x12e h7 y217c ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 x1b h7 y217d ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map/Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">376<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf178" data-dest-detail='[376,"XYZ",null,551.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.498000px;bottom:625.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf178" data-dest-detail='[376,"XYZ",null,525.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.490000px;bottom:620.600000px;width:51.020000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf178" data-dest-detail='[376,"XYZ",null,407.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:227.491000px;bottom:620.600000px;width:45.018000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf178" data-dest-detail='[376,"XYZ",null,311.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:401.746000px;bottom:620.600000px;width:32.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
