INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:06:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 buffer11/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer17/outs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.854ns (15.515%)  route 4.650ns (84.485%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=854, unset)          0.508     0.508    buffer11/clk
    SLICE_X67Y104        FDRE                                         r  buffer11/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer11/outs_reg[2]/Q
                         net (fo=16, routed)          0.691     1.415    buffer11/control/Q[2]
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.043     1.458 r  buffer11/control/result0_carry_i_1/O
                         net (fo=1, routed)           0.188     1.646    cmpi1/DI[2]
    SLICE_X68Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.842 r  cmpi1/result0_carry/CO[3]
                         net (fo=23, routed)          0.820     2.662    init0/control/dataReg_reg[0]_0[0]
    SLICE_X57Y107        LUT3 (Prop_lut3_I2_O)        0.049     2.711 r  init0/control/fullReg_i_2__8/O
                         net (fo=4, routed)           0.310     3.021    init0/control/fullReg_i_2__8_n_0
    SLICE_X57Y106        LUT6 (Prop_lut6_I5_O)        0.129     3.150 r  init0/control/Empty_i_2__0/O
                         net (fo=4, routed)           0.174     3.324    fork16/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X59Y107        LUT3 (Prop_lut3_I2_O)        0.043     3.367 f  fork16/control/generateBlocks[1].regblock/transmitValue_i_2__14/O
                         net (fo=4, routed)           0.679     4.046    fork15/control/generateBlocks[1].regblock/transmitValue_reg_12
    SLICE_X66Y107        LUT6 (Prop_lut6_I1_O)        0.043     4.089 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__10/O
                         net (fo=3, routed)           0.316     4.406    fork11/control/generateBlocks[1].regblock/fullReg_i_5
    SLICE_X66Y104        LUT6 (Prop_lut6_I1_O)        0.043     4.449 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_4/O
                         net (fo=3, routed)           0.666     5.114    fork11/control/generateBlocks[4].regblock/transmitValue_reg_12
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  fork11/control/generateBlocks[4].regblock/fullReg_i_5/O
                         net (fo=9, routed)           0.534     5.691    fork11/control/generateBlocks[4].regblock/transmitValue_reg_3
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.049     5.740 r  fork11/control/generateBlocks[4].regblock/outs[5]_i_1__0/O
                         net (fo=7, routed)           0.272     6.012    buffer17/E[0]
    SLICE_X54Y101        FDRE                                         r  buffer17/outs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=854, unset)          0.483    10.183    buffer17/clk
    SLICE_X54Y101        FDRE                                         r  buffer17/outs_reg[3]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X54Y101        FDRE (Setup_fdre_C_CE)      -0.255     9.892    buffer17/outs_reg[3]
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  3.880    




