// Seed: 3601331529
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_9;
  assign id_5[id_4] = 1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7
  );
endmodule
