# VHDL_Verilog_simulation
This will contains some examples of VHDL and Verilog simulation created
