INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joeyespino/Documents/FPGA/projects/pwm/pwm.srcs/sources_1/new/pwm_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joeyespino/Documents/FPGA/projects/pwm/pwm.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joeyespino/Documents/FPGA/projects/pwm/pwm.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
