-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memcachedPipeline_memRead is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cc2memReadMd_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    cc2memReadMd_V_empty_n : IN STD_LOGIC;
    cc2memReadMd_V_read : OUT STD_LOGIC;
    cc2memRead_V_dout : IN STD_LOGIC_VECTOR (129 downto 0);
    cc2memRead_V_empty_n : IN STD_LOGIC;
    cc2memRead_V_read : OUT STD_LOGIC;
    memRd2comp_V_din : OUT STD_LOGIC_VECTOR (129 downto 0);
    memRd2comp_V_full_n : IN STD_LOGIC;
    memRd2comp_V_write : OUT STD_LOGIC;
    memRd2compMd_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    memRd2compMd_V_full_n : IN STD_LOGIC;
    memRd2compMd_V_write : OUT STD_LOGIC;
    memRdCtrl_V_TREADY : IN STD_LOGIC;
    memRdCtrl_V_TDATA : OUT STD_LOGIC_VECTOR (39 downto 0);
    memRdCtrl_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of memcachedPipeline_memRead is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm0_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_st2_fsm1_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st0_fsm1_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv130_lc_1 : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm0 : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm0_0 : STD_LOGIC;
    signal ap_sig_bdd_23 : BOOLEAN;
    signal ap_CS_fsm1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding of ap_CS_fsm1 : signal is "none";
    signal ap_sig_cseq_ST_st0_fsm1_0 : STD_LOGIC;
    signal ap_sig_bdd_34 : BOOLEAN;
    signal tmp_nbreadreq_fu_154_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_nbreadreq_fu_162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_69 : BOOLEAN;
    signal memRdState_load_reg_407 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_411 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_83_reg_415 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_sig_bdd_99 : BOOLEAN;
    signal tmp_s_reg_435 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_s_reg_435_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_memRdCtrl_V_TREADY : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm1_1 : STD_LOGIC;
    signal ap_sig_bdd_114 : BOOLEAN;
    signal memRdState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp1_reg_419 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal p_Val2_s_fu_230_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Val2_s_reg_425 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal grp_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_240_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_92_reg_439 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal tmp_313_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_313_reg_444 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_314_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_314_reg_449 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_494_fu_298_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_494_reg_454 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_496_fu_304_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_496_reg_459 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tmp_107_reg_464 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tmp_5_reg_469 : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_3_fu_399_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal ap_reg_ioackin_memRdCtrl_V_TREADY : STD_LOGIC := '0';
    signal tmp_operation_V_fu_216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_keyLength_V_fu_220_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_250_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_270_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_315_fu_280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_492_fu_288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_493_fu_294_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_0184_1_0_v_cast_cast_cast_fu_344_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal memData_count_V_cast_fu_341_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal memData_count_V_fu_351_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_s_fu_332_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_90_fu_357_p5 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_497_fu_378_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_66_fu_374_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_498_fu_381_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_67_fu_387_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_fu_393_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_NS_fsm0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_366 : BOOLEAN;
    signal ap_sig_bdd_365 : BOOLEAN;
    signal ap_sig_bdd_88 : BOOLEAN;
    signal ap_sig_bdd_193 : BOOLEAN;
    signal ap_sig_bdd_198 : BOOLEAN;
    signal ap_sig_bdd_201 : BOOLEAN;
    signal ap_sig_bdd_121 : BOOLEAN;


begin




    -- the current state (ap_CS_fsm0) of the state machine. --
    ap_CS_fsm0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
            else
                ap_CS_fsm0 <= ap_NS_fsm0;
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm1) of the state machine. --
    ap_CS_fsm1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
            else
                ap_CS_fsm1 <= ap_NS_fsm1;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY)))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_memRdCtrl_V_TREADY assign process. --
    ap_reg_ioackin_memRdCtrl_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_bdd_365) then
                    if (not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))))) then 
                        ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_bdd_366) then 
                        ap_reg_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- memRdState assign process. --
    memRdState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdState <= ap_const_lv1_0;
            else
                if (ap_sig_bdd_121) then
                    if (ap_sig_bdd_201) then 
                        memRdState <= ap_const_lv1_0;
                    elsif (ap_sig_bdd_198) then 
                        memRdState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- memRdState_load_reg_407 assign process. --
    memRdState_load_reg_407_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdState_load_reg_407 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    memRdState_load_reg_407 <= memRdState;
                end if; 
            end if;
        end if;
    end process;


    -- p_Val2_s_reg_425 assign process. --
    p_Val2_s_reg_425_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_Val2_s_reg_425 <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    p_Val2_s_reg_425 <= p_Val2_s_fu_230_p1;
                end if; 
            end if;
        end if;
    end process;


    -- tmp1_reg_419 assign process. --
    tmp1_reg_419_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp1_reg_419 <= ap_const_lv64_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp1_reg_419 <= cc2memReadMd_V_dout;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_107_reg_464 assign process. --
    tmp_107_reg_464_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_107_reg_464 <= ap_const_lv2_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_107_reg_464 <= cc2memRead_V_dout(129 downto 128);
                end if; 
            end if;
        end if;
    end process;


    -- tmp_313_reg_444 assign process. --
    tmp_313_reg_444_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_313_reg_444 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and (ap_const_lv1_0 = tmp_s_fu_234_p2))) then 
                    tmp_313_reg_444 <= tmp_313_fu_258_p2;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_314_reg_449 assign process. --
    tmp_314_reg_449_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_314_reg_449 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_314_reg_449 <= tmp_314_fu_264_p2;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_494_reg_454 assign process. --
    tmp_494_reg_454_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_494_reg_454 <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_494_reg_454 <= tmp_494_fu_298_p2;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_496_reg_459 assign process. --
    tmp_496_reg_459_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_496_reg_459(3) <= '0';
                tmp_496_reg_459(4) <= '0';
                tmp_496_reg_459(5) <= '0';
                tmp_496_reg_459(6) <= '0';
                tmp_496_reg_459(7) <= '0';
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                                        tmp_496_reg_459(7 downto 3) <= tmp_496_fu_304_p2(7 downto 3);
                end if; 
            end if;
        end if;
    end process;


    -- tmp_5_reg_469 assign process. --
    tmp_5_reg_469_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_5_reg_469 <= ap_const_lv130_lc_1;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((memRdState = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_5_reg_469 <= cc2memRead_V_dout;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_83_reg_415 assign process. --
    tmp_83_reg_415_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_83_reg_415 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_83_reg_415 <= tmp_83_nbreadreq_fu_162_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_92_reg_439 assign process. --
    tmp_92_reg_439_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_92_reg_439 <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and (ap_const_lv1_0 = tmp_s_fu_234_p2))) then 
                    tmp_92_reg_439 <= cc2memReadMd_V_dout(47 downto 44);
                end if; 
            end if;
        end if;
    end process;


    -- tmp_reg_411 assign process. --
    tmp_reg_411_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_411 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_reg_411 <= tmp_nbreadreq_fu_154_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_s_reg_435 assign process. --
    tmp_s_reg_435_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_s_reg_435 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_s_reg_435 <= tmp_s_fu_234_p2;
                end if; 
            end if;
        end if;
    end process;

    tmp_496_reg_459(2 downto 0) <= "000";

    -- the next state (ap_NS_fsm0) of the state machine. --
    ap_NS_fsm0_assign_proc : process (ap_done_reg, ap_CS_fsm0, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm0 is
            when ap_ST_st1_fsm0_0 => 
                ap_NS_fsm0 <= ap_ST_st1_fsm0_0;
            when others =>  
                ap_NS_fsm0 <= "X";
        end case;
    end process;

    -- the next state (ap_NS_fsm1) of the state machine. --
    ap_NS_fsm1_assign_proc : process (ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_CS_fsm1, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm1 is
            when ap_ST_st2_fsm1_1 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY)))) and not(ap_sig_bdd_69))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY)))) and (not((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and ap_sig_bdd_69)))) then
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                else
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                end if;
            when ap_ST_st0_fsm1_0 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                else
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                end if;
            when others =>  
                ap_NS_fsm1 <= "XX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_cseq_ST_st0_fsm1_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st0_fsm1_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_ppstg_tmp_s_reg_435_pp0_it0 <= tmp_s_reg_435;

    -- ap_sig_bdd_114 assign process. --
    ap_sig_bdd_114_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_114 <= (ap_const_lv1_1 = ap_CS_fsm1(1 downto 1));
    end process;


    -- ap_sig_bdd_121 assign process. --
    ap_sig_bdd_121_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_121 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))));
    end process;


    -- ap_sig_bdd_193 assign process. --
    ap_sig_bdd_193_assign_proc : process(ap_done_reg, ap_sig_bdd_99, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_193 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99)));
    end process;


    -- ap_sig_bdd_198 assign process. --
    ap_sig_bdd_198_assign_proc : process(tmp_nbreadreq_fu_154_p3, tmp_83_nbreadreq_fu_162_p3, memRdState, grp_fu_204_p3)
    begin
                ap_sig_bdd_198 <= ((memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and (ap_const_lv1_0 = grp_fu_204_p3));
    end process;


    -- ap_sig_bdd_201 assign process. --
    ap_sig_bdd_201_assign_proc : process(memRdState, grp_fu_204_p3)
    begin
                ap_sig_bdd_201 <= (not((memRdState = ap_const_lv1_0)) and not((ap_const_lv1_0 = grp_fu_204_p3)));
    end process;


    -- ap_sig_bdd_23 assign process. --
    ap_sig_bdd_23_assign_proc : process(ap_CS_fsm0)
    begin
                ap_sig_bdd_23 <= (ap_CS_fsm0(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_34 assign process. --
    ap_sig_bdd_34_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_34 <= (ap_const_lv1_1 = ap_CS_fsm1(0 downto 0));
    end process;


    -- ap_sig_bdd_365 assign process. --
    ap_sig_bdd_365_assign_proc : process(memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_365 <= ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1));
    end process;


    -- ap_sig_bdd_366 assign process. --
    ap_sig_bdd_366_assign_proc : process(ap_done_reg, ap_sig_bdd_99, memRdCtrl_V_TREADY)
    begin
                ap_sig_bdd_366 <= (not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99)) and (ap_const_logic_1 = memRdCtrl_V_TREADY));
    end process;


    -- ap_sig_bdd_69 assign process. --
    ap_sig_bdd_69_assign_proc : process(ap_start, ap_done_reg, cc2memReadMd_V_empty_n, tmp_nbreadreq_fu_154_p3, tmp_83_nbreadreq_fu_162_p3, cc2memRead_V_empty_n, memRdState)
    begin
                ap_sig_bdd_69 <= (((cc2memReadMd_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3))) or ((memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and (cc2memRead_V_empty_n = ap_const_logic_0)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and not((memRdState = ap_const_lv1_0))) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_88 assign process. --
    ap_sig_bdd_88_assign_proc : process(memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415)
    begin
                ap_sig_bdd_88 <= ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)));
    end process;


    -- ap_sig_bdd_99 assign process. --
    ap_sig_bdd_99_assign_proc : process(memRd2comp_V_full_n, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, memRd2compMd_V_full_n)
    begin
                ap_sig_bdd_99 <= (((memRd2comp_V_full_n = ap_const_logic_0) and (ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415))) or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (memRd2compMd_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = memRdState_load_reg_407))));
    end process;


    -- ap_sig_cseq_ST_st0_fsm1_0 assign process. --
    ap_sig_cseq_ST_st0_fsm1_0_assign_proc : process(ap_sig_bdd_34)
    begin
        if (ap_sig_bdd_34) then 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm0_0 assign process. --
    ap_sig_cseq_ST_st1_fsm0_0_assign_proc : process(ap_sig_bdd_23)
    begin
        if (ap_sig_bdd_23) then 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm1_1 assign process. --
    ap_sig_cseq_ST_st2_fsm1_1_assign_proc : process(ap_sig_bdd_114)
    begin
        if (ap_sig_bdd_114) then 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ioackin_memRdCtrl_V_TREADY assign process. --
    ap_sig_ioackin_memRdCtrl_V_TREADY_assign_proc : process(memRdCtrl_V_TREADY, ap_reg_ioackin_memRdCtrl_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_memRdCtrl_V_TREADY)) then 
            ap_sig_ioackin_memRdCtrl_V_TREADY <= memRdCtrl_V_TREADY;
        else 
            ap_sig_ioackin_memRdCtrl_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    -- cc2memReadMd_V_read assign process. --
    cc2memReadMd_V_read_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_154_p3, tmp_83_nbreadreq_fu_162_p3, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1, memRdState)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            cc2memReadMd_V_read <= ap_const_logic_1;
        else 
            cc2memReadMd_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- cc2memRead_V_read assign process. --
    cc2memRead_V_read_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_154_p3, tmp_83_nbreadreq_fu_162_p3, ap_sig_bdd_69, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1, memRdState)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (memRdState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_154_p3)) and not((ap_const_lv1_0 = tmp_83_nbreadreq_fu_162_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((memRdState = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_69 or ((ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))))))) then 
            cc2memRead_V_read <= ap_const_logic_1;
        else 
            cc2memRead_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_204_p3 <= cc2memRead_V_dout(129 downto 129);
    memData_count_V_cast_fu_341_p1 <= std_logic_vector(resize(unsigned(tmp_92_reg_439),5));
    memData_count_V_fu_351_p2 <= std_logic_vector(unsigned(p_0184_1_0_v_cast_cast_cast_fu_344_p3) + unsigned(memData_count_V_cast_fu_341_p1));
    memRd2compMd_V_din <= tmp1_reg_419;

    -- memRd2compMd_V_write assign process. --
    memRd2compMd_V_write_assign_proc : process(ap_done_reg, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY)))))) then 
            memRd2compMd_V_write <= ap_const_logic_1;
        else 
            memRd2compMd_V_write <= ap_const_logic_0;
        end if; 
    end process;


    -- memRd2comp_V_din assign process. --
    memRd2comp_V_din_assign_proc : process(memRdState_load_reg_407, tmp_5_reg_469, tmp_3_fu_399_p3, ap_sig_bdd_88, ap_sig_bdd_193)
    begin
        if (ap_sig_bdd_193) then
            if (not((ap_const_lv1_0 = memRdState_load_reg_407))) then 
                memRd2comp_V_din <= tmp_5_reg_469;
            elsif (ap_sig_bdd_88) then 
                memRd2comp_V_din <= tmp_3_fu_399_p3;
            else 
                memRd2comp_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            memRd2comp_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- memRd2comp_V_write assign process. --
    memRd2comp_V_write_assign_proc : process(ap_done_reg, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_ioackin_memRdCtrl_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if ((((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))))) or (not((ap_const_lv1_0 = memRdState_load_reg_407)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99 or ((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_0 = ap_sig_ioackin_memRdCtrl_V_TREADY))))))) then 
            memRd2comp_V_write <= ap_const_logic_1;
        else 
            memRd2comp_V_write <= ap_const_logic_0;
        end if; 
    end process;

    memRdCtrl_V_TDATA <= std_logic_vector(resize(unsigned(tmp_90_fu_357_p5),40));

    -- memRdCtrl_V_TVALID assign process. --
    memRdCtrl_V_TVALID_assign_proc : process(ap_done_reg, memRdState_load_reg_407, tmp_reg_411, tmp_83_reg_415, ap_sig_bdd_99, ap_reg_ppstg_tmp_s_reg_435_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_memRdCtrl_V_TREADY)
    begin
        if (((ap_const_lv1_0 = memRdState_load_reg_407) and not((ap_const_lv1_0 = tmp_reg_411)) and not((ap_const_lv1_0 = tmp_83_reg_415)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_s_reg_435_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_99)) and (ap_const_logic_0 = ap_reg_ioackin_memRdCtrl_V_TREADY))) then 
            memRdCtrl_V_TVALID <= ap_const_logic_1;
        else 
            memRdCtrl_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_0184_1_0_v_cast_cast_cast_fu_344_p3 <= 
        ap_const_lv5_2 when (tmp_313_reg_444(0) = '1') else 
        ap_const_lv5_1;
    p_Result_66_fu_374_p2 <= (p_Val2_s_reg_425 and tmp_494_reg_454);
    p_Result_67_fu_387_p2 <= (p_Result_66_fu_374_p2 and tmp_498_fu_381_p2);
    p_Result_s_fu_332_p4 <= tmp1_reg_419(14 downto 8);
    p_Val2_s_fu_230_p1 <= cc2memRead_V_dout(128 - 1 downto 0);
    r_V_fu_250_p3 <= (tmp_92_fu_240_p4 & ap_const_lv4_0);
    tmp_313_fu_258_p2 <= "1" when (unsigned(tmp_keyLength_V_fu_220_p4) > unsigned(r_V_fu_250_p3)) else "0";
    tmp_314_fu_264_p2 <= "1" when (unsigned(tmp_keyLength_V_fu_220_p4) < unsigned(ap_const_lv8_11)) else "0";
    tmp_315_fu_280_p3 <= (tmp_94_fu_270_p4 & ap_const_lv3_0);
    tmp_3_fu_399_p3 <= (tmp_107_reg_464 & tmp_data_V_fu_393_p3);
    tmp_492_fu_288_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_315_fu_280_p3));
    tmp_493_fu_294_p1 <= std_logic_vector(resize(unsigned(tmp_492_fu_288_p2),128));
    tmp_494_fu_298_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv128_lc_2),to_integer(unsigned('0' & tmp_493_fu_294_p1(31-1 downto 0)))));
    tmp_496_fu_304_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_315_fu_280_p3));
    tmp_497_fu_378_p1 <= std_logic_vector(resize(unsigned(tmp_496_reg_459),128));
    tmp_498_fu_381_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv128_lc_2),to_integer(unsigned('0' & tmp_497_fu_378_p1(31-1 downto 0)))));
    tmp_83_nbreadreq_fu_162_p3 <= (0=>cc2memRead_V_empty_n, others=>'-');
    tmp_90_fu_357_p5 <= (((memData_count_V_fu_351_p2 & ap_const_lv22_0) & p_Result_s_fu_332_p4) & ap_const_lv3_0);
    tmp_92_fu_240_p4 <= cc2memReadMd_V_dout(47 downto 44);
    tmp_94_fu_270_p4 <= cc2memReadMd_V_dout(44 downto 40);
    tmp_data_V_fu_393_p3 <= 
        p_Result_67_fu_387_p2 when (tmp_314_reg_449(0) = '1') else 
        p_Val2_s_reg_425;
    tmp_keyLength_V_fu_220_p4 <= cc2memReadMd_V_dout(47 downto 40);
    tmp_nbreadreq_fu_154_p3 <= (0=>cc2memReadMd_V_empty_n, others=>'-');
    tmp_operation_V_fu_216_p1 <= cc2memReadMd_V_dout(8 - 1 downto 0);
    tmp_s_fu_234_p2 <= "1" when (tmp_operation_V_fu_216_p1 = ap_const_lv8_8) else "0";
end behav;
