{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459662976380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459662976381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 22:56:16 2016 " "Processing started: Sat Apr 02 22:56:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459662976381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459662976381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459662976381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459662976915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncup_top.v 2 2 " "Found 2 design units, including 2 entities, in source file syncup_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncUp_Top " "Found entity 1: syncUp_Top" {  } { { "syncUp_Top.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459662976990 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tester " "Found entity 2: Tester" {  } { { "syncUp_Top.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459662976990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459662976990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncup_de1.v 2 2 " "Found 2 design units, including 2 entities, in source file syncup_de1.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncUp_DE1 " "Found entity 1: syncUp_DE1" {  } { { "syncUp_DE1.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_DE1.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459662976996 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockDiv " "Found entity 2: clockDiv" {  } { { "syncUp_DE1.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_DE1.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459662976996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459662976996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncschematic.v 1 1 " "Found 1 design units, including 1 entities, in source file syncschematic.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncSchematic " "Found entity 1: syncSchematic" {  } { { "syncSchematic.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncSchematic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459662977001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459662977001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "syncUp_Top " "Elaborating entity \"syncUp_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459662977060 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "syncUp_Top.v(26) " "Verilog HDL warning at syncUp_Top.v(26): ignoring unsupported system task" {  } { { "syncUp_Top.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1459662977084 "|syncUp_Top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "syncUp_Top.v(27) " "Verilog HDL warning at syncUp_Top.v(27): ignoring unsupported system task" {  } { { "syncUp_Top.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1459662977084 "|syncUp_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncSchematic syncSchematic:mySyncSchm " "Elaborating entity \"syncSchematic\" for hierarchy \"syncSchematic:mySyncSchm\"" {  } { { "syncUp_Top.v" "mySyncSchm" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459662977086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:aTester " "Elaborating entity \"Tester\" for hierarchy \"Tester:aTester\"" {  } { { "syncUp_Top.v" "aTester" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459662977089 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "syncUp_Top.v(68) " "Verilog HDL warning at syncUp_Top.v(68): ignoring unsupported system task" {  } { { "syncUp_Top.v" "" { Text "C:/Users/Jack/Dropbox/College/Spr16/EE 469/EE-469/Lab1/4 SchematicUp/syncUp_Top.v" 68 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1459662977090 "|syncUp_Top|Tester:aTester"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1459662977541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459662977667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 02 22:56:17 2016 " "Processing ended: Sat Apr 02 22:56:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459662977667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459662977667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459662977667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459662977667 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459662978308 ""}
