Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May  5 21:28:00 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
| Design       : controller
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 327
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 256        |
| TIMING-18 | Warning  | Missing input or output delay  | 70         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[0].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[1]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[1]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[3]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[3]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[5]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[5]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[6]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[6]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[10].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[10].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[0]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[0]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[2]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[2]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[3]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[3]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[4]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[4]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[5]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[5]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[6]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[6]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[11].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[11].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[1]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[1]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[2]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[2]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[3]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[3]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[5]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[5]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[6]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[6]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[7]_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell genblk1[12].u_lstm_unit/cell_state_reg[7]_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[12].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[12].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[0]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[0]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[1]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[1]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[3]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[3]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[4]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[4]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[6]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[6]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[7]_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell genblk1[13].u_lstm_unit/cell_state_reg[7]_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[13].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[13].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[1]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[1]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[5]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[5]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[6]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[6]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[14].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[14].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[0]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[0]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[2]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[2]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[3]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[3]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[4]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[4]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[5]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[5]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[6]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[6]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[7]_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell genblk1[15].u_lstm_unit/cell_state_reg[7]_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[15].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[15].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[1].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[5]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[5]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[2].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[1]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[1]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[2]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[2]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[3]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[3]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[4]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[4]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[7]_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell genblk1[3].u_lstm_unit/cell_state_reg[7]_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[3].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[3].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[0]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[0]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[1]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[1]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[2]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[2]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[3]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[3]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[4]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[4]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[5]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[5]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[6]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[6]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[7]_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell genblk1[4].u_lstm_unit/cell_state_reg[7]_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[4].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[4].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[0]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[0]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[2]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[2]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[3]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[3]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[4]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[4]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[5]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[5]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[6]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[6]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[5].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[5].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[6].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[6].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[0]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[0]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[1]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[1]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[2]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[2]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[3]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[3]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[4]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[4]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[5]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[5]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[7]_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell genblk1[7].u_lstm_unit/cell_state_reg[7]_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[7].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[7].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[7]_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell genblk1[8].u_lstm_unit/cell_state_reg[7]_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[8].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[8].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[0]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[1]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[1]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[1]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[2]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[2]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[2]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[3]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[4]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[4]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[4]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[5]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[5]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[5]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[6]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[6]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[6]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[7]_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell genblk1[9].u_lstm_unit/cell_state_reg[7]_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[9].u_lstm_unit/cell_state_reg[7]_C/CLR
genblk1[9].u_lstm_unit/cell_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data_in[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data_in[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data_in[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data_in[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data_in[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data_in[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data_in[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data_in[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on data_in[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on data_in[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on data_in[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on data_in[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on data_in[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on data_in[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on data_in[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on data_in[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on data_in[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on data_in[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on data_in[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on data_in[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on data_in[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on data_in[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on data_in[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on data_in[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on data_in[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on data_in[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on data_in[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on data_in[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on data_in[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on data_in[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on data_in[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on data_in[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on is_last_data_gate relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on r_valid relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on rstn relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_data[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_data[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_data[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_data[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_data[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_data[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_data[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_data[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_data[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_data[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_data[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_data[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_data[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_data[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on out_data[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on out_data[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on out_data[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on out_data[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on out_data[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on out_data[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on out_data[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on out_data[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on out_data[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on out_data[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on out_data[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on out_data[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on out_data[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on out_data[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on out_data[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on out_data[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on out_data[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on out_data[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on r_data relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on t_valid relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on w_valid relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 128 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


