# Verilog-MajorityVote
Verilgo exercise describing a majority vote example
