# do state_generator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s_state_generator
# -- Compiling architecture rtl of s_state_generator
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ms_jk_ff
# -- Compiling architecture gates of ms_jk_ff
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NAND_3_gate
# -- Compiling architecture rtl of NAND_3_gate
# -- Compiling entity NAND_gate
# -- Compiling architecture rtl of NAND_gate
# -- Compiling entity AND_gate
# -- Compiling architecture rtl of AND_gate
# -- Compiling entity AND_3_gate
# -- Compiling architecture rtl of AND_3_gate
# -- Compiling entity OR_3_gate
# -- Compiling architecture rtl of OR_3_gate
# -- Compiling entity OR_gate
# -- Compiling architecture rtl of OR_gate
# -- Compiling entity XOR_gate
# -- Compiling architecture rtl of XOR_gate
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1_bit
# -- Compiling architecture rtl of register_1_bit
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity t_state_generator
# -- Compiling architecture rtl of t_state_generator
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_3_bit
# -- Compiling architecture rtl of counter_3_bit
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3_to_6
# -- Compiling architecture rtl of decoder_3_to_6
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_generator
# -- Compiling architecture rtl of state_generator
# 
vsim -voptargs=+acc work.state_generator
# vsim -voptargs=+acc work.state_generator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.state_generator(rtl)
# Loading work.s_state_generator(rtl)
# Loading work.and_gate(rtl)
# Loading work.or_gate(rtl)
# Loading work.register_1_bit(rtl)
# Loading work.ms_jk_ff(gates)
# Loading work.nand_3_gate(rtl)
# Loading work.nand_gate(rtl)
# Loading work.t_state_generator(rtl)
# Loading work.counter_3_bit(rtl)
# Loading work.decoder_3_to_6(rtl)
# Loading work.and_3_gate(rtl)
do /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/state_generator_test_wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
vcom -93 -work work -O0 /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s_state_generator
# -- Compiling architecture rtl of s_state_generator
vcom -93 -work work -O0 /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_generator
# -- Compiling architecture rtl of state_generator
vcom -93 -work work -O0 /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity t_state_generator
# -- Compiling architecture rtl of t_state_generator
restart
# Loading work.state_generator(rtl)
# Loading work.s_state_generator(rtl)
# Loading work.t_state_generator(rtl)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 00000 -range 4 0 -starttime 0ns -endtime 3000ns Edit:/state_generator/IR
wave modify -driver freeze -pattern constant -value 1 -starttime 200ns -endtime 3000ns Edit:/state_generator/not_reset
wave modify -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 2000ns -endtime 3000ns Edit:/state_generator/clk
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 3000ns Edit:/state_generator/irq
wave modify -driver freeze -pattern constant -value 1 -starttime 2000ns -endtime 3000ns Edit:/state_generator/start
wave modify -driver freeze -pattern constant -value 0 -starttime 2000ns -endtime 3000ns Edit:/state_generator/start
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/state_generator_test_wave-2.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/state_generator_test_wave-2.do -append
add wave -position 9 -format Logic -height 16 -editable 2 Edit:/state_generator/irq
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 3000ns Edit:/state_generator/irq
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
wave modify -driver freeze -pattern constant -value 00000 -range 4 0 -starttime 0ns -endtime 4000ns Edit:/state_generator/IR
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 4000ns Edit:/state_generator/irq
wave modify -driver freeze -pattern constant -value 1 -starttime 200ns -endtime 4000ns Edit:/state_generator/not_reset
wave modify -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 2000ns -endtime 4000ns Edit:/state_generator/clk
wave modify -driver freeze -pattern constant -value 0 -starttime 2000ns -endtime 4000ns Edit:/state_generator/start
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/state_generator_test_wave_3.do
wave editwrite -file /home/sebsikora/altera/projects/pdp-8/state_generator/simulation/modelsim/state_generator_test_wave_3.do -append
