# Fibonacci-Series-generator
Designed a 4-bit Fibonacci Series generator with both asynchronous reset and synchronous reset in Verilog using an adder and two registers.Modified the design by using hierarchical Approach and tested the design in cadence software and In further modification we have designed to find the Nth Fibonacci series.
