$date
	Mon Jun 23 00:16:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_flipflopD $end
$var wire 1 ! q_out $end
$var reg 1 " clk $end
$var reg 1 # d_in $end
$var reg 1 $ rst_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d_in $end
$var wire 1 $ rst_in $end
$var reg 1 ! q_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#10000
0!
1"
#20000
0"
0$
#30000
1"
#40000
0"
1#
#50000
1!
1"
#60000
0"
0#
#70000
0!
1"
#80000
0"
1#
#90000
1!
1"
#100000
0"
0#
#110000
0!
1"
#120000
0"
1$
#130000
1"
#140000
0"
0$
#150000
1"
#160000
0"
#170000
1"
#180000
0"
#190000
1"
#200000
0"
#210000
1"
#220000
0"
#230000
1"
#240000
0"
