// Seed: 2437132430
`timescale 1 ps / 1 ps
`define pp_0 0
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  assign id_1 = 1;
  type_3(
      id_0, 1'b0, 1'b0
  );
  assign id_1 = 1;
endmodule
