(PCB try
 (parser
  (host_cad ARES)
  (host_version 7.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.10160 -0.60160 100.10160 100.10160))
  (boundary (path signal 0.20320 0.00000 -0.50000 100.00000 -0.50000 100.00000 100.00000
   0.00000 100.00000 0.00000 -0.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction horizontal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_U1 (place U1 28.50000 39.50000 front 0))
  (component "CONN-SIL18_LCD1" (place LCD1 14.00000 90.00000 front 0))
  (component XTAL18_X1 (place X1 63.58000 34.00000 front 180))
  (component CAP10_C1 (place C1 55.50000 26.00000 front 0))
  (component CAP10_C2 (place C2 64.50000 25.50000 front 0))
  (component RES40_R1 (place R1 24.00000 29.50000 front 0))
  (component "TBLOCK-I2_B1" (place B1 33.58000 20.50000 front 180))
  (component "CONN-SIL4_J17" (place J17 39.00000 24.50000 front 0))
  (component "TBLOCK-I2_J16" (place J16 56.58000 16.50000 front 180))
  (component CON10_2X5_B_AM_J18 (place J18 70.00000 75.00000 front 0))
  (component CON10_2X5_B_AM_J19 (place J19 85.00000 16.96000 front 180))
 )
 (library
  (image DIL40_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
   (pin PS1 (rotate 0) 14 35.56000 0.00000)
   (pin PS1 (rotate 0) 15 38.10000 0.00000)
   (pin PS1 (rotate 0) 16 40.64000 0.00000)
   (pin PS1 (rotate 0) 17 43.18000 0.00000)
   (pin PS1 (rotate 0) 18 45.72000 0.00000)
   (pin PS1 (rotate 0) 19 48.26000 0.00000)
   (pin PS1 (rotate 180) 20 48.26000 15.24000)
   (pin PS1 (rotate 180) 21 45.72000 15.24000)
   (pin PS1 (rotate 180) 22 43.18000 15.24000)
   (pin PS1 (rotate 180) 23 40.64000 15.24000)
   (pin PS1 (rotate 180) 24 38.10000 15.24000)
   (pin PS1 (rotate 180) 25 35.56000 15.24000)
   (pin PS1 (rotate 180) 26 33.02000 15.24000)
   (pin PS1 (rotate 180) 27 30.48000 15.24000)
   (pin PS1 (rotate 180) 28 27.94000 15.24000)
   (pin PS1 (rotate 180) 29 25.40000 15.24000)
   (pin PS1 (rotate 180) 30 22.86000 15.24000)
   (pin PS1 (rotate 180) 31 20.32000 15.24000)
   (pin PS1 (rotate 180) 32 17.78000 15.24000)
   (pin PS1 (rotate 180) 33 15.24000 15.24000)
   (pin PS1 (rotate 180) 34 12.70000 15.24000)
   (pin PS1 (rotate 180) 35 10.16000 15.24000)
   (pin PS1 (rotate 180) 36 7.62000 15.24000)
   (pin PS1 (rotate 180) 37 5.08000 15.24000)
   (pin PS1 (rotate 180) 38 2.54000 15.24000)
   (pin PS1 (rotate 180) 39 0.00000 15.24000)
  )
  (image "CONN-SIL18_LCD1" (side front)
   (outline (rect TOP -1.37160 -1.37160 44.55160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 0) 14 35.56000 0.00000)
   (pin PS2 (rotate 0) 15 38.10000 0.00000)
   (pin PS2 (rotate 0) 16 40.64000 0.00000)
   (pin PS2 (rotate 0) 17 43.18000 0.00000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "TBLOCK-I2_B1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CONN-SIL4_J17" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
  )
  (image "TBLOCK-I2_J16" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 5.08000 0.00000)
  )
  (image CON10_2X5_B_AM_J18 (side front)
   (outline (rect TOP -10.31240 -5.08000 10.31240 2.05740))
   (pin PS6 (rotate 0) 0 -5.08000 -2.54000)
   (pin PS7 (rotate 0) 1 -5.08000 0.00000)
   (pin PS7 (rotate 0) 2 -2.54000 -2.54000)
   (pin PS7 (rotate 0) 3 -2.54000 0.00000)
   (pin PS7 (rotate 0) 4 0.00000 -2.54000)
   (pin PS7 (rotate 0) 5 0.00000 0.00000)
   (pin PS7 (rotate 0) 6 2.54000 -2.54000)
   (pin PS7 (rotate 0) 7 2.54000 0.00000)
   (pin PS7 (rotate 0) 8 5.08000 -2.54000)
   (pin PS7 (rotate 0) 9 5.08000 0.00000)
  )
  (image CON10_2X5_B_AM_J19 (side front)
   (outline (rect TOP -10.31240 -5.08000 10.31240 2.05740))
   (pin PS6 (rotate 0) 0 -5.08000 -2.54000)
   (pin PS7 (rotate 0) 1 -5.08000 0.00000)
   (pin PS7 (rotate 0) 2 -2.54000 -2.54000)
   (pin PS7 (rotate 0) 3 -2.54000 0.00000)
   (pin PS7 (rotate 0) 4 0.00000 -2.54000)
   (pin PS7 (rotate 0) 5 0.00000 0.00000)
   (pin PS7 (rotate 0) 6 2.54000 -2.54000)
   (pin PS7 (rotate 0) 7 2.54000 0.00000)
   (pin PS7 (rotate 0) 8 5.08000 -2.54000)
   (pin PS7 (rotate 0) 9 5.08000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (rect TOP -0.76200 -0.76200 0.76200 0.76200))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (rect BOT -0.76200 -0.76200 0.76200 0.76200))
  )
  (padstack PS7 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-3 J17-3)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-5 J17-1)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-6 J17-0)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-8 J16-1)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-9 J16-0)
  )
  (net "#00015"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-39 LCD1-3)
  )
  (net "#00016"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-38 LCD1-5)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-37 LCD1-10)
  )
  (net "#00018"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-36 LCD1-11)
  )
  (net "#00019"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-35 LCD1-12)
  )
  (net "#00020"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-34 LCD1-13)
  )
  (net "#00033"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-4 J17-2)
  )
  (net "#00052"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00053"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00071"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00076"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00125"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00130"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00131"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00133"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00134"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00136"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "+V"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "12V"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J19-1)
  )
  (net "2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "3.3V"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J18-2)
  )
  (net "B"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "B1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-21)
  )
  (net "B2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-29)
  )
  (net "C1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-12 X1-1 C1-1)
  )
  (net "C2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-13 X1-0 C2-1)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-11 U1-30 LCD1-0 LCD1-2 LCD1-4 C1-0 C2-0 B1-0 J18-0 J19-0)
  )
  (net "MCLR"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 R1-0 B1-1)
  )
  (net "PC"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-32 J19-4)
  )
  (net "RECIB"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RECIE1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RECIE2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RECIE3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RI"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-33 J19-2)
  )
  (net "RX"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-25 J18-4 J19-9)
  )
  (net "S1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-20)
  )
  (net "S2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-19)
  )
  (net "S3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-18)
  )
  (net "S4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-28)
  )
  (net "S5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-26)
  )
  (net "S6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-27)
  )
  (net "SWIT1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-7)
  )
  (net "T1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-14 J18-3)
  )
  (net "T2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-15 J18-5)
  )
  (net "T3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-16 J18-7)
  )
  (net "T4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-17)
  )
  (net "T5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-22 J19-3)
  )
  (net "T6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-23 J19-5)
  )
  (net "TX"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-24 J18-6 J19-7)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-10 U1-31 LCD1-1 R1-1 J18-1)
  )
  (net "X"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-2)
  )
  (net "Z"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00002"
   "#00003"
   "#00004"
   "#00006"
   "#00007"
   "#00015"
   "#00016"
   "#00017"
   "#00018"
   "#00019"
   "#00020"
   "#00033"
   "#00052"
   "#00053"
   "#00071"
   "#00076"
   "#00125"
   "#00130"
   "#00131"
   "#00133"
   "#00134"
   "#00136"
   "+V"
   "1"
   "12V"
   "2"
   "3"
   "3.3V"
   "B"
   "B1"
   "B2"
   "C1"
   "C2"
   "MCLR"
   "PC"
   "RECIB"
   "RECIE1"
   "RECIE2"
   "RECIE3"
   "RI"
   "RX"
   "S1"
   "S2"
   "S3"
   "S4"
   "S5"
   "S6"
   "SWIT1"
   "T1"
   "T2"
   "T3"
   "T4"
   "T5"
   "T6"
   "TX"
   "X"
   "Z"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.76200 63.58000 34.00000 64.17633 34.00000 67.04000 31.13633 67.04000 25.50000
  ) (net "C2") (type protect))
 )
)
