{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749511443117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511443119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:03 2025 " "Processing started: Mon Jun  9 17:24:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511443119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511443119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511443119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749511443598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749511443599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/riscvpipeline_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/riscvpipeline_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvpipeline_tb " "Found entity 1: riscvpipeline_tb" {  } { { "testbenches/riscvpipeline_tb.sv" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/testbenches/riscvpipeline_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/riscvpipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/riscvpipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscvpipeline " "Found entity 1: riscvpipeline" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "pipelined_processor/regfile.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pipelined_datapath.v(89) " "Verilog HDL warning at pipelined_datapath.v(89): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749511451266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pipelined_datapath.v(95) " "Verilog HDL warning at pipelined_datapath.v(95): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749511451266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/pipelined_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/pipelined_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_datapath " "Found entity 1: pipelined_datapath" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "pipelined_processor/imem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/flopenr.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/flopenr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "pipelined_processor/flopenr.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/flopenr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(19) " "Verilog HDL warning at extend.v(19): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749511451271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "pipelined_processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "pipelined_processor/dmem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451273 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(15) " "Verilog HDL warning at alu.v(15): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/alu.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749511451274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "pipelined_processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "control_unit/maindec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "control_unit/hazard_unit.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "control_unit/forwarding_unit.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "control_unit/controller.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "control_unit/aludec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "pipeline_registers/mem_wb.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "pipeline_registers/if_id.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/if_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "pipeline_registers/id_ex.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/id_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "pipeline_registers/ex_mem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511451294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511451294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvpipeline " "Elaborating entity \"riscvpipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749511451357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "pipelined_processor/riscvpipeline.v" "c" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "control_unit/controller.v" "md" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 maindec.v(11) " "Verilog HDL assignment warning at maindec.v(11): truncated value with size 9 to match size of target (8)" {  } { { "control_unit/maindec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/maindec.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749511451361 "|riscvpipeline|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "control_unit/controller.v" "ad" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_datapath pipelined_datapath:dp " "Elaborating entity \"pipelined_datapath\" for hierarchy \"pipelined_datapath:dp\"" {  } { { "pipelined_processor/riscvpipeline.v" "dp" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcplus4F pipelined_datapath.v(21) " "Verilog HDL or VHDL warning at pipelined_datapath.v(21): object \"pcplus4F\" assigned a value but never read" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749511451367 "|riscvpipeline|pipelined_datapath:dp"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pcnextFD pipelined_datapath.v(21) " "Verilog HDL warning at pipelined_datapath.v(21): object pcnextFD used but never assigned" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749511451367 "|riscvpipeline|pipelined_datapath:dp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcnextFD 0 pipelined_datapath.v(21) " "Net \"pcnextFD\" at pipelined_datapath.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749511451367 "|riscvpipeline|pipelined_datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr pipelined_datapath:dp\|flopenr:if_id_instr " "Elaborating entity \"flopenr\" for hierarchy \"pipelined_datapath:dp\|flopenr:if_id_instr\"" {  } { { "pipelined_processor/pipelined_datapath.v" "if_id_instr" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_datapath:dp\|regfile:rf\"" {  } { { "pipelined_processor/pipelined_datapath.v" "rf" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend pipelined_datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"pipelined_datapath:dp\|extend:ext\"" {  } { { "pipelined_processor/pipelined_datapath.v" "ext" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex pipelined_datapath:dp\|id_ex:id_ex_reg " "Elaborating entity \"id_ex\" for hierarchy \"pipelined_datapath:dp\|id_ex:id_ex_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "id_ex_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_datapath:dp\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_datapath:dp\|alu:alu_unit\"" {  } { { "pipelined_processor/pipelined_datapath.v" "alu_unit" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem pipelined_datapath:dp\|ex_mem:ex_mem_reg " "Elaborating entity \"ex_mem\" for hierarchy \"pipelined_datapath:dp\|ex_mem:ex_mem_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "ex_mem_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb pipelined_datapath:dp\|mem_wb:mem_wb_reg " "Elaborating entity \"mem_wb\" for hierarchy \"pipelined_datapath:dp\|mem_wb:mem_wb_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "mem_wb_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511451378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749511451993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[16\] GND " "Pin \"PC\[16\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[17\] GND " "Pin \"PC\[17\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[18\] GND " "Pin \"PC\[18\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[19\] GND " "Pin \"PC\[19\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[20\] GND " "Pin \"PC\[20\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] GND " "Pin \"PC\[22\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[23\] GND " "Pin \"PC\[23\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[24\] GND " "Pin \"PC\[24\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[25\] GND " "Pin \"PC\[25\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[28\] GND " "Pin \"PC\[28\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[29\] GND " "Pin \"PC\[29\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[30\] GND " "Pin \"PC\[30\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[31\] GND " "Pin \"PC\[31\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[1\] GND " "Pin \"ALUResult\[1\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[2\] GND " "Pin \"ALUResult\[2\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[3\] GND " "Pin \"ALUResult\[3\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[4\] GND " "Pin \"ALUResult\[4\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[5\] GND " "Pin \"ALUResult\[5\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[6\] GND " "Pin \"ALUResult\[6\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[7\] GND " "Pin \"ALUResult\[7\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[8\] GND " "Pin \"ALUResult\[8\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[9\] GND " "Pin \"ALUResult\[9\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[10\] GND " "Pin \"ALUResult\[10\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[11\] GND " "Pin \"ALUResult\[11\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[12\] GND " "Pin \"ALUResult\[12\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[13\] GND " "Pin \"ALUResult\[13\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[14\] GND " "Pin \"ALUResult\[14\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[15\] GND " "Pin \"ALUResult\[15\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[16\] GND " "Pin \"ALUResult\[16\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[17\] GND " "Pin \"ALUResult\[17\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[18\] GND " "Pin \"ALUResult\[18\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[19\] GND " "Pin \"ALUResult\[19\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[20\] GND " "Pin \"ALUResult\[20\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[21\] GND " "Pin \"ALUResult\[21\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[22\] GND " "Pin \"ALUResult\[22\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[23\] GND " "Pin \"ALUResult\[23\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[24\] GND " "Pin \"ALUResult\[24\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[25\] GND " "Pin \"ALUResult\[25\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[26\] GND " "Pin \"ALUResult\[26\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[27\] GND " "Pin \"ALUResult\[27\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[28\] GND " "Pin \"ALUResult\[28\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[29\] GND " "Pin \"ALUResult\[29\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[30\] GND " "Pin \"ALUResult\[30\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[31\] GND " "Pin \"ALUResult\[31\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|ALUResult[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749511452015 "|riscvpipeline|WriteData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749511452015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749511452115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749511452605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.map.smsg " "Generated suppressed messages file C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511452676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749511452844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749511452844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "59 " "Design contains 59 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[7\] " "No output dependent on input pin \"Instr\[7\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[8\] " "No output dependent on input pin \"Instr\[8\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[9\] " "No output dependent on input pin \"Instr\[9\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[10\] " "No output dependent on input pin \"Instr\[10\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[11\] " "No output dependent on input pin \"Instr\[11\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[12\] " "No output dependent on input pin \"Instr\[12\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[13\] " "No output dependent on input pin \"Instr\[13\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[14\] " "No output dependent on input pin \"Instr\[14\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[15\] " "No output dependent on input pin \"Instr\[15\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[16\] " "No output dependent on input pin \"Instr\[16\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[17\] " "No output dependent on input pin \"Instr\[17\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[18\] " "No output dependent on input pin \"Instr\[18\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[19\] " "No output dependent on input pin \"Instr\[19\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[20\] " "No output dependent on input pin \"Instr\[20\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[21\] " "No output dependent on input pin \"Instr\[21\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[22\] " "No output dependent on input pin \"Instr\[22\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[23\] " "No output dependent on input pin \"Instr\[23\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[24\] " "No output dependent on input pin \"Instr\[24\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[25\] " "No output dependent on input pin \"Instr\[25\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[26\] " "No output dependent on input pin \"Instr\[26\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[27\] " "No output dependent on input pin \"Instr\[27\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[28\] " "No output dependent on input pin \"Instr\[28\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[29\] " "No output dependent on input pin \"Instr\[29\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[30\] " "No output dependent on input pin \"Instr\[30\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[31\] " "No output dependent on input pin \"Instr\[31\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|Instr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[0\] " "No output dependent on input pin \"ReadData\[0\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[1\] " "No output dependent on input pin \"ReadData\[1\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[2\] " "No output dependent on input pin \"ReadData\[2\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[3\] " "No output dependent on input pin \"ReadData\[3\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[4\] " "No output dependent on input pin \"ReadData\[4\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[5\] " "No output dependent on input pin \"ReadData\[5\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[6\] " "No output dependent on input pin \"ReadData\[6\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[7\] " "No output dependent on input pin \"ReadData\[7\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[8\] " "No output dependent on input pin \"ReadData\[8\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[9\] " "No output dependent on input pin \"ReadData\[9\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[10\] " "No output dependent on input pin \"ReadData\[10\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[11\] " "No output dependent on input pin \"ReadData\[11\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[12\] " "No output dependent on input pin \"ReadData\[12\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[13\] " "No output dependent on input pin \"ReadData\[13\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[14\] " "No output dependent on input pin \"ReadData\[14\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[15\] " "No output dependent on input pin \"ReadData\[15\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[16\] " "No output dependent on input pin \"ReadData\[16\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[17\] " "No output dependent on input pin \"ReadData\[17\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[18\] " "No output dependent on input pin \"ReadData\[18\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[19\] " "No output dependent on input pin \"ReadData\[19\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[20\] " "No output dependent on input pin \"ReadData\[20\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[21\] " "No output dependent on input pin \"ReadData\[21\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[22\] " "No output dependent on input pin \"ReadData\[22\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[23\] " "No output dependent on input pin \"ReadData\[23\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[24\] " "No output dependent on input pin \"ReadData\[24\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[25\] " "No output dependent on input pin \"ReadData\[25\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[26\] " "No output dependent on input pin \"ReadData\[26\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[27\] " "No output dependent on input pin \"ReadData\[27\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[28\] " "No output dependent on input pin \"ReadData\[28\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[29\] " "No output dependent on input pin \"ReadData\[29\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[30\] " "No output dependent on input pin \"ReadData\[30\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[31\] " "No output dependent on input pin \"ReadData\[31\]\"" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749511452893 "|riscvpipeline|ReadData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749511452893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749511452895 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749511452895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749511452895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749511452895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511452937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:12 2025 " "Processing ended: Mon Jun  9 17:24:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511452937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511452937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511452937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749511452937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1749511454458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511454459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:14 2025 " "Processing started: Mon Jun  9 17:24:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511454459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749511454459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749511454459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749511454597 ""}
{ "Info" "0" "" "Project  = Pipeline_Processor" {  } {  } 0 0 "Project  = Pipeline_Processor" 0 0 "Fitter" 0 0 1749511454597 ""}
{ "Info" "0" "" "Revision = Pipeline_Processor" {  } {  } 0 0 "Revision = Pipeline_Processor" 0 0 "Fitter" 0 0 1749511454597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749511454714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749511454715 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pipeline_Processor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Pipeline_Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749511454729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749511454786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749511454786 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749511455146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749511455152 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749511455266 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749511455266 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749511455270 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749511455270 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1749511455271 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1749511455271 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1749511455271 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1749511455271 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749511455273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "163 163 " "No exact pin location assignment(s) for 163 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1749511455552 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipeline_Processor.sdc " "Synopsys Design Constraints File file not found: 'Pipeline_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1749511456053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1749511456054 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1749511456054 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1749511456055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1749511456056 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1749511456057 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1749511456057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749511456060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749511456061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749511456061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749511456062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749511456063 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749511456064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749511456064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749511456064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749511456065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1749511456065 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749511456065 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "163 unused 2.5V 66 97 0 " "Number of I/O pins in group: 163 (unused VREF, 2.5V VCCIO, 66 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1749511456071 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1749511456071 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749511456071 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749511456073 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1749511456073 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749511456073 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749511456381 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1749511456386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749511458015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749511458124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749511458155 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749511460253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749511460253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749511461482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/dmart/SonC/Verilog/Pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1749511463279 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749511463279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1749511463444 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1749511463444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749511463444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749511463449 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1749511463773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749511463800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749511464329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749511464329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749511465074 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749511466205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.fit.smsg " "Generated suppressed messages file C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749511466720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5959 " "Peak virtual memory: 5959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511467541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:27 2025 " "Processing ended: Mon Jun  9 17:24:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511467541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511467541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511467541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749511467541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749511468831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511468832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:28 2025 " "Processing started: Mon Jun  9 17:24:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511468832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749511468832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749511468832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1749511469285 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749511471482 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749511471706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511472790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:32 2025 " "Processing ended: Mon Jun  9 17:24:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511472790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511472790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511472790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749511472790 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1749511473479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749511474260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511474261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:33 2025 " "Processing started: Mon Jun  9 17:24:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511474261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1749511474261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pipeline_Processor -c Pipeline_Processor " "Command: quartus_sta Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1749511474261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1749511474414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1749511474623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1749511474623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749511474697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749511474697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipeline_Processor.sdc " "Synopsys Design Constraints File file not found: 'Pipeline_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1749511475122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1749511475123 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1749511475123 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1749511475124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1749511475125 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1749511475126 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1749511475127 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1749511475138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1749511475141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475146 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1749511475148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511475172 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749511475176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1749511475205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1749511476071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1749511476197 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1749511476198 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1749511476198 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1749511476198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476226 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749511476230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1749511476397 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1749511476397 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1749511476398 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1749511476398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749511476427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749511478049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749511478050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511478156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:38 2025 " "Processing ended: Mon Jun  9 17:24:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511478156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511478156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511478156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749511478156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1749511479477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511479478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:39 2025 " "Processing started: Mon Jun  9 17:24:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511479478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1749511479478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Pipeline_Processor -c Pipeline_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1749511479478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1749511480067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipeline_Processor.vo C:/Users/dmart/SonC/Verilog/Pipelined/simulation/questa/ simulation " "Generated file Pipeline_Processor.vo in folder \"C:/Users/dmart/SonC/Verilog/Pipelined/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1749511480130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511480206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:40 2025 " "Processing ended: Mon Jun  9 17:24:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511480206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511480206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511480206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1749511480206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1749511480919 ""}
