// -----// IR Dump After AutoInputConversionPipelinePass (iree-auto-input-conversion) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  func.func @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After IREEImportPublicPass (iree-import-public) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After ImportMLProgramPass (iree-import-ml-program) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After SanitizeModuleNamesPass (iree-sanitize-module-names) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After ConvertShardToFlowPass (iree-convert-shard-to-flow) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After DemoteF64ToF32Pass (iree-input-conversion-demote-f64-to-f32) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After ConvertStreamableOpsPass (iree-abi-convert-streamable-ops) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After WrapEntryPointsPass (iree-abi-wrap-entry-points) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = util.call @_forward(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
  util.func private @_forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> attributes {hal.abi.convention = #hal.abi.convention<synchronous>} {
    %0 = tensor.empty() : tensor<16xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<16xi32>
    util.return %1 : tensor<16xi32>
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @_forward(%arg0: tensor<16xi32>, %arg1: tensor<16xi32>) -> tensor<16xi32> attributes {hal.abi.convention = #hal.abi.convention<synchronous>} {
  %0 = tensor.empty() : tensor<16xi32>
  %1 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<16xi32>, tensor<16xi32>) outs(%0 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %2 = arith.addi %in, %in_0 : i32
    linalg.yield %2 : i32
  } -> tensor<16xi32>
  util.return %1 : tensor<16xi32>
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = util.call @_forward(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After Inliner (inline) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#map = affine_map<(d0) -> (d0)>
module @vadd_i32 {
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AssignLegacyTargetDevicesPass (iree-hal-assign-legacy-target-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {hal.device.targets = [#device_target_local]} {
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeTargetDevicesPass (iree-hal-materialize-target-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ResolveDevicePromisesPass (iree-hal-resolve-device-promises) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ResolveDeviceAliasesPass (iree-hal-resolve-device-aliases) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyDevicesPass (iree-hal-verify-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AttrBasedPipelinePass (iree-preprocessing-attr-based-pipeline) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After WarnOnUninitializedValuesPass (iree-global-opt-warn-on-uninitialized-values) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After LinalgQuantizedConvToConvPass (iree-global-opt-quantized-conv-to-conv) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After LinalgQuantizedMatmulToMatmulPass (iree-global-opt-quantized-matmul-to-matmul) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After RemoveZeroExtentTensorsPass (iree-global-opt-remove-zero-extent-tensors) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After DetachElementwiseFromNamedOpsPass (iree-global-opt-detach-elementwise-from-named-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyDepthwiseConvPass (simplify-depthwise-conv) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After EraseUnusedLinalgOperandsPass (iree-global-opt-erase-unused-linalg-operands) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ExpandTensorShapesPass (iree-global-opt-expand-tensor-shapes) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ConvertElementwiseToLinalgPass (convert-elementwise-to-linalg) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After RaiseSpecialOpsPass (iree-global-opt-raise-special-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After DecomposeConcatPass (iree-global-opt-decompose-concat) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After GeneralizeLinalgNamedOpsPass (iree-global-opt-generalize-linalg-named-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After InsertTensorBarriersPass (iree-dispatch-creation-insert-tensor-barriers) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After FoldUnitExtentDimsPass (iree-dispatch-creation-fold-unit-extent-dims) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After DemoteContractionInputsToBF16Pass (iree-global-opt-demote-contraction-inputs-to-bf16) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After PropagateLinalgTransposePass (iree-global-opt-propagate-linalg-transpose) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ConvertStridedContractionToContractionPass (iree-global-opt-convert-strided-contraction-to-contraction) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After GeneralizeLinalgNamedOpsPass (iree-global-opt-generalize-linalg-named-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After GlobalLoopInvariantCodeMotionPass (iree-global-opt-loop-invariant-code-motion) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After HoistIntoGlobalsPass (iree-util-hoist-into-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After JitGlobalsPass (iree-consteval-jit-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After RaiseSpecialOpsPass (iree-global-opt-raise-special-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After InjectTensorTracingPass (iree-flow-inject-tensor-tracing) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After TensorPadToTensorInsertSlicePass (iree-dispatch-creation-tensor-pad-to-tensor-insert-slice) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIteratorPass (iree-util-fixed-point-iterator) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
    %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
    %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FusionPreprocessingPass (iree-dispatch-creation-fusion-preprocessing) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ElementwiseOpFusionPass (iree-dispatch-creation-elementwise-op-fusion) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After BubbleUpExpandShapesPass (iree-dispatch-creation-bubble-up-expand-shapes) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ElementwiseOpFusionPass (iree-dispatch-creation-elementwise-op-fusion) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After SinkReshapesPass (iree-dispatch-creation-sink-reshapes) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = iree_tensor_ext.compute_barrier.start %0 : tensor<16xi32> -> tensor<16xi32>
  %2 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %3 = iree_tensor_ext.compute_barrier.start %2 : tensor<16xi32> -> tensor<16xi32>
  %4 = tensor.empty() : tensor<16xi32>
  %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%1, %3 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = arith.addi %in, %in_0 : i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %6 = iree_tensor_ext.compute_barrier.end %5 : tensor<16xi32> -> tensor<16xi32>
  %7 = hal.tensor.export %6 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After RemoveTensorBarriersPass (iree-dispatch-creation-remove-tensor-barriers) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FuseMultiUseElementwiseProducerPass (iree-dispatch-creation-fuse-multi-use-elementwise-producer) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SplitReductionPass (iree-dispatch-creation-split-reduction-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FormSplitReductionDispatchesPass (iree-dispatch-creation-form-split-reduction-dispatches) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After TransposeGenericOpsPass (iree-dispatch-creation-transpose-generic-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After PropagateEncodingsPass (iree-dispatch-creation-propagate-encodings) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After HoistIntoGlobalsPass (iree-util-hoist-into-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = tensor.empty() : tensor<16xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<16xi32>
    %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FormScalarDispatchesPass (iree-dispatch-creation-form-scalar-dispatches) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<16xi32>
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FormDispatchRegionsPass (iree-dispatch-creation-form-dispatch-regions) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = flow.dispatch.region -> (tensor<16xi32>) {
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ElementwiseOpFusionPass (iree-dispatch-creation-elementwise-op-fusion) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = flow.dispatch.region -> (tensor<16xi32>) {
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FuseMultiUseElementwiseProducerPass (iree-dispatch-creation-fuse-multi-use-elementwise-producer) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = tensor.empty() : tensor<16xi32>
  %3 = flow.dispatch.region -> (tensor<16xi32>) {
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %4 = hal.tensor.export %3 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CloneProducersIntoDispatchRegionsPass (iree-dispatch-creation-clone-producers-into-dispatch-regions) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.region -> (tensor<16xi32>) {
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CollapseDimensionsPass (iree-dispatch-creation-collapse-dimensions) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.region -> (tensor<16xi32>) {
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After HoistUniformScalarComputePass (iree-dispatch-creation-hoist-uniform-scalar-compute) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.region -> (tensor<16xi32>) {
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After FuseEncodingOpsIntoDispatchRegionsPass (iree-dispatch-creation-fuse-encoding-ops-into-dispatch-regions-pass) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.region -> (tensor<16xi32>) {
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ConvertEncodingToFlowPass (iree-dispatch-creation-convert-encoding-to-flow) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.region -> (tensor<16xi32>) {
    %4 = tensor.empty() : tensor<16xi32>
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<16xi32>
    flow.return %5 : tensor<16xi32>
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After HoistIntoGlobalsPass (iree-util-hoist-into-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch.region -> (tensor<16xi32>) {
      %4 = tensor.empty() : tensor<16xi32>
      %5 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%4 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %6 = arith.addi %in, %in_0 : i32
        linalg.yield %6 : i32
      } -> tensor<16xi32>
      flow.return %5 : tensor<16xi32>
    }
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After ConvertDispatchRegionsToWorkgroupsPass (iree-dispatch-creation-convert-dispatch-regions-to-workgroups) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ConvertTensorToFlowPass (iree-dispatch-creation-convert-tensor-to-flow) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After MaterializeDefaultWorkgroupCountRegionPass (iree-dispatch-creation-materialize-default-workgroup-count-region) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After BitcastUnsupportedElementTypesPass (iree-dispatch-creation-bitcast-unsupported-element-types) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After VerifyInputLegalityPass (iree-verify-input-legality) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
        (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
      %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %6 = tensor.empty() : tensor<16xi32>
      %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %8 = arith.addi %in, %in_0 : i32
        linalg.yield %8 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      flow.return
    } count() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInitializationOrderPass (iree-util-verify-initialization-order) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
        (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
      %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %6 = tensor.empty() : tensor<16xi32>
      %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %8 = arith.addi %in, %in_0 : i32
        linalg.yield %8 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      flow.return
    } count() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After AttributeCallGraphPass (iree-util-attribute-call-graph) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
        (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
      %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %6 = tensor.empty() : tensor<16xi32>
      %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %8 = arith.addi %in, %in_0 : i32
        linalg.yield %8 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      flow.return
    } count() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After InitializeEmptyTensorsPass (iree-flow-initialize-empty-tensors) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CaptureDynamicDimsPass (iree-flow-capture-dynamic-dims) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
      (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
    %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %6 = tensor.empty() : tensor<16xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After OutlineDispatchExternsPass (iree-flow-outline-dispatch-externs) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch.workgroups(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32> =
        (%arg2: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg3: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg4: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
      %4 = iree_tensor_ext.dispatch.tensor.load %arg2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = iree_tensor_ext.dispatch.tensor.load %arg3, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %6 = tensor.empty() : tensor<16xi32>
      %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %8 = arith.addi %in, %in_0 : i32
        linalg.yield %8 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      flow.return
    } count() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After OutlineDispatchRegionsPass (iree-flow-outline-dispatch-regions) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After AnnotateDispatchesPass (iree-flow-annotate-dispatches) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After StripDebugOpsPass (iree-util-strip-debug-ops) //----- //
flow.executable private @forward_dispatch_0 {
  flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
      %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %2 = tensor.empty() : tensor<16xi32>
      %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %4 = arith.addi %in, %in_0 : i32
        linalg.yield %4 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      return
    }
  }
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After DeduplicateExecutablesPass (iree-flow-deduplicate-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After InjectTensorTracingPass (iree-flow-inject-tensor-tracing) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CleanupTensorShapesPass (iree-flow-cleanup-tensor-shapes) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After OutlineConstantsPass (iree-flow-outline-constants) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CanonicalizePass (iree-flow-canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIteratorPass (iree-util-fixed-point-iterator) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInitializationOrderPass (iree-util-verify-initialization-order) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInputPass (iree-stream-verify-input) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
  %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
  %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
  %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After CloneToConsumersPass (iree-stream-clone-to-consumers) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  flow.executable private @forward_dispatch_0 {
    flow.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg1: !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>, %arg2: !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>) {
        %0 = iree_tensor_ext.dispatch.tensor.load %arg0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %1 = iree_tensor_ext.dispatch.tensor.load %arg1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %2 = tensor.empty() : tensor<16xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<16xi32>, tensor<16xi32>) outs(%2 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %0 = hal.tensor.import %arg0 "input0" : !hal.buffer_view -> tensor<16xi32>
    %1 = hal.tensor.import %arg1 "input1" : !hal.buffer_view -> tensor<16xi32>
    %2 = flow.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0, %1) : (tensor<16xi32>, tensor<16xi32>) -> tensor<16xi32>
    %3 = hal.tensor.export %2 "output0" : tensor<16xi32> -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After ConvertToStreamPass (iree-stream-conversion) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    %c16 = arith.constant 16 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %element_type_i32_0 = hal.element_type<i32> : i32
    %dense_row_major_1 = hal.encoding_type<dense_row_major> : i32
    %c16_2 = arith.constant 16 : index
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16_2]) type(%element_type_i32_0) encoding(%dense_row_major_1)
    %3 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%3}
    %6 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %7 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %5) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%3}) -> tensor<16xi32> in !stream.resource<*>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<*>{%6} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%6}
    %9 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %8 : tensor<16xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
    util.return %9 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToTensorsPass (iree-stream-verify-lowering-to-tensors) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    %c16 = arith.constant 16 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %element_type_i32_0 = hal.element_type<i32> : i32
    %dense_row_major_1 = hal.encoding_type<dense_row_major> : i32
    %c16_2 = arith.constant 16 : index
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16_2]) type(%element_type_i32_0) encoding(%dense_row_major_1)
    %3 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%3}
    %6 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %7 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %5) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%3}) -> tensor<16xi32> in !stream.resource<*>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<*>{%6} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%6}
    %9 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %8 : tensor<16xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
    util.return %9 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
  %c0 = arith.constant 0 : index
  %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %element_type_i32_0 = hal.element_type<i32> : i32
  %dense_row_major_1 = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32_0) encoding(%dense_row_major_1)
  %3 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%3}
  %6 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %7 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %5) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%3}) -> tensor<16xi32> in !stream.resource<*>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<*>{%6} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%6}
  %9 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %8 : tensor<16xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
  util.return %9 : !hal.buffer_view
}

// -----// IR Dump After Inliner (inline) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %element_type_i32_0 = hal.element_type<i32> : i32
    %dense_row_major_1 = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32_0) encoding(%dense_row_major_1)
    %3 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%3}
    %6 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %7 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %5) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%3}) -> tensor<16xi32> in !stream.resource<*>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<*>{%6} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%6}
    %9 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %8 : tensor<16xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
    util.return %9 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %element_type_i32_0 = hal.element_type<i32> : i32
  %dense_row_major_1 = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32_0) encoding(%dense_row_major_1)
  %3 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%3}
  %6 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %7 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %5) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%3}) -> tensor<16xi32> in !stream.resource<*>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<*>{%6} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%6}
  %9 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %8 : tensor<16xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
  util.return %9 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After CombineInitializersPass (iree-util-combine-initializers) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIteratorPass (iree-util-fixed-point-iterator) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After SpecializeEncodingsPass (iree-stream-specialize-encodings) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
    %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
    %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    util.return %7 : !hal.buffer_view
  }
}


// -----// IR Dump After EncodeDeviceTensorsPass (iree-stream-encode-device-tensors) //----- //
stream.executable private @forward_dispatch_0 {
  stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    stream.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
      %c0 = arith.constant 0 : index
      %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = tensor.empty() : tensor<16xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      return
    }
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.sizeof on(#hal.device.affinity<@__device_0>) tensor<16xi32> : index
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%0}
  %5 = stream.tensor.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%2, %4) : (tensor<16xi32> in !stream.resource<*>{%0}, tensor<16xi32> in !stream.resource<*>{%0}) -> tensor<16xi32> in !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%0}
  %7 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %6 : tensor<16xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  util.return %7 : !hal.buffer_view
}

// -----// IR Dump After EncodeHostTensorsPass (iree-stream-encode-host-tensors) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After MaterializeEncodingsPass (iree-stream-materialize-encodings) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToAsyncResourcesPass (iree-stream-verify-lowering-to-async-resources) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After ElideAsyncTransfersPass (iree-stream-elide-async-transfers) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeCopyOnWritePass (iree-stream-materialize-copy-on-write) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After ElideAsyncCopiesPass (iree-stream-elide-async-copies) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
    %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After EmplaceAllocationsPass (iree-stream-emplace-allocations) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<*>{%c64}
  %4 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%1[%c0 to %c64 for %c64], %3[%c0 to %c64 for %c64]) : (!stream.resource<*>{%c64}, !stream.resource<*>{%c64}) -> !stream.resource<*>{%c64}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c64} from(#hal.device.affinity<@__device_0>) -> to(#hal.device.affinity<@__device_0>) !stream.resource<external>{%c64}
  %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %6 : !hal.buffer_view
}

// -----// IR Dump After RefineUsagePass (iree-stream-refine-usage) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyAsyncAccessRangesPass (iree-stream-verify-async-access-ranges) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.async.dispatch on(#hal.device.affinity<@__device_0>) @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%0[%c0 to %c64 for %c64], %1[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After ScheduleExecutionPass (iree-stream-schedule-execution) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ScheduleConcurrencyPass (iree-stream-schedule-concurrency) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After SyncInitializersPass (iree-stream-sync-initializers) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %4 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After PropagateTimepointsPass (iree-stream-propagate-timepoints) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.timepoint.immediate => !stream.timepoint
    %3 = stream.timepoint.immediate => !stream.timepoint
    %4 = stream.timepoint.join max(%2, %3) => !stream.timepoint
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) await(%4) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %7 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %7 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %5 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeBuiltinsPass (iree-stream-materialize-builtins) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %2 = stream.timepoint.immediate => !stream.timepoint
    %3 = stream.timepoint.immediate => !stream.timepoint
    %4 = stream.timepoint.join max(%2, %3) => !stream.timepoint
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) await(%4) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %7 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %7 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %5 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %6 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %5 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %6 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
    %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
    stream.yield %4 : !stream.resource<external>{%c64}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
  %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %3 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %4 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %4 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %4 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToAsyncPass (iree-stream-verify-lowering-to-async) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %results, %result_timepoint = stream.async.execute on(#hal.device.affinity<@__device_0>) with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64} {
      %4 = stream.async.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%arg2[%c0 to %c64 for %c64], %arg3[%c0 to %c64 for %c64]) : (!stream.resource<external>{%c64}, !stream.resource<external>{%c64}) -> !stream.resource<external>{%c64}
      stream.yield %4 : !stream.resource<external>{%c64}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c64}
    %3 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %2 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %3 : !hal.buffer_view
  }
}


// -----// IR Dump After ScheduleAllocationPass (iree-stream-schedule-allocation) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %c0_0 = arith.constant 0 : index
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After PackConstantsPass (iree-stream-pack-constants) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %c0_0 = arith.constant 0 : index
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After LayoutSlicesPass (iree-stream-layout-slices) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %c0_0 = arith.constant 0 : index
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After PropagateSubrangesPass (iree-util-propagate-subranges) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AutomaticReferenceCountingPass (iree-stream-automatic-reference-counting) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyLoweringToCmdPass (iree-stream-verify-lowering-to-cmd) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ReuseAllocationsPass (iree-stream-reuse-allocations) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ElideTimepointsPass (iree-stream-elide-timepoints) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIteratorPass (iree-util-fixed-point-iterator) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseDispatchBindingsPass (iree-stream-fuse-dispatch-bindings) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding, %arg3: index, %arg4: index, %arg5: index) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%arg3] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%arg4] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%arg5] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %c0_0 = arith.constant 0 : index
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0, %c0, %c0 : index, index, index) {
        ro %arg2[%c0_0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0_0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AnnotateDispatchArgumentsPass (iree-stream-annotate-dispatch-arguments) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: index {stream.values = [0 : index]}, %arg4: index {stream.values = [0 : index]}, %arg5: index {stream.values = [0 : index]}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%arg3] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%arg4] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%arg5] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %c0_0 = arith.constant 0 : index
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0, %c0, %c0 : index, index, index) {
        ro %arg2[%c0_0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0_0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AnnotateDispatchAssumptionsPass (iree-stream-annotate-dispatch-assumptions) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: index {stream.values = [0 : index]}, %arg4: index {stream.values = [0 : index]}, %arg5: index {stream.values = [0 : index]}) {
        %0:3 = util.assume.int 
            %arg3<umin = 0, umax = 0>, 
            %arg4<umin = 0, umax = 0>, 
            %arg5<umin = 0, umax = 0>
          : index, index, index
        %c0 = arith.constant 0 : index
        %1 = stream.binding.subspan %arg0[%0#0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg1[%0#1] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %3 = stream.binding.subspan %arg2[%0#2] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = iree_tensor_ext.dispatch.tensor.load %2, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %6 = tensor.empty() : tensor<16xi32>
        %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<16xi32>, tensor<16xi32>) outs(%6 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %8 = arith.addi %in, %in_0 : i32
          linalg.yield %8 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %7, %3, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %c0_0 = arith.constant 0 : index
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0, %c0, %c0 : index, index, index) {
        ro %arg2[%c0_0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0_0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After PackDispatchOperandsPass (iree-stream-pack-dispatch-operands) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %arg4 : i32 to i64
        %1 = arith.shli %0, %c32_i64 : i64
        %2 = arith.extui %arg3 : i32 to i64
        %3 = arith.ori %2, %1 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %c32_i64_0 = arith.constant 32 : i64
        %5 = arith.extui %arg6 : i32 to i64
        %6 = arith.shli %5, %c32_i64_0 : i64
        %7 = arith.extui %arg5 : i32 to i64
        %8 = arith.ori %7, %6 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %c32_i64_1 = arith.constant 32 : i64
        %10 = arith.extui %arg8 : i32 to i64
        %11 = arith.shli %10, %c32_i64_1 : i64
        %12 = arith.extui %arg7 : i32 to i64
        %13 = arith.ori %12, %11 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15:3 = util.assume.int 
            %4<umin = 0, umax = 0>, 
            %9<umin = 0, umax = 0>, 
            %14<umin = 0, umax = 0>
          : index, index, index
        %c0 = arith.constant 0 : index
        %16 = stream.binding.subspan %arg0[%15#0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %17 = stream.binding.subspan %arg1[%15#1] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %18 = stream.binding.subspan %arg2[%15#2] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %19 = iree_tensor_ext.dispatch.tensor.load %16, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %20 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %21 = tensor.empty() : tensor<16xi32>
        %22 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%19, %20 : tensor<16xi32>, tensor<16xi32>) outs(%21 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_2: i32, %out: i32):
          %23 = arith.addi %in, %in_2 : i32
          linalg.yield %23 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %22, %18, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %c0_0 = arith.constant 0 : index
    %c0_i64 = arith.constant 0 : i64
    %c0_i32 = arith.constant 0 : i32
    %c32_i64 = arith.constant 32 : i64
    %c0_i64_1 = arith.constant 0 : i64
    %c0_i32_2 = arith.constant 0 : i32
    %c0_i64_3 = arith.constant 0 : i64
    %c0_i32_4 = arith.constant 0 : i32
    %c32_i64_5 = arith.constant 32 : i64
    %c0_i64_6 = arith.constant 0 : i64
    %c0_i32_7 = arith.constant 0 : i32
    %c0_i64_8 = arith.constant 0 : i64
    %c0_i32_9 = arith.constant 0 : i32
    %c32_i64_10 = arith.constant 32 : i64
    %c0_i64_11 = arith.constant 0 : i64
    %c0_i32_12 = arith.constant 0 : i32
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32_2, %c0_i32_4, %c0_i32_7, %c0_i32_9, %c0_i32_12 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0_0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0_0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0_0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0_i32 = arith.constant 0 : i32
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0_i32 = arith.constant 0 : i32
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0_i32 = arith.constant 0 : i32
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0_i32 = arith.constant 0 : i32
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0_i32 = arith.constant 0 : i32
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0_i32 = arith.constant 0 : i32
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0_i32 = arith.constant 0 : i32
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0_i32 = arith.constant 0 : i32
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FoldUniformOperandsPass (iree-stream-fold-uniform-operands) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0_i32 = arith.constant 0 : i32
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0_i32 = arith.constant 0 : i32
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After OptimizeIntArithmeticPass (iree-util-optimize-int-arithmetic) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInitializationOrderPass (iree-util-verify-initialization-order) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AttributeCallGraphPass (iree-util-attribute-call-graph) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After AssignLegacyTargetDevicesPass (iree-hal-assign-legacy-target-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeTargetDevicesPass (iree-hal-materialize-target-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ResolveDevicePromisesPass (iree-hal-resolve-device-promises) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After ResolveDeviceAliasesPass (iree-hal-resolve-device-aliases) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyDevicesPass (iree-hal-verify-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
  %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
  %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
    stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
      ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
      ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
      wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
    }
  } => !stream.timepoint
  %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
  %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
  util.return %4 : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyDevicesPass (iree-hal-verify-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  stream.executable private @forward_dispatch_0 {
    stream.executable.export public @forward_dispatch_0_elementwise_16_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeInterfacesPass (iree-hal-materialize-interfaces) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @forward_dispatch_0_elementwise_16_i32() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
          %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
          %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
          %5 = tensor.empty() : tensor<16xi32>
          %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
          ^bb0(%in: i32, %in_0: i32, %out: i32):
            %7 = arith.addi %in, %in_0 : i32
            linalg.yield %7 : i32
          } -> tensor<16xi32>
          iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
          return
        }
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After PruneExecutablesPass (iree-hal-prune-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#map = affine_map<(d0) -> (d0)>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @forward_dispatch_0_elementwise_16_i32() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
          %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
          %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
          %5 = tensor.empty() : tensor<16xi32>
          %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
          ^bb0(%in: i32, %in_0: i32, %out: i32):
            %7 = arith.addi %in, %in_0 : i32
            linalg.yield %7 : i32
          } -> tensor<16xi32>
          iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
          return
        }
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %1 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<16xi32> in !stream.resource<external>{%c64}
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<external>{%c64} => !stream.timepoint
    %2 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%result_timepoint) => with(%0 as %arg2: !stream.resource<external>{%c64}, %1 as %arg3: !stream.resource<external>{%c64}, %result as %arg4: !stream.resource<external>{%c64}) {
      stream.cmd.dispatch @forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32 {
        ro %arg2[%c0 for %c64] : !stream.resource<external>{%c64},
        ro %arg3[%c0 for %c64] : !stream.resource<external>{%c64},
        wo %arg4[%c0 for %c64] : !stream.resource<external>{%c64}
      }
    } => !stream.timepoint
    %3 = stream.timepoint.await %2 => %result : !stream.resource<external>{%c64}
    %4 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %3 : tensor<16xi32> in !stream.resource<external>{%c64} -> !hal.buffer_view
    util.return %4 : !hal.buffer_view
  }
}


// -----// IR Dump After SpecializeExportsPass (iree-codegen-specialize-exports) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    hal.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32() {
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = tensor.empty() : tensor<16xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      return
    }
  }
}

// -----// IR Dump After TypePropagationPass (iree-codegen-type-propagation) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After BubbleUpOrdinalOpsPass (iree-codegen-bubble-up-ordinal-ops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After BufferizeCopyOnlyDispatchesPass (iree-codegen-bufferize-copy-only-dispatches) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After DecomposeSoftmaxPass (iree-codegen-decompose-softmax) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After MaterializeUserConfigsPass (iree-codegen-materialize-user-configs) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = tensor.empty() : tensor<16xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    return
  }
}

// -----// IR Dump After MaterializeDeviceEncodingPass (iree-codegen-materialize-device-encoding) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After CPUPropagateDataLayoutPass (iree-codegen-cpu-propagate-data-layout) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After RematerializeParallelOpsPass (iree-codegen-rematerialize-parallel-ops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After ExpandF16OpToF32Pass (iree-llvmcpu-expand-f16-op-to-f32) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After ConvertAccGEMMToGEMMPass (iree-convert-accgemm-to-gemm) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After EraseHALDescriptorTypeFromMemRefPass (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<16xi32>
  iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After LLVMCPUSelectLoweringStrategyPass (iree-llvmcpu-select-lowering-strategy) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = tensor.empty() : tensor<16xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    return
  }
}

// -----// IR Dump After ConfigureTargetExecutableVariantsPass (iree-hal-configure-target-executable-variants) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
    hal.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
      %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
      %5 = tensor.empty() : tensor<16xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<16xi32>
      iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
      return
    }
  }
}

// -----// IR Dump After ConfigureExecutablesPass (iree-hal-configure-executables) //----- //
hal.executable private @forward_dispatch_0 {
  hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
    hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
      %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
      hal.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
        %c0 = arith.constant 0 : index
        %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
        %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
        %5 = tensor.empty() : tensor<16xi32>
        %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<16xi32>
        iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
        return
      }
    }
  }
}

// -----// IR Dump After LowerExecutableUsingTransformDialectPass (iree-codegen-lower-executable-using-transform-dialect) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = tensor.empty() : tensor<16xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    return
  }
}

// -----// IR Dump After ArithToMMIOPass (iree-llvmcpu-arith-to-mmio) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
    %5 = tensor.empty() : tensor<16xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %7 : i32
    } -> tensor<16xi32>
    iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
    return
  }
}

// -----// IR Dump After TileAndDistributeToWorkgroupsUsingForallOpPass (iree-codegen-tile-and-distribute-to-workgroups-using-forall-op) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [16], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[%c0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_tensor_ext.dispatch.tensor.store %7, %2, offsets = [0], sizes = [16], strides = [1] : tensor<16xi32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  return
}

// -----// IR Dump After BufferizeDispatchTensorLoadStorePass (iree-codegen-bufferize-dispatch-tensor-load-store) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<16xi32>>
  %4 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %5 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<16xi32>>
  %6 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %7 = iree_codegen.load_from_buffer %2 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %8 = tensor.empty() : tensor<16xi32>
  %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<16xi32>, tensor<16xi32>) outs(%8 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %11 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %11 : i32
  } -> tensor<16xi32>
  %10 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %8) -> (tensor<16xi32>) {
    %11 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %12 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %12 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %11 into %arg1[%c0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %10, %4 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After CombineLayoutTransformationPass (iree-codegen-combine-layout-transformation) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[%c0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After ConfigTrackingCanonicalizerPass (iree-codegen-config-tracking-canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After FuseTensorPadWithConsumerPass (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After ConcretizePadResultShapePass (iree-codegen-concretize-pad-result-shape) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After PropagateDispatchSizeBoundsPass (iree-codegen-propagate-dispatch-size-bounds) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After LLVMCPUTileAndFuseProducerConsumerPass (iree-llvmcpu-tile-and-fuse-producer-consumer) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After FuseTensorPadWithConsumerPass (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After ConcretizePadResultShapePass (iree-codegen-concretize-pad-result-shape) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After LLVMCPUTileAndFuseProducerConsumerPass (iree-llvmcpu-tile-and-fuse-producer-consumer) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After FuseTensorPadWithConsumerPass (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After ConcretizePadResultShapePass (iree-codegen-concretize-pad-result-shape) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After ForallToForPass (iree-codegen-forall-to-for) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After TensorToVectorVectorizePadPass (iree-codegen-vectorize-tensor-pad) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%5 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %8 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
    linalg.yield %8 : i32
  } -> tensor<16xi32>
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<16xi32>, tensor<16xi32>) outs(%arg1 : tensor<16xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_0 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<16xi32>
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After LLVMCPUTileToVectorSizePass (iree-llvmcpu-tile-to-vector-size) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_1 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_1 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After GenericVectorizationPass (iree-codegen-generic-vectorization) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_1 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_1 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After OptimizeTensorInsertExtractSlicesPass (iree-codegen-optimize-tensor-insert-extract-slices) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After LLVMCPUVerifyVectorSizeLegalityPass (iree-llvmcpu-verify-vector-size-legality) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = tensor.empty() : tensor<16xi32>
  %6 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %5) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %9 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %8 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %7 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %8 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %10 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %9 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %8 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %7, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After EliminateEmptyTensorsPass (iree-eliminate-empty-tensors) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = iree_codegen.load_from_buffer %2 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %6 = tensor.empty() : tensor<16xi32>
  %7 = tensor.empty() : tensor<16xi32>
  %8 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %7) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %11 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %11 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %10 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %9 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %10 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %11 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %12 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %12 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %11 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %10 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %9, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After EmptyTensorToAllocTensorPass (empty-tensor-to-alloc-tensor) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c4 = arith.constant 4 : index
  %c16 = arith.constant 16 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = iree_codegen.load_from_buffer %0 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %4 = iree_codegen.load_from_buffer %1 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %5 = iree_codegen.load_from_buffer %2 : memref<16xi32, #hal.descriptor_type<storage_buffer>> -> tensor<16xi32>
  %6 = bufferization.alloc_tensor() : tensor<16xi32>
  %7 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %6) -> (tensor<16xi32>) {
    %extracted_slice = tensor.extract_slice %3[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_0 = tensor.extract_slice %arg1[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %extracted_slice_1 = tensor.extract_slice %4[%arg0] [4] [1] : tensor<16xi32> to tensor<4xi32>
    %9 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
      linalg.yield %10 : i32
    } -> tensor<4xi32>
    %inserted_slice = tensor.insert_slice %9 into %arg1[%arg0] [4] [1] : tensor<4xi32> into tensor<16xi32>
    scf.yield %inserted_slice : tensor<16xi32>
  }
  %8 = scf.forall (%arg0) = (0) to (16) step (16) shared_outs(%arg1 = %5) -> (tensor<16xi32>) {
    %9 = scf.for %arg2 = %c0 to %c16 step %c4 iter_args(%arg3 = %arg1) -> (tensor<16xi32>) {
      %extracted_slice = tensor.extract_slice %3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_0 = tensor.extract_slice %arg3[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %extracted_slice_1 = tensor.extract_slice %4[%arg2] [4] [1] : tensor<16xi32> to tensor<4xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_1 : tensor<4xi32>, tensor<4xi32>) outs(%extracted_slice_0 : tensor<4xi32>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_2 : (i32, i32) -> i32
        linalg.yield %11 : i32
      } -> tensor<4xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg3[%arg2] [4] [1] : tensor<4xi32> into tensor<16xi32>
      scf.yield %inserted_slice : tensor<16xi32>
    }
    scf.forall.in_parallel {
      tensor.parallel_insert_slice %9 into %arg1[0] [16] [1] : tensor<16xi32> into tensor<16xi32>
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  iree_codegen.store_to_buffer %8, %2 : tensor<16xi32> into memref<16xi32, #hal.descriptor_type<storage_buffer>>
  return
}

// -----// IR Dump After IREEComprehensiveBufferizePass (iree-codegen-iree-comprehensive-bufferize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %alloca) -> (memref<16xi32>) {
    %subview = memref.subview %0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %1[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_1 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_0 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_3: i32, %out: i32):
      %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_3 : (i32, i32) -> i32
      linalg.yield %4 : i32
    }
    %subview_2 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_0 : memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
    scf.yield %arg1 : memref<16xi32>
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    %4 = scf.for %arg1 = %c0 to %c16 step %c4 iter_args(%arg2 = %2) -> (memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
      %subview_0 = memref.subview %0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_0, %subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_1 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %5 : i32
      }
      %subview_3 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_1 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
      scf.yield %arg2 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
    }
    %subview = memref.subview %2[0] [16] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%subview : memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%2 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%2 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
  ^bb0(%in: i32, %out: i32):
    linalg.yield %in : i32
  }
  return
}

// -----// IR Dump After IREEInjectAssumeAlignmentPass (iree-codegen-inject-assume-alignment) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %alloca) -> (memref<16xi32>) {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_5: i32, %out: i32):
      %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
      linalg.yield %4 : i32
    }
    %subview_4 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) outs(%subview_4 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
    scf.yield %arg1 : memref<16xi32>
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    %4 = scf.for %arg1 = %c0 to %c16 step %c4 iter_args(%arg2 = %assume_align_1) -> (memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
      %subview_2 = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_4 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_6: i32, %out: i32):
        %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_6 : (i32, i32) -> i32
        linalg.yield %5 : i32
      }
      %subview_5 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_5 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
      scf.yield %arg2 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
    }
    %subview = memref.subview %assume_align_1[0] [16] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%subview : memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%assume_align_1 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%assume_align_1 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
  ^bb0(%in: i32, %out: i32):
    linalg.yield %in : i32
  }
  return
}

// -----// IR Dump After ResolveShapedTypeResultDimsPass (resolve-shaped-type-result-dims) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %3 = scf.for %arg0 = %c0 to %c16 step %c4 iter_args(%arg1 = %alloca) -> (memref<16xi32>) {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_5: i32, %out: i32):
      %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
      linalg.yield %4 : i32
    }
    %subview_4 = memref.subview %arg1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) outs(%subview_4 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
    scf.yield %arg1 : memref<16xi32>
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    %4 = scf.for %arg1 = %c0 to %c16 step %c4 iter_args(%arg2 = %assume_align_1) -> (memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
      %subview_2 = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_4 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_6: i32, %out: i32):
        %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_6 : (i32, i32) -> i32
        linalg.yield %5 : i32
      }
      %subview_5 = memref.subview %arg2[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_5 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
      scf.yield %arg2 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
    }
    %subview = memref.subview %assume_align_1[0] [16] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%subview : memref<16xi32, strided<[1]>, #hal.descriptor_type<storage_buffer>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%assume_align_1 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) outs(%assume_align_1 : memref<16xi32, #hal.descriptor_type<storage_buffer>>) {
  ^bb0(%in: i32, %out: i32):
    linalg.yield %in : i32
  }
  return
}

// -----// IR Dump After IREECodegenCanonicalizerPass (iree-codegen-canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_5: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
    %subview_4 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) outs(%subview_4 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_5: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
      %subview_4 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After IREECodegenCanonicalizerPass (iree-codegen-canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After CleanupBufferAllocViewPass (iree-codegen-cleanup-buffer-alloc-view) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After PropagateDispatchSizeBoundsPass (iree-codegen-propagate-dispatch-size-bounds) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After RemoveSingleIterationLoopPass (iree-codegen-remove-single-iteration-loop) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After DropVectorUnitDimsPass (iree-codegen-drop-vector-unit-dims) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After LLVMCPUVirtualVectorLoweringPass (iree-llvmcpu-virtual-vector-lowering) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After VectorTransferLoweringPass (iree-codegen-vector-transfer-lowering) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After LLVMCPUVectorTransposeLoweringPass (iree-llvmcpu-vector-transpose-lowering) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After LLVMCPUVectorShapeCastLoweringPass (iree-llvmcpu-vector-shape-cast-lowering) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After LLVMCPULowerExecutableTargetPass (iree-llvmcpu-lower-executable-target) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After VerifyWorkgroupDistributionPass (iree-codegen-verify-workgroup-distribution) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() attributes {translation_info = #iree_codegen.translation_info<pipeline = CPUDoubleTilingExpert>} {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.forall (%arg0) = (0) to (16) step (16) {
    scf.for %arg1 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %assume_align_1[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_3 = memref.subview %assume_align_0[%arg1] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) attrs =  {lowering_config = #iree_cpu.lowering_config<distribution = [16], vector_common_parallel = [4]>} {
      ^bb0(%in: i32, %in_4: i32, %out: i32):
        %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
        linalg.yield %3 : i32
      }
    }
  } {mapping = [#iree_codegen.workgroup_mapping<x>]}
  return
}

// -----// IR Dump After ReconcileTranslationInfoPass (iree-codegen-reconcile-translation-info) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %c1 = arith.constant 1 : index
    %c1_0 = arith.constant 1 : index
    %c1_1 = arith.constant 1 : index
    hal.return %c1, %c1_0, %c1_1 : index, index, index
  } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32() {
      %c0 = arith.constant 0 : index
      %c16 = arith.constant 16 : index
      %c4 = arith.constant 4 : index
      %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
      %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
        %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
        ^bb0(%in: i32, %in_4: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      %workgroup_id_x = hal.interface.workgroup.id[0] : index
      %workgroup_count_x = hal.interface.workgroup.count[0] : index
      %3 = affine.apply affine_map<()[s0] -> (s0 * 16)>()[%workgroup_id_x]
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
        ^bb0(%in: i32, %in_4: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      return
    }
  }
}

// -----// IR Dump After LowerAffinePass (lower-affine) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %c1 = arith.constant 1 : index
    %c1_0 = arith.constant 1 : index
    %c1_1 = arith.constant 1 : index
    hal.return %c1, %c1_0, %c1_1 : index, index, index
  } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32() {
      %c0 = arith.constant 0 : index
      %c16 = arith.constant 16 : index
      %c4 = arith.constant 4 : index
      %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
      %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
        %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
        ^bb0(%in: i32, %in_5: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      %workgroup_id_x = hal.interface.workgroup.id[0] : index
      %workgroup_count_x = hal.interface.workgroup.count[0] : index
      %c16_2 = arith.constant 16 : index
      %3 = arith.muli %workgroup_id_x, %c16_2 overflow<nsw> : index
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
        ^bb0(%in: i32, %in_5: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      return
    }
  }
}

// -----// IR Dump After DropCompilerHintsPass (iree-util-drop-compiler-hints) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %c1 = arith.constant 1 : index
    %c1_0 = arith.constant 1 : index
    %c1_1 = arith.constant 1 : index
    hal.return %c1, %c1_0, %c1_1 : index, index, index
  } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module {
    func.func @forward_dispatch_0_elementwise_16_i32() {
      %c0 = arith.constant 0 : index
      %c16 = arith.constant 16 : index
      %c4 = arith.constant 4 : index
      %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
      %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align = memref.assume_alignment %0, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32, #hal.descriptor_type<storage_buffer>>
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
        %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
        ^bb0(%in: i32, %in_5: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      %workgroup_id_x = hal.interface.workgroup.id[0] : index
      %workgroup_count_x = hal.interface.workgroup.count[0] : index
      %c16_2 = arith.constant 16 : index
      %3 = arith.muli %workgroup_id_x, %c16_2 overflow<nsw> : index
      scf.for %arg0 = %c0 to %c16 step %c4 {
        %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_3 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32, #hal.descriptor_type<storage_buffer>> to memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
        ^bb0(%in: i32, %in_5: i32, %out: i32):
          %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
          linalg.yield %4 : i32
        }
      }
      return
    }
  }
}

// -----// IR Dump After EraseHALDescriptorTypeFromMemRefPass (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_5: i32, %out: i32):
      %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
      linalg.yield %4 : i32
    }
  }
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %c16_2 = arith.constant 16 : index
  %3 = arith.muli %workgroup_id_x, %c16_2 overflow<nsw> : index
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_5: i32, %out: i32):
      %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
      linalg.yield %4 : i32
    }
  }
  return
}

// -----// IR Dump After LowerUKernelOpsToCallsPass (iree-codegen-lower-ukernel-ops-to-calls) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() {
    %c0 = arith.constant 0 : index
    %c16 = arith.constant 16 : index
    %c4 = arith.constant 4 : index
    %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
    %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
    %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
    %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
    scf.for %arg0 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_3 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
      ^bb0(%in: i32, %in_5: i32, %out: i32):
        %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
        linalg.yield %4 : i32
      }
    }
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %c16_2 = arith.constant 16 : index
    %3 = arith.muli %workgroup_id_x, %c16_2 overflow<nsw> : index
    scf.for %arg0 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_3 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_4 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_4 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_3 : memref<4xi32, strided<[1], offset: ?>>) {
      ^bb0(%in: i32, %in_5: i32, %out: i32):
        %4 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_5 : (i32, i32) -> i32
        linalg.yield %4 : i32
      }
    }
    return
  }
}

// -----// IR Dump After LinalgExtToLoopsPass (iree-linalg-ext-to-loops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  return
}

// -----// IR Dump After MemrefCopyToLinalgPass (iree-codegen-memrefcopy-to-linalg) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview, %subview_3 : memref<4xi32, strided<[1], offset: ?>>, memref<4xi32, strided<[1], offset: ?>>) outs(%subview_2 : memref<4xi32, strided<[1], offset: ?>>) {
    ^bb0(%in: i32, %in_4: i32, %out: i32):
      %3 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %in, %in_4 : (i32, i32) -> i32
      linalg.yield %3 : i32
    }
  }
  return
}

// -----// IR Dump After ConvertLinalgToLoopsPass (convert-linalg-to-loops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After ConvertBf16ArithToF32Pass (iree-convert-bf16-arith-to-f32) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After ConvertBf16ToUInt16BuffersPass (iree-codegen-convert-bf16-to-uint16-buffers) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After IREEBufferizeConstantsPass (iree-codegen-iree-bufferize-constants) //----- //
module {
  func.func @forward_dispatch_0_elementwise_16_i32() {
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c16 = arith.constant 16 : index
    %c4 = arith.constant 4 : index
    %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
    %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
    %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
    %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
    %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
    %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
    %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
    scf.for %arg0 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      scf.for %arg1 = %c0 to %c4 step %c1 {
        %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
        %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
        %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
        memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      }
    }
    scf.for %arg0 = %c0 to %c16 step %c4 {
      %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
      scf.for %arg1 = %c0 to %c4 step %c1 {
        %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
        %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
        %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
        memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      }
    }
    return
  }
}

// -----// IR Dump After FoldTensorExtractOpPass (iree-codegen-fold-tensor-extract-op) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After ConvertComplexToStandardPass (convert-complex-to-standard) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After MathTransformPass (iree-codegen-math-transform) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After HoistStaticallyBoundAllocationsPass (iree-codegen-hoist-statically-bound-allocations) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After VectorTransferLoweringPass (iree-codegen-vector-transfer-lowering) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %alloca[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    %subview = memref.subview %assume_align[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_2 = memref.subview %assume_align_1[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    %subview_3 = memref.subview %assume_align_0[%arg0] [4] [1] : memref<16xi32> to memref<4xi32, strided<[1], offset: ?>>
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = memref.load %subview[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %4 = memref.load %subview_3[%arg1] : memref<4xi32, strided<[1], offset: ?>>
      %5 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %3, %4 : (i32, i32) -> i32
      memref.store %5, %subview_2[%arg1] : memref<4xi32, strided<[1], offset: ?>>
    }
  }
  return
}

// -----// IR Dump After FoldMemRefAliasOpsPass (fold-memref-alias-ops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %alloca[%8] : memref<16xi32>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %assume_align_1[%8] : memref<16xi32>
    }
  }
  return
}

// -----// IR Dump After IREEExpandStridedMetadataPass (iree-codegen-expand-strided-metadata) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %alloca[%8] : memref<16xi32>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %assume_align_1[%8] : memref<16xi32>
    }
  }
  return
}

// -----// IR Dump After CleanupBufferAllocViewPass (iree-codegen-cleanup-buffer-alloc-view) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %alloca[%8] : memref<16xi32>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %assume_align_1[%8] : memref<16xi32>
    }
  }
  return
}

// -----// IR Dump After LLVMCPUCheckIRBeforeLLVMConversionPass (iree-llvmcpu-check-ir-before-llvm-conversion) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %alloca[%8] : memref<16xi32>
    }
  }
  scf.for %arg0 = %c0 to %c16 step %c4 {
    scf.for %arg1 = %c0 to %c4 step %c1 {
      %3 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %4 = memref.load %assume_align[%3] : memref<16xi32>
      %5 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      %6 = memref.load %assume_align_0[%5] : memref<16xi32>
      %7 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %4, %6 : (i32, i32) -> i32
      %8 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%arg0, %arg1]
      memref.store %7, %assume_align_1[%8] : memref<16xi32>
    }
  }
  return
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %alloca = memref.alloca() {alignment = 64 : i64} : memref<16xi32>
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb5
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2, ^bb6
^bb2:  // pred: ^bb1
  cf.br ^bb3(%c0 : index)
^bb3(%5: index):  // 2 preds: ^bb2, ^bb4
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb4, ^bb5
^bb4:  // pred: ^bb3
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %10 = memref.load %assume_align_0[%9] : memref<16xi32>
  %11 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %10 : (i32, i32) -> i32
  %12 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  memref.store %11, %alloca[%12] : memref<16xi32>
  %13 = arith.addi %5, %c1 : index
  cf.br ^bb3(%13 : index)
^bb5:  // pred: ^bb3
  %14 = arith.addi %3, %c4 : index
  cf.br ^bb1(%14 : index)
^bb6:  // pred: ^bb1
  cf.br ^bb7(%c0 : index)
^bb7(%15: index):  // 2 preds: ^bb6, ^bb11
  %16 = arith.cmpi slt, %15, %c16 : index
  cf.cond_br %16, ^bb8, ^bb12
^bb8:  // pred: ^bb7
  cf.br ^bb9(%c0 : index)
^bb9(%17: index):  // 2 preds: ^bb8, ^bb10
  %18 = arith.cmpi slt, %17, %c4 : index
  cf.cond_br %18, ^bb10, ^bb11
^bb10:  // pred: ^bb9
  %19 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%15, %17]
  %20 = memref.load %assume_align[%19] : memref<16xi32>
  %21 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%15, %17]
  %22 = memref.load %assume_align_0[%21] : memref<16xi32>
  %23 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %20, %22 : (i32, i32) -> i32
  %24 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%15, %17]
  memref.store %23, %assume_align_1[%24] : memref<16xi32>
  %25 = arith.addi %17, %c1 : index
  cf.br ^bb9(%25 : index)
^bb11:  // pred: ^bb9
  %26 = arith.addi %15, %c4 : index
  cf.br ^bb7(%26 : index)
^bb12:  // pred: ^bb7
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %10 = memref.load %assume_align_0[%9] : memref<16xi32>
  %11 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %10 : (i32, i32) -> i32
  %12 = arith.addi %5, %c1 : index
  cf.br ^bb2(%12 : index)
^bb4:  // pred: ^bb2
  %13 = arith.addi %3, %c4 : index
  cf.br ^bb1(%13 : index)
^bb5(%14: index):  // 2 preds: ^bb1, ^bb8
  %15 = arith.cmpi slt, %14, %c16 : index
  cf.cond_br %15, ^bb6(%c0 : index), ^bb9
^bb6(%16: index):  // 2 preds: ^bb5, ^bb7
  %17 = arith.cmpi slt, %16, %c4 : index
  cf.cond_br %17, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %18 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%14, %16]
  %19 = memref.load %assume_align[%18] : memref<16xi32>
  %20 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%14, %16]
  %21 = memref.load %assume_align_0[%20] : memref<16xi32>
  %22 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %19, %21 : (i32, i32) -> i32
  %23 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%14, %16]
  memref.store %22, %assume_align_1[%23] : memref<16xi32>
  %24 = arith.addi %16, %c1 : index
  cf.br ^bb6(%24 : index)
^bb8:  // pred: ^bb6
  %25 = arith.addi %14, %c4 : index
  cf.br ^bb5(%25 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After FoldMemRefAliasOpsPass (fold-memref-alias-ops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After AffineExpandIndexOps (affine-expand-index-ops) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After ArithExpandOpsPass (arith-expand) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After EmulateNarrowTypePass (iree-codegen-emulate-narrow-type) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After CSE (cse) //----- //
func.func @forward_dispatch_0_elementwise_16_i32() {
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c16 = arith.constant 16 : index
  %c4 = arith.constant 4 : index
  %0 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align = memref.assume_alignment %0, 64 : memref<16xi32>
  %1 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : memref<16xi32>
  %assume_align_0 = memref.assume_alignment %1, 64 : memref<16xi32>
  %2 = hal.interface.binding.subspan layout(<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<16xi32>
  %assume_align_1 = memref.assume_alignment %2, 64 : memref<16xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb4
  %4 = arith.cmpi slt, %3, %c16 : index
  cf.cond_br %4, ^bb2(%c0 : index), ^bb5(%c0 : index)
^bb2(%5: index):  // 2 preds: ^bb1, ^bb3
  %6 = arith.cmpi slt, %5, %c4 : index
  cf.cond_br %6, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %7 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%3, %5]
  %8 = memref.load %assume_align[%7] : memref<16xi32>
  %9 = memref.load %assume_align_0[%7] : memref<16xi32>
  %10 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %8, %9 : (i32, i32) -> i32
  %11 = arith.addi %5, %c1 : index
  cf.br ^bb2(%11 : index)
^bb4:  // pred: ^bb2
  %12 = arith.addi %3, %c4 : index
  cf.br ^bb1(%12 : index)
^bb5(%13: index):  // 2 preds: ^bb1, ^bb8
  %14 = arith.cmpi slt, %13, %c16 : index
  cf.cond_br %14, ^bb6(%c0 : index), ^bb9
^bb6(%15: index):  // 2 preds: ^bb5, ^bb7
  %16 = arith.cmpi slt, %15, %c4 : index
  cf.cond_br %16, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %17 = affine.apply affine_map<()[s0, s1] -> (s0 + s1)>()[%13, %15]
  %18 = memref.load %assume_align[%17] : memref<16xi32>
  %19 = memref.load %assume_align_0[%17] : memref<16xi32>
  %20 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %18, %19 : (i32, i32) -> i32
  memref.store %20, %assume_align_1[%17] : memref<16xi32>
  %21 = arith.addi %15, %c1 : index
  cf.br ^bb6(%21 : index)
^bb8:  // pred: ^bb6
  %22 = arith.addi %13, %c4 : index
  cf.br ^bb5(%22 : index)
^bb9:  // pred: ^bb5
  return
}

// -----// IR Dump After ConvertToLLVMPass (iree-convert-to-llvm) //----- //
module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
  llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(64 : index) : i64
    %2 = llvm.mlir.constant(true) : i1
    %3 = llvm.mlir.constant(1 : index) : i64
    %4 = llvm.mlir.constant(0 : index) : i64
    %5 = llvm.mlir.constant(16 : index) : i64
    %6 = llvm.mlir.constant(4 : index) : i64
    %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
    %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
    llvm.br ^bb1(%4 : i64)
  ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
    %19 = llvm.icmp "slt" %18, %5 : i64
    llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
  ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
    %21 = llvm.icmp "slt" %20, %6 : i64
    llvm.cond_br %21, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %22 = llvm.add %18, %20 : i64
    %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %24 = llvm.load %23 : !llvm.ptr -> i32
    %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %26 = llvm.load %25 : !llvm.ptr -> i32
    %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
    %28 = llvm.add %20, %3 : i64
    llvm.br ^bb2(%28 : i64)
  ^bb4:  // pred: ^bb2
    %29 = llvm.add %18, %6 : i64
    llvm.br ^bb1(%29 : i64)
  ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
    %31 = llvm.icmp "slt" %30, %5 : i64
    llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
  ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
    %33 = llvm.icmp "slt" %32, %6 : i64
    llvm.cond_br %33, ^bb7, ^bb8
  ^bb7:  // pred: ^bb6
    %34 = llvm.add %30, %32 : i64
    %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %36 = llvm.load %35 : !llvm.ptr -> i32
    %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %38 = llvm.load %37 : !llvm.ptr -> i32
    %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
    %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.store %39, %40 : i32, !llvm.ptr
    %41 = llvm.add %32, %3 : i64
    llvm.br ^bb6(%41 : i64)
  ^bb8:  // pred: ^bb6
    %42 = llvm.add %30, %6 : i64
    llvm.br ^bb5(%42 : i64)
  ^bb9:  // pred: ^bb5
    llvm.return %0 : i32
  }
}

// -----// IR Dump After ReconcileUnrealizedCastsPass (reconcile-unrealized-casts) //----- //
module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
  llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(64 : index) : i64
    %2 = llvm.mlir.constant(true) : i1
    %3 = llvm.mlir.constant(1 : index) : i64
    %4 = llvm.mlir.constant(0 : index) : i64
    %5 = llvm.mlir.constant(16 : index) : i64
    %6 = llvm.mlir.constant(4 : index) : i64
    %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
    %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
    llvm.br ^bb1(%4 : i64)
  ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
    %19 = llvm.icmp "slt" %18, %5 : i64
    llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
  ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
    %21 = llvm.icmp "slt" %20, %6 : i64
    llvm.cond_br %21, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %22 = llvm.add %18, %20 : i64
    %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %24 = llvm.load %23 : !llvm.ptr -> i32
    %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %26 = llvm.load %25 : !llvm.ptr -> i32
    %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
    %28 = llvm.add %20, %3 : i64
    llvm.br ^bb2(%28 : i64)
  ^bb4:  // pred: ^bb2
    %29 = llvm.add %18, %6 : i64
    llvm.br ^bb1(%29 : i64)
  ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
    %31 = llvm.icmp "slt" %30, %5 : i64
    llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
  ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
    %33 = llvm.icmp "slt" %32, %6 : i64
    llvm.cond_br %33, ^bb7, ^bb8
  ^bb7:  // pred: ^bb6
    %34 = llvm.add %30, %32 : i64
    %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %36 = llvm.load %35 : !llvm.ptr -> i32
    %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %38 = llvm.load %37 : !llvm.ptr -> i32
    %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
    %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.store %39, %40 : i32, !llvm.ptr
    %41 = llvm.add %32, %3 : i64
    llvm.br ^bb6(%41 : i64)
  ^bb8:  // pred: ^bb6
    %42 = llvm.add %30, %6 : i64
    llvm.br ^bb5(%42 : i64)
  ^bb9:  // pred: ^bb5
    llvm.return %0 : i32
  }
}

// -----// IR Dump After LLVMCPUSynchronizeSymbolVisibilityPass (iree-llvmcpu-synchronize-symbol-visibility) //----- //
module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
  llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(64 : index) : i64
    %2 = llvm.mlir.constant(true) : i1
    %3 = llvm.mlir.constant(1 : index) : i64
    %4 = llvm.mlir.constant(0 : index) : i64
    %5 = llvm.mlir.constant(16 : index) : i64
    %6 = llvm.mlir.constant(4 : index) : i64
    %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
    %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
    llvm.br ^bb1(%4 : i64)
  ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
    %19 = llvm.icmp "slt" %18, %5 : i64
    llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
  ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
    %21 = llvm.icmp "slt" %20, %6 : i64
    llvm.cond_br %21, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %22 = llvm.add %18, %20 : i64
    %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %24 = llvm.load %23 : !llvm.ptr -> i32
    %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %26 = llvm.load %25 : !llvm.ptr -> i32
    %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
    %28 = llvm.add %20, %3 : i64
    llvm.br ^bb2(%28 : i64)
  ^bb4:  // pred: ^bb2
    %29 = llvm.add %18, %6 : i64
    llvm.br ^bb1(%29 : i64)
  ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
    %31 = llvm.icmp "slt" %30, %5 : i64
    llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
  ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
    %33 = llvm.icmp "slt" %32, %6 : i64
    llvm.cond_br %33, ^bb7, ^bb8
  ^bb7:  // pred: ^bb6
    %34 = llvm.add %30, %32 : i64
    %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %36 = llvm.load %35 : !llvm.ptr -> i32
    %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %38 = llvm.load %37 : !llvm.ptr -> i32
    %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
    %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.store %39, %40 : i32, !llvm.ptr
    %41 = llvm.add %32, %3 : i64
    llvm.br ^bb6(%41 : i64)
  ^bb8:  // pred: ^bb6
    %42 = llvm.add %30, %6 : i64
    llvm.br ^bb5(%42 : i64)
  ^bb9:  // pred: ^bb5
    llvm.return %0 : i32
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
  llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(64 : index) : i64
    %2 = llvm.mlir.constant(true) : i1
    %3 = llvm.mlir.constant(1 : index) : i64
    %4 = llvm.mlir.constant(0 : index) : i64
    %5 = llvm.mlir.constant(16 : index) : i64
    %6 = llvm.mlir.constant(4 : index) : i64
    %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
    %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
    llvm.br ^bb1(%4 : i64)
  ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
    %19 = llvm.icmp "slt" %18, %5 : i64
    llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
  ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
    %21 = llvm.icmp "slt" %20, %6 : i64
    llvm.cond_br %21, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %22 = llvm.add %18, %20 : i64
    %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %24 = llvm.load %23 : !llvm.ptr -> i32
    %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %26 = llvm.load %25 : !llvm.ptr -> i32
    %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
    %28 = llvm.add %20, %3 : i64
    llvm.br ^bb2(%28 : i64)
  ^bb4:  // pred: ^bb2
    %29 = llvm.add %18, %6 : i64
    llvm.br ^bb1(%29 : i64)
  ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
    %31 = llvm.icmp "slt" %30, %5 : i64
    llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
  ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
    %33 = llvm.icmp "slt" %32, %6 : i64
    llvm.cond_br %33, ^bb7, ^bb8
  ^bb7:  // pred: ^bb6
    %34 = llvm.add %30, %32 : i64
    %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %36 = llvm.load %35 : !llvm.ptr -> i32
    %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %38 = llvm.load %37 : !llvm.ptr -> i32
    %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
    %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.store %39, %40 : i32, !llvm.ptr
    %41 = llvm.add %32, %3 : i64
    llvm.br ^bb6(%41 : i64)
  ^bb8:  // pred: ^bb6
    %42 = llvm.add %30, %6 : i64
    llvm.br ^bb5(%42 : i64)
  ^bb9:  // pred: ^bb5
    llvm.return %0 : i32
  }
}

// -----// IR Dump After CSE (cse) //----- //
module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
  llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(64 : index) : i64
    %2 = llvm.mlir.constant(true) : i1
    %3 = llvm.mlir.constant(1 : index) : i64
    %4 = llvm.mlir.constant(0 : index) : i64
    %5 = llvm.mlir.constant(16 : index) : i64
    %6 = llvm.mlir.constant(4 : index) : i64
    %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
    %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
    llvm.br ^bb1(%4 : i64)
  ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
    %19 = llvm.icmp "slt" %18, %5 : i64
    llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
  ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
    %21 = llvm.icmp "slt" %20, %6 : i64
    llvm.cond_br %21, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %22 = llvm.add %18, %20 : i64
    %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %24 = llvm.load %23 : !llvm.ptr -> i32
    %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %26 = llvm.load %25 : !llvm.ptr -> i32
    %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
    %28 = llvm.add %20, %3 : i64
    llvm.br ^bb2(%28 : i64)
  ^bb4:  // pred: ^bb2
    %29 = llvm.add %18, %6 : i64
    llvm.br ^bb1(%29 : i64)
  ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
    %31 = llvm.icmp "slt" %30, %5 : i64
    llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
  ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
    %33 = llvm.icmp "slt" %32, %6 : i64
    llvm.cond_br %33, ^bb7, ^bb8
  ^bb7:  // pred: ^bb6
    %34 = llvm.add %30, %32 : i64
    %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %36 = llvm.load %35 : !llvm.ptr -> i32
    %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %38 = llvm.load %37 : !llvm.ptr -> i32
    %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
    %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.store %39, %40 : i32, !llvm.ptr
    %41 = llvm.add %32, %3 : i64
    llvm.br ^bb6(%41 : i64)
  ^bb8:  // pred: ^bb6
    %42 = llvm.add %30, %6 : i64
    llvm.br ^bb5(%42 : i64)
  ^bb9:  // pred: ^bb5
    llvm.return %0 : i32
  }
}

// -----// IR Dump After AddFastMathFlagsPass (iree-codegen-add-fast-math-flags) //----- //
llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
  %0 = llvm.mlir.constant(0 : i32) : i32
  %1 = llvm.mlir.constant(64 : index) : i64
  %2 = llvm.mlir.constant(true) : i1
  %3 = llvm.mlir.constant(1 : index) : i64
  %4 = llvm.mlir.constant(0 : index) : i64
  %5 = llvm.mlir.constant(16 : index) : i64
  %6 = llvm.mlir.constant(4 : index) : i64
  %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
  llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
  %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
  %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
  llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
  %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
  %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
  llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
  llvm.br ^bb1(%4 : i64)
^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
  %19 = llvm.icmp "slt" %18, %5 : i64
  llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
  %21 = llvm.icmp "slt" %20, %6 : i64
  llvm.cond_br %21, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %22 = llvm.add %18, %20 : i64
  %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %24 = llvm.load %23 : !llvm.ptr -> i32
  %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %26 = llvm.load %25 : !llvm.ptr -> i32
  %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
  %28 = llvm.add %20, %3 : i64
  llvm.br ^bb2(%28 : i64)
^bb4:  // pred: ^bb2
  %29 = llvm.add %18, %6 : i64
  llvm.br ^bb1(%29 : i64)
^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
  %31 = llvm.icmp "slt" %30, %5 : i64
  llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
  %33 = llvm.icmp "slt" %32, %6 : i64
  llvm.cond_br %33, ^bb7, ^bb8
^bb7:  // pred: ^bb6
  %34 = llvm.add %30, %32 : i64
  %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %36 = llvm.load %35 : !llvm.ptr -> i32
  %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %38 = llvm.load %37 : !llvm.ptr -> i32
  %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
  %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  llvm.store %39, %40 : i32, !llvm.ptr
  %41 = llvm.add %32, %3 : i64
  llvm.br ^bb6(%41 : i64)
^bb8:  // pred: ^bb6
  %42 = llvm.add %30, %6 : i64
  llvm.br ^bb5(%42 : i64)
^bb9:  // pred: ^bb5
  llvm.return %0 : i32
}

// -----// IR Dump After TranslateTargetExecutableVariantsPass (iree-hal-translate-target-executable-variants) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
    %c1 = arith.constant 1 : index
    %c1_0 = arith.constant 1 : index
    %c1_1 = arith.constant 1 : index
    hal.return %c1, %c1_0, %c1_1 : index, index, index
  } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
    llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(64 : index) : i64
      %2 = llvm.mlir.constant(true) : i1
      %3 = llvm.mlir.constant(1 : index) : i64
      %4 = llvm.mlir.constant(0 : index) : i64
      %5 = llvm.mlir.constant(16 : index) : i64
      %6 = llvm.mlir.constant(4 : index) : i64
      %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
      %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
      llvm.br ^bb1(%4 : i64)
    ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
      %19 = llvm.icmp "slt" %18, %5 : i64
      llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
    ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
      %21 = llvm.icmp "slt" %20, %6 : i64
      llvm.cond_br %21, ^bb3, ^bb4
    ^bb3:  // pred: ^bb2
      %22 = llvm.add %18, %20 : i64
      %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %24 = llvm.load %23 : !llvm.ptr -> i32
      %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %26 = llvm.load %25 : !llvm.ptr -> i32
      %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
      %28 = llvm.add %20, %3 : i64
      llvm.br ^bb2(%28 : i64)
    ^bb4:  // pred: ^bb2
      %29 = llvm.add %18, %6 : i64
      llvm.br ^bb1(%29 : i64)
    ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
      %31 = llvm.icmp "slt" %30, %5 : i64
      llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
    ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
      %33 = llvm.icmp "slt" %32, %6 : i64
      llvm.cond_br %33, ^bb7, ^bb8
    ^bb7:  // pred: ^bb6
      %34 = llvm.add %30, %32 : i64
      %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %36 = llvm.load %35 : !llvm.ptr -> i32
      %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %38 = llvm.load %37 : !llvm.ptr -> i32
      %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
      %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.store %39, %40 : i32, !llvm.ptr
      %41 = llvm.add %32, %3 : i64
      llvm.br ^bb6(%41 : i64)
    ^bb8:  // pred: ^bb6
      %42 = llvm.add %30, %6 : i64
      llvm.br ^bb5(%42 : i64)
    ^bb9:  // pred: ^bb5
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump After TranslateAllExecutablesPass (iree-hal-translate-all-executables) //----- //
hal.executable private @forward_dispatch_0 {
  hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
    hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) count(%arg0: !hal.device) -> (index, index, index) {
      %c1 = arith.constant 1 : index
      %c1_0 = arith.constant 1 : index
      %c1_1 = arith.constant 1 : index
      hal.return %c1, %c1_0, %c1_1 : index, index, index
    } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
    builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
      llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
        %0 = llvm.mlir.constant(0 : i32) : i32
        %1 = llvm.mlir.constant(64 : index) : i64
        %2 = llvm.mlir.constant(true) : i1
        %3 = llvm.mlir.constant(1 : index) : i64
        %4 = llvm.mlir.constant(0 : index) : i64
        %5 = llvm.mlir.constant(16 : index) : i64
        %6 = llvm.mlir.constant(4 : index) : i64
        %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
        %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
        %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
        llvm.br ^bb1(%4 : i64)
      ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
        %19 = llvm.icmp "slt" %18, %5 : i64
        llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
      ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
        %21 = llvm.icmp "slt" %20, %6 : i64
        llvm.cond_br %21, ^bb3, ^bb4
      ^bb3:  // pred: ^bb2
        %22 = llvm.add %18, %20 : i64
        %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %24 = llvm.load %23 : !llvm.ptr -> i32
        %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %26 = llvm.load %25 : !llvm.ptr -> i32
        %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
        %28 = llvm.add %20, %3 : i64
        llvm.br ^bb2(%28 : i64)
      ^bb4:  // pred: ^bb2
        %29 = llvm.add %18, %6 : i64
        llvm.br ^bb1(%29 : i64)
      ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
        %31 = llvm.icmp "slt" %30, %5 : i64
        llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
      ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
        %33 = llvm.icmp "slt" %32, %6 : i64
        llvm.cond_br %33, ^bb7, ^bb8
      ^bb7:  // pred: ^bb6
        %34 = llvm.add %30, %32 : i64
        %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %36 = llvm.load %35 : !llvm.ptr -> i32
        %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %38 = llvm.load %37 : !llvm.ptr -> i32
        %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
        %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        llvm.store %39, %40 : i32, !llvm.ptr
        %41 = llvm.add %32, %3 : i64
        llvm.br ^bb6(%41 : i64)
      ^bb8:  // pred: ^bb6
        %42 = llvm.add %30, %6 : i64
        llvm.br ^bb5(%42 : i64)
      ^bb9:  // pred: ^bb5
        llvm.return %0 : i32
      }
    }
  }
}

// -----// IR Dump After ConvertToHALPass (iree-hal-conversion) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %__device_0_1 = util.global.load immutable @__device_0 : !hal.device
    %allocator_2 = hal.device.allocator<%__device_0_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %__device_0_3 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%__device_0_3 : !hal.device) flags("None") : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %transient_buffer = hal.device.queue.alloca<%__device_0_3 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %__device_0_4 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64_5 = arith.constant -1 : i64
    %c0_6 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %1 = hal.device.memoize<%__device_0_4 : !hal.device> affinity(%c-1_i64_5) -> !hal.command_buffer {
      %c3 = arith.constant 3 : index
      %cmd = hal.command_buffer.create device(%__device_0_4 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64_5) bindings(%c3) : !hal.command_buffer
      %2 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
      %exe = hal.executable.lookup device(%2 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
      %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
      %c1_12 = arith.constant 1 : index
      %c1_13 = arith.constant 1 : index
      %c1_14 = arith.constant 1 : index
      hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1_12, %c1_13, %c1_14]) bindings([
        (%c0_6 : index)[%c0, %c64], 
        (%c1 : index)[%c0, %c64], 
        (%c2 : index)[%c0, %c64]
      ]) flags("None")
      hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
      hal.command_buffer.finalize<%cmd : !hal.command_buffer>
      hal.return %cmd : !hal.command_buffer
    }
    %fence_7 = hal.fence.create device(%__device_0_4 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0_4 : !hal.device> affinity(%c-1_i64_5) wait(%fence) signal(%fence_7) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0_6, %c64], 
      (%buffer_0 : !hal.buffer)[%c0_6, %c64], 
      (%transient_buffer : !hal.buffer)[%c0_6, %c64]
    ]) flags("None")
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence_7]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %dense_row_major_8 = hal.encoding_type<dense_row_major> : i32
    %element_type_i32_9 = hal.element_type<i32> : i32
    %c16_10 = arith.constant 16 : index
    %c0_11 = arith.constant 0 : index
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0_11, %c64] shape([%c16_10]) type(%element_type_i32_9) encoding(%dense_row_major_8) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After OutlineMemoizeRegionsPass (iree-hal-outline-memoize-regions) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c0_0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    cf.br ^bb1
  ^bb1:  // pred: ^bb0
    %c3 = arith.constant 3 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    %exe = hal.executable.lookup device(%0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    %c1_1 = arith.constant 1 : index
    %c1_2 = arith.constant 1 : index
    %c1_3 = arith.constant 1 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1_1, %c1_2, %c1_3]) bindings([
      (%c0 : index)[%c0_0, %c64], 
      (%c1 : index)[%c0_0, %c64], 
      (%c2 : index)[%c0_0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %0 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %1 = scf.if %0 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      %2 = util.null : !hal.command_buffer
      scf.yield %2 : !hal.command_buffer
    }
    util.return %1 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %__device_0_1 = util.global.load immutable @__device_0 : !hal.device
    %allocator_2 = hal.device.allocator<%__device_0_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %__device_0_3 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%__device_0_3 : !hal.device) flags("None") : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %transient_buffer = hal.device.queue.alloca<%__device_0_3 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %__device_0_4 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64_5 = arith.constant -1 : i64
    %c0_6 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %1 = util.call @__forward_memoize_lookup(%__device_0_4, %c-1_i64_5) : (!hal.device, i64) -> !hal.command_buffer
    %fence_7 = hal.fence.create device(%__device_0_4 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0_4 : !hal.device> affinity(%c-1_i64_5) wait(%fence) signal(%fence_7) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0_6, %c64], 
      (%buffer_0 : !hal.buffer)[%c0_6, %c64], 
      (%transient_buffer : !hal.buffer)[%c0_6, %c64]
    ]) flags("None")
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence_7]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %dense_row_major_8 = hal.encoding_type<dense_row_major> : i32
    %element_type_i32_9 = hal.element_type<i32> : i32
    %c16_10 = arith.constant 16 : index
    %c0_11 = arith.constant 0 : index
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0_11, %c64] shape([%c16_10]) type(%element_type_i32_9) encoding(%dense_row_major_8) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  %__device_0_1 = util.global.load immutable @__device_0 : !hal.device
  %allocator_2 = hal.device.allocator<%__device_0_1 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
  %__device_0_3 = util.global.load immutable @__device_0 : !hal.device
  %fence = hal.fence.create device(%__device_0_3 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0_3 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %__device_0_4 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.call @__forward_memoize_lookup(%__device_0_4, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_5 = hal.fence.create device(%__device_0_4 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0_4 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_5) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_5]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %dense_row_major_6 = hal.encoding_type<dense_row_major> : i32
  %element_type_i32_7 = hal.element_type<i32> : i32
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32_7) encoding(%dense_row_major_6) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
  %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
  %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %0 = util.null : !hal.command_buffer
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
  %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
  %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After PruneExecutablesPass (iree-hal-prune-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After LLVMCPULinkExecutablesPass (iree-llvmcpu-link-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
hal.executable private @forward_dispatch_0 {
  hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
    hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
    builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
      llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
        %0 = llvm.mlir.constant(0 : i32) : i32
        %1 = llvm.mlir.constant(64 : index) : i64
        %2 = llvm.mlir.constant(true) : i1
        %3 = llvm.mlir.constant(1 : index) : i64
        %4 = llvm.mlir.constant(0 : index) : i64
        %5 = llvm.mlir.constant(16 : index) : i64
        %6 = llvm.mlir.constant(4 : index) : i64
        %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
        %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
        %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
        llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
        llvm.br ^bb1(%4 : i64)
      ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
        %19 = llvm.icmp "slt" %18, %5 : i64
        llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
      ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
        %21 = llvm.icmp "slt" %20, %6 : i64
        llvm.cond_br %21, ^bb3, ^bb4
      ^bb3:  // pred: ^bb2
        %22 = llvm.add %18, %20 : i64
        %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %24 = llvm.load %23 : !llvm.ptr -> i32
        %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %26 = llvm.load %25 : !llvm.ptr -> i32
        %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
        %28 = llvm.add %20, %3 : i64
        llvm.br ^bb2(%28 : i64)
      ^bb4:  // pred: ^bb2
        %29 = llvm.add %18, %6 : i64
        llvm.br ^bb1(%29 : i64)
      ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
        %31 = llvm.icmp "slt" %30, %5 : i64
        llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
      ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
        %33 = llvm.icmp "slt" %32, %6 : i64
        llvm.cond_br %33, ^bb7, ^bb8
      ^bb7:  // pred: ^bb6
        %34 = llvm.add %30, %32 : i64
        %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %36 = llvm.load %35 : !llvm.ptr -> i32
        %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %38 = llvm.load %37 : !llvm.ptr -> i32
        %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
        %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        llvm.store %39, %40 : i32, !llvm.ptr
        %41 = llvm.add %32, %3 : i64
        llvm.br ^bb6(%41 : i64)
      ^bb8:  // pred: ^bb6
        %42 = llvm.add %30, %6 : i64
        llvm.br ^bb5(%42 : i64)
      ^bb9:  // pred: ^bb5
        llvm.return %0 : i32
      }
    }
  }
}

// -----// IR Dump After LLVMCPUAssignConstantOrdinalsPass (iree-llvmcpu-assign-constant-ordinals) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
    llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(64 : index) : i64
      %2 = llvm.mlir.constant(true) : i1
      %3 = llvm.mlir.constant(1 : index) : i64
      %4 = llvm.mlir.constant(0 : index) : i64
      %5 = llvm.mlir.constant(16 : index) : i64
      %6 = llvm.mlir.constant(4 : index) : i64
      %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
      %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
      llvm.br ^bb1(%4 : i64)
    ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
      %19 = llvm.icmp "slt" %18, %5 : i64
      llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
    ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
      %21 = llvm.icmp "slt" %20, %6 : i64
      llvm.cond_br %21, ^bb3, ^bb4
    ^bb3:  // pred: ^bb2
      %22 = llvm.add %18, %20 : i64
      %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %24 = llvm.load %23 : !llvm.ptr -> i32
      %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %26 = llvm.load %25 : !llvm.ptr -> i32
      %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
      %28 = llvm.add %20, %3 : i64
      llvm.br ^bb2(%28 : i64)
    ^bb4:  // pred: ^bb2
      %29 = llvm.add %18, %6 : i64
      llvm.br ^bb1(%29 : i64)
    ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
      %31 = llvm.icmp "slt" %30, %5 : i64
      llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
    ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
      %33 = llvm.icmp "slt" %32, %6 : i64
      llvm.cond_br %33, ^bb7, ^bb8
    ^bb7:  // pred: ^bb6
      %34 = llvm.add %30, %32 : i64
      %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %36 = llvm.load %35 : !llvm.ptr -> i32
      %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %38 = llvm.load %37 : !llvm.ptr -> i32
      %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
      %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.store %39, %40 : i32, !llvm.ptr
      %41 = llvm.add %32, %3 : i64
      llvm.br ^bb6(%41 : i64)
    ^bb8:  // pred: ^bb6
      %42 = llvm.add %30, %6 : i64
      llvm.br ^bb5(%42 : i64)
    ^bb9:  // pred: ^bb5
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump After LLVMCPUAssignImportOrdinalsPass (iree-llvmcpu-assign-import-ordinals) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
    llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(64 : index) : i64
      %2 = llvm.mlir.constant(true) : i1
      %3 = llvm.mlir.constant(1 : index) : i64
      %4 = llvm.mlir.constant(0 : index) : i64
      %5 = llvm.mlir.constant(16 : index) : i64
      %6 = llvm.mlir.constant(4 : index) : i64
      %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
      %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
      llvm.br ^bb1(%4 : i64)
    ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
      %19 = llvm.icmp "slt" %18, %5 : i64
      llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
    ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
      %21 = llvm.icmp "slt" %20, %6 : i64
      llvm.cond_br %21, ^bb3, ^bb4
    ^bb3:  // pred: ^bb2
      %22 = llvm.add %18, %20 : i64
      %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %24 = llvm.load %23 : !llvm.ptr -> i32
      %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %26 = llvm.load %25 : !llvm.ptr -> i32
      %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
      %28 = llvm.add %20, %3 : i64
      llvm.br ^bb2(%28 : i64)
    ^bb4:  // pred: ^bb2
      %29 = llvm.add %18, %6 : i64
      llvm.br ^bb1(%29 : i64)
    ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
      %31 = llvm.icmp "slt" %30, %5 : i64
      llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
    ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
      %33 = llvm.icmp "slt" %32, %6 : i64
      llvm.cond_br %33, ^bb7, ^bb8
    ^bb7:  // pred: ^bb6
      %34 = llvm.add %30, %32 : i64
      %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %36 = llvm.load %35 : !llvm.ptr -> i32
      %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %38 = llvm.load %37 : !llvm.ptr -> i32
      %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
      %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.store %39, %40 : i32, !llvm.ptr
      %41 = llvm.add %32, %3 : i64
      llvm.br ^bb6(%41 : i64)
    ^bb8:  // pred: ^bb6
      %42 = llvm.add %30, %6 : i64
      llvm.br ^bb5(%42 : i64)
    ^bb9:  // pred: ^bb5
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump After LinkTargetExecutablesPass (iree-hal-link-target-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After LinkAllExecutablesPass (iree-hal-link-all-executables) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %ordinal = hal.executable.export.ordinal target(@forward_dispatch_0::@static::@forward_dispatch_0_elementwise_16_i32) : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%ordinal] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After HoistExecutableObjectsPass (iree-hal-hoist-executable-objects) //----- //
hal.executable.variant public @static target(<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>) {
  hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
  builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
    llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(64 : index) : i64
      %2 = llvm.mlir.constant(true) : i1
      %3 = llvm.mlir.constant(1 : index) : i64
      %4 = llvm.mlir.constant(0 : index) : i64
      %5 = llvm.mlir.constant(16 : index) : i64
      %6 = llvm.mlir.constant(4 : index) : i64
      %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
      %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
      llvm.br ^bb1(%4 : i64)
    ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
      %19 = llvm.icmp "slt" %18, %5 : i64
      llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
    ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
      %21 = llvm.icmp "slt" %20, %6 : i64
      llvm.cond_br %21, ^bb3, ^bb4
    ^bb3:  // pred: ^bb2
      %22 = llvm.add %18, %20 : i64
      %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %24 = llvm.load %23 : !llvm.ptr -> i32
      %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %26 = llvm.load %25 : !llvm.ptr -> i32
      %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
      %28 = llvm.add %20, %3 : i64
      llvm.br ^bb2(%28 : i64)
    ^bb4:  // pred: ^bb2
      %29 = llvm.add %18, %6 : i64
      llvm.br ^bb1(%29 : i64)
    ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
      %31 = llvm.icmp "slt" %30, %5 : i64
      llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
    ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
      %33 = llvm.icmp "slt" %32, %6 : i64
      llvm.cond_br %33, ^bb7, ^bb8
    ^bb7:  // pred: ^bb6
      %34 = llvm.add %30, %32 : i64
      %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %36 = llvm.load %35 : !llvm.ptr -> i32
      %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %38 = llvm.load %37 : !llvm.ptr -> i32
      %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
      %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.store %39, %40 : i32, !llvm.ptr
      %41 = llvm.add %32, %3 : i64
      llvm.br ^bb6(%41 : i64)
    ^bb8:  // pred: ^bb6
      %42 = llvm.add %30, %6 : i64
      llvm.br ^bb5(%42 : i64)
    ^bb9:  // pred: ^bb5
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump After ResolveExportOrdinalsPass (iree-hal-resolve-export-ordinals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %exe = hal.executable.lookup device(%arg0 : !hal.device) executable(@forward_dispatch_0) : !hal.executable
    %c0_0 = arith.constant 0 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[%c0_0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After MaterializeResourceCachesPass (iree-hal-materialize-resource-caches) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %0 = arith.select %value, %c0, %c-1 : index
    %1 = scf.index_switch %0 -> !hal.executable 
    case 0 {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    }
    default {
      %c14_i32 = arith.constant 14 : i32
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      %2 = util.null : !hal.executable
      scf.yield %2 : !hal.executable
    }
    util.global.store %1, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %c0_0 = arith.constant 0 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0_0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_types, %buffer_usage = hal.allocator.resolve_memory_properties for(#hal.device.affinity<@__device_0>) lifetime(external) : i32, i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_types) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After ResolveTopologyQueriesPass (iree-hal-resolve-topology-queries) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %0 = arith.select %value, %c0, %c-1 : index
    %1 = scf.index_switch %0 -> !hal.executable 
    case 0 {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    }
    default {
      %c14_i32 = arith.constant 14 : i32
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      %2 = util.null : !hal.executable
      scf.yield %2 : !hal.executable
    }
    util.global.store %1, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %c0_0 = arith.constant 0 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0_0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After MemoizeDeviceSelectionPass (iree-hal-memoize-device-selection) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %0 = arith.select %value, %c0, %c-1 : index
    %1 = scf.index_switch %0 -> !hal.executable 
    case 0 {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    }
    default {
      %c14_i32 = arith.constant 14 : i32
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      %2 = util.null : !hal.executable
      scf.yield %2 : !hal.executable
    }
    util.global.store %1, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %c0_0 = arith.constant 0 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0_0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After MemoizeDeviceQueriesPass (iree-hal-memoize-device-queries) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_query_0_hal_executable_format_static_ok : i1
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %ok, @__device_0_query_0_hal_executable_format_static_ok : i1
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static_ok = util.global.load @__device_0_query_0_hal_executable_format_static_ok : i1
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %0 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %1 = scf.index_switch %0 -> !hal.executable 
    case 0 {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    }
    default {
      %c14_i32 = arith.constant 14 : i32
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      %2 = util.null : !hal.executable
      scf.yield %2 : !hal.executable
    }
    util.global.store %1, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %c0_0 = arith.constant 0 : index
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0_0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %ok, @__device_0_query_0_hal_executable_format_static_ok : i1
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %ok, @__device_0_query_0_hal_executable_format_static_ok : i1
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load @__device_0 : !hal.device
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = scf.index_switch %1 -> !hal.executable 
  case 0 {
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    scf.yield %executable : !hal.executable
  }
  default {
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    scf.yield %0 : !hal.executable
  }
  util.global.store %2, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.global.store %ok, @__device_0_query_0_hal_executable_format_static_ok : i1
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load @__device_0 : !hal.device
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = scf.index_switch %1 -> !hal.executable 
  case 0 {
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    scf.yield %executable : !hal.executable
  }
  default {
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    scf.yield %0 : !hal.executable
  }
  util.global.store %2, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.null : !hal.command_buffer
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = scf.index_switch %1 -> !hal.executable 
  case 0 {
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    scf.yield %executable : !hal.executable
  }
  default {
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    scf.yield %0 : !hal.executable
  }
  util.global.store %2, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.global.store %ok, @__device_0_query_0_hal_executable_format_static_ok : i1
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  %3 = scf.if %2 -> (!hal.executable) {
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    scf.yield %executable : !hal.executable
  } else {
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    scf.yield %0 : !hal.executable
  }
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    %3 = scf.if %2 -> (!hal.executable) {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    } else {
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      scf.yield %0 : !hal.executable
    }
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_static]> : !hal.device
module @vadd_i32 {
  util.global private @__device_0 = #device_target_local
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    %3 = scf.if %2 -> (!hal.executable) {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    } else {
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      scf.yield %0 : !hal.executable
    }
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = scf.if %1 -> (!hal.command_buffer) {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
  } else {
    scf.yield %0 : !hal.command_buffer
  }
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  %3 = scf.if %2 -> (!hal.executable) {
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    scf.yield %executable : !hal.executable
  } else {
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    scf.yield %0 : !hal.executable
  }
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After InitializeDevicesPass (iree-hal-initialize-devices) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    %1:3 = scf.while (%arg0 = %c0, %arg1 = %c0, %arg2 = %0) : (index, index, !hal.device) -> (index, index, !hal.device) {
      %4 = util.cmp.eq %arg2, %0 : !hal.device
      %5 = arith.cmpi slt, %arg0, %device_count : index
      %6 = arith.andi %4, %5 : i1
      scf.condition(%6) %arg0, %arg1, %arg2 : index, index, !hal.device
    } do {
    ^bb0(%arg0: index, %arg1: index, %arg2: !hal.device):
      %device_n = hal.devices.get %arg0 : !hal.device
      %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
      %4 = scf.if %value -> (i1) {
        %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
        scf.yield %value_1 : i1
      } else {
        %false = arith.constant false
        scf.yield %false : i1
      }
      %5 = arith.cmpi eq, %arg1, %c0 : index
      %6 = arith.select %4, %c1, %c0 : index
      %7 = arith.addi %arg1, %6 : index
      %8 = arith.andi %4, %5 : i1
      %9 = arith.select %8, %device_n, %0 : !hal.device
      %10 = arith.addi %arg0, %c1 : index
      scf.yield %10, %7, %9 : index, index, !hal.device
    }
    %2 = util.null : !hal.device
    %3 = util.cmp.eq %1#2, %2 : !hal.device
    scf.if %3 {
      %c18_i32 = arith.constant 18 : i32
      util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    }
    util.global.store %1#2, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    %3 = scf.if %2 -> (!hal.executable) {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    } else {
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      scf.yield %0 : !hal.executable
    }
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After AffineExpandIndexOps (affine-expand-index-ops) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    %1:3 = scf.while (%arg0 = %c0, %arg1 = %c0, %arg2 = %0) : (index, index, !hal.device) -> (index, index, !hal.device) {
      %3 = util.cmp.eq %arg2, %0 : !hal.device
      %4 = arith.cmpi slt, %arg0, %device_count : index
      %5 = arith.andi %3, %4 : i1
      scf.condition(%5) %arg0, %arg1, %arg2 : index, index, !hal.device
    } do {
    ^bb0(%arg0: index, %arg1: index, %arg2: !hal.device):
      %device_n = hal.devices.get %arg0 : !hal.device
      %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
      %3 = scf.if %value -> (i1) {
        %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
        scf.yield %value_1 : i1
      } else {
        scf.yield %false : i1
      }
      %4 = arith.cmpi eq, %arg1, %c0 : index
      %5 = arith.select %3, %c1, %c0 : index
      %6 = arith.addi %arg1, %5 : index
      %7 = arith.andi %3, %4 : i1
      %8 = arith.select %7, %device_n, %0 : !hal.device
      %9 = arith.addi %arg0, %c1 : index
      scf.yield %9, %6, %8 : index, index, !hal.device
    }
    %2 = util.cmp.eq %1#2, %0 : !hal.device
    scf.if %2 {
      util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    }
    util.global.store %1#2, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    %3 = scf.if %2 -> (!hal.executable) {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    } else {
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      scf.yield %0 : !hal.executable
    }
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After LowerAffinePass (lower-affine) //----- //
#executable_target_static = #hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>
#pipeline_layout = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    %1:3 = scf.while (%arg0 = %c0, %arg1 = %c0, %arg2 = %0) : (index, index, !hal.device) -> (index, index, !hal.device) {
      %3 = util.cmp.eq %arg2, %0 : !hal.device
      %4 = arith.cmpi slt, %arg0, %device_count : index
      %5 = arith.andi %3, %4 : i1
      scf.condition(%5) %arg0, %arg1, %arg2 : index, index, !hal.device
    } do {
    ^bb0(%arg0: index, %arg1: index, %arg2: !hal.device):
      %device_n = hal.devices.get %arg0 : !hal.device
      %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
      %3 = scf.if %value -> (i1) {
        %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
        scf.yield %value_1 : i1
      } else {
        scf.yield %false : i1
      }
      %4 = arith.cmpi eq, %arg1, %c0 : index
      %5 = arith.select %3, %c1, %c0 : index
      %6 = arith.addi %arg1, %5 : index
      %7 = arith.andi %3, %4 : i1
      %8 = arith.select %7, %device_n, %0 : !hal.device
      %9 = arith.addi %arg0, %c1 : index
      scf.yield %9, %6, %8 : index, index, !hal.device
    }
    %2 = util.cmp.eq %1#2, %0 : !hal.device
    scf.if %2 {
      util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    }
    util.global.store %1#2, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    %3 = scf.if %2 -> (!hal.executable) {
      %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
      scf.yield %executable : !hal.executable
    } else {
      util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      scf.yield %0 : !hal.executable
    }
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.variant public @static target(#executable_target_static) {
      hal.executable.export public @forward_dispatch_0_elementwise_16_i32 ordinal(0) layout(#pipeline_layout) attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", llvm.target_triple = "riscv64-unknown-elf"} {
        llvm.func @forward_dispatch_0_elementwise_16_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(1 : index) : i64
          %4 = llvm.mlir.constant(0 : index) : i64
          %5 = llvm.mlir.constant(16 : index) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%9, %1 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%13, %1 : !llvm.ptr, i64)] : i1
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%4 : i64)
        ^bb1(%18: i64):  // 2 preds: ^bb0, ^bb4
          %19 = llvm.icmp "slt" %18, %5 : i64
          llvm.cond_br %19, ^bb2(%4 : i64), ^bb5(%4 : i64)
        ^bb2(%20: i64):  // 2 preds: ^bb1, ^bb3
          %21 = llvm.icmp "slt" %20, %6 : i64
          llvm.cond_br %21, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %22 = llvm.add %18, %20 : i64
          %23 = llvm.getelementptr inbounds|nuw %9[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr inbounds|nuw %13[%22] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %24, %26 : (i32, i32) -> i32
          %28 = llvm.add %20, %3 : i64
          llvm.br ^bb2(%28 : i64)
        ^bb4:  // pred: ^bb2
          %29 = llvm.add %18, %6 : i64
          llvm.br ^bb1(%29 : i64)
        ^bb5(%30: i64):  // 2 preds: ^bb1, ^bb8
          %31 = llvm.icmp "slt" %30, %5 : i64
          llvm.cond_br %31, ^bb6(%4 : i64), ^bb9
        ^bb6(%32: i64):  // 2 preds: ^bb5, ^bb7
          %33 = llvm.icmp "slt" %32, %6 : i64
          llvm.cond_br %33, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %34 = llvm.add %30, %32 : i64
          %35 = llvm.getelementptr inbounds|nuw %9[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr inbounds|nuw %13[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.inline_asm has_side_effects asm_dialect = att "\0A      # Load base address 0x10010000 into t0\0A      lui t0, 0x10010\0A\0A      # Store operand A to offset 0x00\0A      sw $1, 0(t0)\0A\0A      # Store operand B to offset 0x04\0A      sw $2, 4(t0)\0A\0A      # Write 1 to Control register (offset 0x10) to start\0A      li t1, 1\0A      sw t1, 16(t0)\0A\0A      # Poll Status register (offset 0x0C) until BUSY bit (bit 1) is clear\0A    1:\0A      lw t1, 12(t0)\0A      andi t1, t1, 2\0A      bnez t1, 1b\0A\0A      # Load result from offset 0x08\0A      lw $0, 8(t0)\0A    ", "=r,r,r,~{t0},~{t1}" %36, %38 : (i32, i32) -> i32
          %40 = llvm.getelementptr inbounds|nuw %17[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.store %39, %40 : i32, !llvm.ptr
          %41 = llvm.add %32, %3 : i64
          llvm.br ^bb6(%41 : i64)
        ^bb8:  // pred: ^bb6
          %42 = llvm.add %30, %6 : i64
          llvm.br ^bb5(%42 : i64)
        ^bb9:  // pred: ^bb5
          llvm.return %0 : i32
        }
      }
    }
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = scf.if %1 -> (!hal.command_buffer) {
      %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
      scf.yield %__forward_memoize_result_0_device_0 : !hal.command_buffer
    } else {
      scf.yield %0 : !hal.command_buffer
    }
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  cf.br ^bb4
^bb4:  // pred: ^bb3
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  cf.cond_br %1, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  cf.br ^bb3(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
^bb2:  // pred: ^bb0
  cf.br ^bb3(%0 : !hal.command_buffer)
^bb3(%2: !hal.command_buffer):  // 2 preds: ^bb1, ^bb2
  cf.br ^bb4
^bb4:  // pred: ^bb3
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb6
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2(%1, %2, %3 : index, index, !hal.device), ^bb7
^bb2(%7: index, %8: index, %9: !hal.device):  // pred: ^bb1
  %device_n = hal.devices.get %7 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb5(%value_1 : i1)
^bb4:  // pred: ^bb2
  cf.br ^bb5(%false : i1)
^bb5(%10: i1):  // 2 preds: ^bb3, ^bb4
  cf.br ^bb6
^bb6:  // pred: ^bb5
  %11 = arith.cmpi eq, %8, %c0 : index
  %12 = arith.select %10, %c1, %c0 : index
  %13 = arith.addi %8, %12 : index
  %14 = arith.andi %10, %11 : i1
  %15 = arith.select %14, %device_n, %0 : !hal.device
  %16 = arith.addi %7, %c1 : index
  cf.br ^bb1(%16, %13, %15 : index, index, !hal.device)
^bb7:  // pred: ^bb1
  %17 = util.cmp.eq %3, %0 : !hal.device
  cf.cond_br %17, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb9
^bb9:  // 2 preds: ^bb7, ^bb8
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SerializeTargetExecutablesPass (iree-hal-serialize-target-executables) //----- //
hal.executable private @forward_dispatch_0 {
  hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
}

// -----// IR Dump After SerializeAllExecutablesPass (iree-hal-serialize-all-executables) //----- //
hal.executable private @forward_dispatch_0 {
  hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
}

// -----// IR Dump After PruneExecutablesPass (iree-hal-prune-executables) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb6
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2(%1, %2, %3 : index, index, !hal.device), ^bb7
  ^bb2(%7: index, %8: index, %9: !hal.device):  // pred: ^bb1
    %device_n = hal.devices.get %7 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb5(%value_1 : i1)
  ^bb4:  // pred: ^bb2
    cf.br ^bb5(%false : i1)
  ^bb5(%10: i1):  // 2 preds: ^bb3, ^bb4
    cf.br ^bb6
  ^bb6:  // pred: ^bb5
    %11 = arith.cmpi eq, %8, %c0 : index
    %12 = arith.select %10, %c1, %c0 : index
    %13 = arith.addi %8, %12 : index
    %14 = arith.andi %10, %11 : i1
    %15 = arith.select %14, %device_n, %0 : !hal.device
    %16 = arith.addi %7, %c1 : index
    cf.br ^bb1(%16, %13, %15 : index, index, !hal.device)
  ^bb7:  // pred: ^bb1
    %17 = util.cmp.eq %3, %0 : !hal.device
    cf.cond_br %17, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb9
  ^bb9:  // 2 preds: ^bb7, ^bb8
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    cf.cond_br %1, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    cf.br ^bb3(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
  ^bb2:  // pred: ^bb0
    cf.br ^bb3(%0 : !hal.command_buffer)
  ^bb3(%2: !hal.command_buffer):  // 2 preds: ^bb1, ^bb2
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb6
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2(%1, %2, %3 : index, index, !hal.device), ^bb7
  ^bb2(%7: index, %8: index, %9: !hal.device):  // pred: ^bb1
    %device_n = hal.devices.get %7 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb5(%value_1 : i1)
  ^bb4:  // pred: ^bb2
    cf.br ^bb5(%false : i1)
  ^bb5(%10: i1):  // 2 preds: ^bb3, ^bb4
    cf.br ^bb6
  ^bb6:  // pred: ^bb5
    %11 = arith.cmpi eq, %8, %c0 : index
    %12 = arith.select %10, %c1, %c0 : index
    %13 = arith.addi %8, %12 : index
    %14 = arith.andi %10, %11 : i1
    %15 = arith.select %14, %device_n, %0 : !hal.device
    %16 = arith.addi %7, %c1 : index
    cf.br ^bb1(%16, %13, %15 : index, index, !hal.device)
  ^bb7:  // pred: ^bb1
    %17 = util.cmp.eq %3, %0 : !hal.device
    cf.cond_br %17, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb9
  ^bb9:  // 2 preds: ^bb7, ^bb8
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    cf.cond_br %1, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    cf.br ^bb3(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
  ^bb2:  // pred: ^bb0
    cf.br ^bb3(%0 : !hal.command_buffer)
  ^bb3(%2: !hal.command_buffer):  // 2 preds: ^bb1, ^bb2
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  cf.cond_br %1, ^bb1, ^bb2(%0 : !hal.command_buffer)
^bb1:  // pred: ^bb0
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  cf.br ^bb2(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
^bb2(%2: !hal.command_buffer):  // 2 preds: ^bb0, ^bb1
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2(%1, %2 : index, index), ^bb5
^bb2(%7: index, %8: index):  // pred: ^bb1
  %device_n = hal.devices.get %7 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%9: i1):  // 2 preds: ^bb2, ^bb3
  %10 = arith.cmpi eq, %8, %c0 : index
  %11 = arith.select %9, %c1, %c0 : index
  %12 = arith.addi %8, %11 : index
  %13 = arith.andi %9, %10 : i1
  %14 = arith.select %13, %device_n, %0 : !hal.device
  %15 = arith.addi %7, %c1 : index
  cf.br ^bb1(%15, %12, %14 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  %16 = util.cmp.eq %3, %0 : !hal.device
  cf.cond_br %16, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  cf.cond_br %1, ^bb1, ^bb2(%0 : !hal.command_buffer)
^bb1:  // pred: ^bb0
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  cf.br ^bb2(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
^bb2(%2: !hal.command_buffer):  // 2 preds: ^bb0, ^bb1
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2(%1, %2 : index, index), ^bb5
^bb2(%7: index, %8: index):  // pred: ^bb1
  %device_n = hal.devices.get %7 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%9: i1):  // 2 preds: ^bb2, ^bb3
  %10 = arith.cmpi eq, %8, %c0 : index
  %11 = arith.select %9, %c1, %c0 : index
  %12 = arith.addi %8, %11 : index
  %13 = arith.andi %9, %10 : i1
  %14 = arith.select %13, %device_n, %0 : !hal.device
  %15 = arith.addi %7, %c1 : index
  cf.br ^bb1(%15, %12, %14 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %0 = util.null : !hal.command_buffer
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  cf.cond_br %1, ^bb1, ^bb2(%0 : !hal.command_buffer)
^bb1:  // pred: ^bb0
  cf.br ^bb2(%__forward_memoize_result_0_device_0 : !hal.command_buffer)
^bb2(%2: !hal.command_buffer):  // 2 preds: ^bb0, ^bb1
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2(%1, %2 : index, index), ^bb5
^bb2(%7: index, %8: index):  // pred: ^bb1
  %device_n = hal.devices.get %7 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%9: i1):  // 2 preds: ^bb2, ^bb3
  %10 = arith.cmpi eq, %8, %c0 : index
  %11 = arith.select %9, %c1, %c0 : index
  %12 = arith.addi %8, %11 : index
  %13 = arith.andi %9, %10 : i1
  %14 = arith.select %13, %device_n, %0 : !hal.device
  %15 = arith.addi %7, %c1 : index
  cf.br ^bb1(%15, %12, %14 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
  %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%arg0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%arg1) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup(%arg0: !hal.device, %arg1: i64) -> !hal.command_buffer {
    %0 = util.null : !hal.command_buffer
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %1 = util.cmp.eq %arg0, %__device_0 : !hal.device
    %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup(%__device_0, %c-1_i64) : (!hal.device, i64) -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 0 : index, iree.fixedpoint.modified} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %0 = util.null : !hal.command_buffer
    %__device_0_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %1 = util.cmp.eq %__device_0, %__device_0_0 : !hal.device
    %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
    util.return %2 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %1 = util.cmp.eq %__device_0, %__device_0_0 : !hal.device
  %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
  %0 = util.null : !hal.command_buffer
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %1 = util.cmp.eq %__device_0, %__device_0 : !hal.device
  %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %0 = util.null : !hal.command_buffer
  %1 = util.cmp.eq %__device_0, %__device_0 : !hal.device
  %2 = arith.select %1, %__forward_memoize_result_0_device_0, %0 : !hal.command_buffer
  util.return %2 : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return %__forward_memoize_result_0_device_0 : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 1 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return %__forward_memoize_result_0_device_0 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 1 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() -> !hal.command_buffer {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return %__forward_memoize_result_0_device_0 : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %1 = util.call @__forward_memoize_lookup() : () -> !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%1) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 1 : index, iree.fixedpoint.modified} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() {
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    util.call @__forward_memoize_lookup() : () -> ()
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_lookup() {
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_lookup() {
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_lookup() {
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  util.call @__forward_memoize_lookup() : () -> ()
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_lookup() {
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  util.call @__forward_memoize_lookup() : () -> ()
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  util.call @__forward_memoize_lookup() : () -> ()
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  util.call @__forward_memoize_lookup() : () -> ()
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 2 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() {
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    util.call @__forward_memoize_lookup() : () -> ()
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 2 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func private @__forward_memoize_lookup() {
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    util.call @__forward_memoize_lookup() : () -> ()
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 2 : index, iree.fixedpoint.modified} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c0 = arith.constant 0 : index
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c0 = arith.constant 0 : index
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 3 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 3 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After IPOPass (iree-util-ipo) //----- //
module @vadd_i32 attributes {iree.fixedpoint.iteration = 3 : index} {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FixedPointIteratorPass (iree-util-fixed-point-iterator) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %0 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
  %4 = util.cmp.eq %3, %0 : !hal.device
  %5 = arith.cmpi slt, %1, %device_count : index
  %6 = arith.andi %4, %5 : i1
  cf.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %1 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
  %8 = arith.cmpi eq, %2, %c0 : index
  %9 = arith.select %7, %c1, %c0 : index
  %10 = arith.addi %2, %9 : index
  %11 = arith.andi %7, %8 : i1
  %12 = arith.select %11, %device_n, %0 : !hal.device
  %13 = arith.addi %1, %c1 : index
  cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %4, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %3, @__device_0 : !hal.device
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %c-1_i64 = arith.constant -1 : i64
  %c-1 = arith.constant -1 : index
  %c0 = arith.constant 0 : index
  %c14_i32 = arith.constant 14 : i32
  %0 = util.null : !hal.executable
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0 = util.global.load @__device_0 : !hal.device
  %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %2 = arith.cmpi eq, %1, %c0 : index
  cf.cond_br %2, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb3(%executable : !hal.executable)
^bb2:  // pred: ^bb0
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After Inliner (inline) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After VerifyInitializationOrderPass (iree-util-verify-initialization-order) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    util.return
  }
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.initializer {
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok, %value = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value, @__device_0_query_0_hal_executable_format_static : i1
    util.return
  }
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.initializer {
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %0 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0 = util.global.load @__device_0 : !hal.device
    %1 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %2 = arith.cmpi eq, %1, %c0 : index
    cf.cond_br %2, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %executable = hal.executable.create device(%__device_0 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb3(%executable : !hal.executable)
  ^bb2:  // pred: ^bb0
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%3: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %3, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %0, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After CombineInitializersPass (iree-util-combine-initializers) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %0 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %0 : index, index, !hal.device)
  ^bb1(%1: index, %2: index, %3: !hal.device):  // 2 preds: ^bb0, ^bb4
    %4 = util.cmp.eq %3, %0 : !hal.device
    %5 = arith.cmpi slt, %1, %device_count : index
    %6 = arith.andi %4, %5 : i1
    cf.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %1 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%7: i1):  // 2 preds: ^bb2, ^bb3
    %8 = arith.cmpi eq, %2, %c0 : index
    %9 = arith.select %7, %c1, %c0 : index
    %10 = arith.addi %2, %9 : index
    %11 = arith.andi %7, %8 : i1
    %12 = arith.select %11, %device_n, %0 : !hal.device
    %13 = arith.addi %1, %c1 : index
    cf.br ^bb1(%13, %10, %12 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %4, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %3, @__device_0 : !hal.device
    cf.br ^bb8
  ^bb8:  // pred: ^bb7
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
    %c-1_i64 = arith.constant -1 : i64
    %c-1 = arith.constant -1 : index
    %c0_4 = arith.constant 0 : index
    %c14_i32 = arith.constant 14 : i32
    %14 = util.null : !hal.executable
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_5 = util.global.load @__device_0 : !hal.device
    %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0_4, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0_4 : index
    cf.cond_br %16, ^bb9, ^bb10
  ^bb9:  // pred: ^bb8
    %executable = hal.executable.create device(%__device_0_5 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb11(%executable : !hal.executable)
  ^bb10:  // pred: ^bb8
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb11(%14 : !hal.executable)
  ^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    cf.br ^bb12
  ^bb12:  // pred: ^bb11
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  cf.br ^bb8
^bb8:  // pred: ^bb7
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb9, ^bb10
^bb9:  // pred: ^bb8
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb11(%executable : !hal.executable)
^bb10:  // pred: ^bb8
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb11(%0 : !hal.executable)
^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  cf.br ^bb12
^bb12:  // pred: ^bb11
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  cf.br ^bb8
^bb8:  // pred: ^bb7
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb9, ^bb10
^bb9:  // pred: ^bb8
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb11(%executable : !hal.executable)
^bb10:  // pred: ^bb8
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb11(%0 : !hal.executable)
^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  cf.br ^bb12
^bb12:  // pred: ^bb11
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SCFToControlFlowPass (convert-scf-to-cf) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  cf.br ^bb8
^bb8:  // pred: ^bb7
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb9, ^bb10
^bb9:  // pred: ^bb8
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb11(%executable : !hal.executable)
^bb10:  // pred: ^bb8
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb11(%0 : !hal.executable)
^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  cf.br ^bb12
^bb12:  // pred: ^bb11
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After AffineExpandIndexOps (affine-expand-index-ops) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After AffineExpandIndexOps (affine-expand-index-ops) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After AffineExpandIndexOps (affine-expand-index-ops) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  cf.br ^bb8
^bb8:  // pred: ^bb7
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb9, ^bb10
^bb9:  // pred: ^bb8
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb11(%executable : !hal.executable)
^bb10:  // pred: ^bb8
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb11(%0 : !hal.executable)
^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  cf.br ^bb12
^bb12:  // pred: ^bb11
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After LowerAffinePass (lower-affine) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After LowerAffinePass (lower-affine) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After LowerAffinePass (lower-affine) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  cf.br ^bb8
^bb8:  // pred: ^bb7
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb9, ^bb10
^bb9:  // pred: ^bb8
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb11(%executable : !hal.executable)
^bb10:  // pred: ^bb8
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb11(%0 : !hal.executable)
^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  cf.br ^bb12
^bb12:  // pred: ^bb11
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ArithUnsignedWhenEquivalentPass (arith-unsigned-when-equivalent) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %1 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
  ^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
    %5 = util.cmp.eq %4, %1 : !hal.device
    %6 = arith.cmpi slt, %2, %device_count : index
    %7 = arith.andi %5, %6 : i1
    cf.cond_br %7, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %2 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
    %9 = arith.cmpi eq, %3, %c0 : index
    %10 = arith.select %8, %c1, %c0 : index
    %11 = arith.addi %3, %10 : index
    %12 = arith.andi %8, %9 : i1
    %13 = arith.select %12, %device_n, %1 : !hal.device
    %14 = arith.addi %2, %c1 : index
    cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %4, @__device_0 : !hal.device
    cf.br ^bb8
  ^bb8:  // pred: ^bb7
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_4 = util.global.load @__device_0 : !hal.device
    %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0 : index
    cf.cond_br %16, ^bb9, ^bb10
  ^bb9:  // pred: ^bb8
    %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb11(%executable : !hal.executable)
  ^bb10:  // pred: ^bb8
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb11(%0 : !hal.executable)
  ^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    cf.br ^bb12
  ^bb12:  // pred: ^bb11
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After PropagateSubrangesPass (iree-util-propagate-subranges) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %1 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
  ^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
    %5 = util.cmp.eq %4, %1 : !hal.device
    %6 = arith.cmpi slt, %2, %device_count : index
    %7 = arith.andi %5, %6 : i1
    cf.cond_br %7, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %2 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
    %9 = arith.cmpi eq, %3, %c0 : index
    %10 = arith.select %8, %c1, %c0 : index
    %11 = arith.addi %3, %10 : index
    %12 = arith.andi %8, %9 : i1
    %13 = arith.select %12, %device_n, %1 : !hal.device
    %14 = arith.addi %2, %c1 : index
    cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %4, @__device_0 : !hal.device
    cf.br ^bb8
  ^bb8:  // pred: ^bb7
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_4 = util.global.load @__device_0 : !hal.device
    %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0 : index
    cf.cond_br %16, ^bb9, ^bb10
  ^bb9:  // pred: ^bb8
    %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb11(%executable : !hal.executable)
  ^bb10:  // pred: ^bb8
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb11(%0 : !hal.executable)
  ^bb11(%17: !hal.executable):  // 2 preds: ^bb9, ^bb10
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    cf.br ^bb12
  ^bb12:  // pred: ^bb11
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb10(%executable : !hal.executable)
^bb9:  // pred: ^bb7
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb10(%0 : !hal.executable)
^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After CSE (cse) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After CSE (cse) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After CSE (cse) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  util.global.store %4, @__device_0 : !hal.device
  %__device_0 = util.global.load @__device_0 : !hal.device
  %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
  %__device_0_4 = util.global.load @__device_0 : !hal.device
  %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  cf.cond_br %16, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb10(%executable : !hal.executable)
^bb9:  // pred: ^bb7
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb10(%0 : !hal.executable)
^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_query_0_hal_executable_format_static : i1
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %1 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
  ^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
    %5 = util.cmp.eq %4, %1 : !hal.device
    %6 = arith.cmpi slt, %2, %device_count : index
    %7 = arith.andi %5, %6 : i1
    cf.cond_br %7, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %2 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
    %9 = arith.cmpi eq, %3, %c0 : index
    %10 = arith.select %8, %c1, %c0 : index
    %11 = arith.addi %3, %10 : index
    %12 = arith.andi %8, %9 : i1
    %13 = arith.select %12, %device_n, %1 : !hal.device
    %14 = arith.addi %2, %c1 : index
    cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    util.global.store %4, @__device_0 : !hal.device
    %__device_0 = util.global.load @__device_0 : !hal.device
    %ok_2, %value_3 = hal.device.query<%__device_0 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_query_0_hal_executable_format_static = util.global.load @__device_0_query_0_hal_executable_format_static : i1
    %__device_0_4 = util.global.load @__device_0 : !hal.device
    %15 = arith.select %__device_0_query_0_hal_executable_format_static, %c0, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0 : index
    cf.cond_br %16, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %executable = hal.executable.create device(%__device_0_4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb10(%executable : !hal.executable)
  ^bb9:  // pred: ^bb7
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb10(%0 : !hal.executable)
  ^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c-1_i64 = arith.constant -1 : i64
    %c3 = arith.constant 3 : index
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c64 = arith.constant 64 : index
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c-1_i32 = arith.constant -1 : i32
    %c0_i64 = arith.constant 0 : i64
    %0 = util.null : !hal.fence
    %c-1_i64 = arith.constant -1 : i64
    %c0 = arith.constant 0 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %c-1_i64 = arith.constant -1 : i64
  %c3 = arith.constant 3 : index
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c64 = arith.constant 64 : index
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %c-1_i32 = arith.constant -1 : i32
  %c0_i64 = arith.constant 0 : i64
  %0 = util.null : !hal.fence
  %c-1_i64 = arith.constant -1 : i64
  %c0 = arith.constant 0 : index
  %c64 = arith.constant 64 : index
  %c16 = arith.constant 16 : index
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After SimplifyGlobalAccessesPass (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  %ok_2, %value_3 = hal.device.query<%4 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  %15 = arith.select %value_3, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  util.global.store %4, @__device_0 : !hal.device
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  cf.cond_br %16, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %executable = hal.executable.create device(%4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb10(%executable : !hal.executable)
^bb9:  // pred: ^bb7
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb10(%0 : !hal.executable)
^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
  %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
  %c16 = arith.constant 16 : index
  %c64 = arith.constant 64 : index
  %c0 = arith.constant 0 : index
  %c-1_i64 = arith.constant -1 : i64
  %0 = util.null : !hal.fence
  %c0_i64 = arith.constant 0 : i64
  %c-1_i32 = arith.constant -1 : i32
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
  %element_type_i32 = hal.element_type<i32> : i32
  %dense_row_major = hal.encoding_type<dense_row_major> : i32
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
  %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
    (%buffer : !hal.buffer)[%c0, %c64], 
    (%buffer_0 : !hal.buffer)[%c0, %c64], 
    (%transient_buffer : !hal.buffer)[%c0, %c64]
  ]) flags("None")
  %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
  util.return %view : !hal.buffer_view
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
  %c64 = arith.constant 64 : index
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c0 = arith.constant 0 : index
  %c3 = arith.constant 3 : index
  %c-1_i64 = arith.constant -1 : i64
  %__device_0 = util.global.load immutable @__device_0 : !hal.device
  %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
    (%c0 : index)[%c0, %c64], 
    (%c1 : index)[%c0, %c64], 
    (%c2 : index)[%c0, %c64]
  ]) flags("None")
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  util.return %cmd : !hal.command_buffer
}

// -----// IR Dump After ApplyPatternsPass (iree-util-apply-patterns) //----- //
util.initializer {
  %0 = util.null : !hal.executable
  %c14_i32 = arith.constant 14 : i32
  %c-1 = arith.constant -1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c18_i32 = arith.constant 18 : i32
  %false = arith.constant false
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %1 = util.null : !hal.device
  %device_count = hal.devices.count : index
  cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
  %5 = util.cmp.eq %4, %1 : !hal.device
  %6 = arith.cmpi slt, %2, %device_count : index
  %7 = arith.andi %5, %6 : i1
  cf.cond_br %7, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %device_n = hal.devices.get %2 : !hal.device
  %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
  cf.cond_br %value, ^bb3, ^bb4(%false : i1)
^bb3:  // pred: ^bb2
  %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  cf.br ^bb4(%value_1 : i1)
^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
  %9 = arith.cmpi eq, %3, %c0 : index
  %10 = arith.select %8, %c1, %c0 : index
  %11 = arith.addi %3, %10 : index
  %12 = arith.andi %8, %9 : i1
  %13 = arith.select %12, %device_n, %1 : !hal.device
  %14 = arith.addi %2, %c1 : index
  cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
^bb5:  // pred: ^bb1
  cf.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  cf.br ^bb7
^bb7:  // 2 preds: ^bb5, ^bb6
  %ok_2, %value_3 = hal.device.query<%4 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
  %15 = arith.select %value_3, %c0, %c-1 : index
  %16 = arith.cmpi eq, %15, %c0 : index
  util.global.store %4, @__device_0 : !hal.device
  util.global.store %value_3, @__device_0_query_0_hal_executable_format_static : i1
  cf.cond_br %16, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %executable = hal.executable.create device(%4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
  cf.br ^bb10(%executable : !hal.executable)
^bb9:  // pred: ^bb7
  util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  cf.br ^bb10(%0 : !hal.executable)
^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
  util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
  util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.return
}

// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %1 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
  ^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
    %5 = util.cmp.eq %4, %1 : !hal.device
    %6 = arith.cmpi slt, %2, %device_count : index
    %7 = arith.andi %5, %6 : i1
    cf.cond_br %7, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %2 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
    %9 = arith.cmpi eq, %3, %c0 : index
    %10 = arith.select %8, %c1, %c0 : index
    %11 = arith.addi %3, %10 : index
    %12 = arith.andi %8, %9 : i1
    %13 = arith.select %12, %device_n, %1 : !hal.device
    %14 = arith.addi %2, %c1 : index
    cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %ok_2, %value_3 = hal.device.query<%4 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    %15 = arith.select %value_3, %c0, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0 : index
    util.global.store %4, @__device_0 : !hal.device
    cf.cond_br %16, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %executable = hal.executable.create device(%4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb10(%executable : !hal.executable)
  ^bb9:  // pred: ^bb7
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb10(%0 : !hal.executable)
  ^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 {
  util.global private @__device_0 : !hal.device
  util.global private @__device_0_executable_0_forward_dispatch_0 : !hal.executable
  util.global private @__forward_memoize_result_0_device_0 : !hal.command_buffer
  util.initializer {
    %0 = util.null : !hal.executable
    %c14_i32 = arith.constant 14 : i32
    %c-1 = arith.constant -1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c18_i32 = arith.constant 18 : i32
    %false = arith.constant false
    %c0 = arith.constant 0 : index
    %c1 = arith.constant 1 : index
    %1 = util.null : !hal.device
    %device_count = hal.devices.count : index
    cf.br ^bb1(%c0, %c0, %1 : index, index, !hal.device)
  ^bb1(%2: index, %3: index, %4: !hal.device):  // 2 preds: ^bb0, ^bb4
    %5 = util.cmp.eq %4, %1 : !hal.device
    %6 = arith.cmpi slt, %2, %device_count : index
    %7 = arith.andi %5, %6 : i1
    cf.cond_br %7, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %device_n = hal.devices.get %2 : !hal.device
    %ok, %value = hal.device.query<%device_n : !hal.device> key("hal.device.id" :: "local*") : i1, i1 = false
    cf.cond_br %value, ^bb3, ^bb4(%false : i1)
  ^bb3:  // pred: ^bb2
    %ok_0, %value_1 = hal.device.query<%device_n : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    cf.br ^bb4(%value_1 : i1)
  ^bb4(%8: i1):  // 2 preds: ^bb2, ^bb3
    %9 = arith.cmpi eq, %3, %c0 : index
    %10 = arith.select %8, %c1, %c0 : index
    %11 = arith.addi %3, %10 : index
    %12 = arith.andi %8, %9 : i1
    %13 = arith.select %12, %device_n, %1 : !hal.device
    %14 = arith.addi %2, %c1 : index
    cf.br ^bb1(%14, %11, %13 : index, index, !hal.device)
  ^bb5:  // pred: ^bb1
    cf.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    util.status.check_ok %c18_i32, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    cf.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %ok_2, %value_3 = hal.device.query<%4 : !hal.device> key("hal.executable.format" :: "static") : i1, i1 = false
    %15 = arith.select %value_3, %c0, %c-1 : index
    %16 = arith.cmpi eq, %15, %c0 : index
    util.global.store %4, @__device_0 : !hal.device
    cf.cond_br %16, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %executable = hal.executable.create device(%4 : !hal.device) affinity(%c-1_i64) target(@forward_dispatch_0::@static) : !hal.executable
    cf.br ^bb10(%executable : !hal.executable)
  ^bb9:  // pred: ^bb7
    util.status.check_ok %c14_i32, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    cf.br ^bb10(%0 : !hal.executable)
  ^bb10(%17: !hal.executable):  // 2 preds: ^bb8, ^bb9
    util.global.store %17, @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %18 = util.call @__forward_memoize_apply() : () -> !hal.command_buffer
    util.global.store %18, @__forward_memoize_result_0_device_0 : !hal.command_buffer
    util.return
  }
  hal.executable private @forward_dispatch_0 {
    hal.executable.binary public @static attributes {data = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>, format = "static"}
  }
  util.func private @__forward_memoize_apply() -> !hal.command_buffer attributes {inlining_policy = #util.inline.never} {
    %c64 = arith.constant 64 : index
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c0 = arith.constant 0 : index
    %c3 = arith.constant 3 : index
    %c-1_i64 = arith.constant -1 : i64
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__device_0_executable_0_forward_dispatch_0 = util.global.load immutable @__device_0_executable_0_forward_dispatch_0 : !hal.executable
    %cmd = hal.command_buffer.create device(%__device_0 : !hal.device) mode("None") categories("Transfer|Dispatch") affinity(%c-1_i64) bindings(%c3) : !hal.command_buffer
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%__device_0_executable_0_forward_dispatch_0 : !hal.executable)[%c0] workgroups([%c1, %c1, %c1]) bindings([
      (%c0 : index)[%c0, %c64], 
      (%c1 : index)[%c0, %c64], 
      (%c2 : index)[%c0, %c64]
    ]) flags("None")
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    util.return %cmd : !hal.command_buffer
  }
  util.func public @forward(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %buffer_usage = hal.buffer_usage<"TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage"> : i32
    %memory_type = hal.memory_type<"DeviceVisible|DeviceLocal"> : i32
    %c16 = arith.constant 16 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    %c-1_i64 = arith.constant -1 : i64
    %0 = util.null : !hal.fence
    %c0_i64 = arith.constant 0 : i64
    %c-1_i32 = arith.constant -1 : i32
    %__device_0 = util.global.load immutable @__device_0 : !hal.device
    %__forward_memoize_result_0_device_0 = util.global.load immutable @__forward_memoize_result_0_device_0 : !hal.command_buffer
    %element_type_i32 = hal.element_type<i32> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input0") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %allocator = hal.device.allocator<%__device_0 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input1") shape([%c16]) type(%element_type_i32) encoding(%dense_row_major)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c64) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %fence = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    %transient_buffer = hal.device.queue.alloca<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) pool(%c0_i64) type(%memory_type) usage(%buffer_usage) flags("None") : !hal.buffer{%c64}
    %fence_1 = hal.fence.create device(%__device_0 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute.indirect<%__device_0 : !hal.device> affinity(%c-1_i64) wait(%fence) signal(%fence_1) commands(%__forward_memoize_result_0_device_0) bindings([
      (%buffer : !hal.buffer)[%c0, %c64], 
      (%buffer_0 : !hal.buffer)[%c0, %c64], 
      (%transient_buffer : !hal.buffer)[%c0, %c64]
    ]) flags("None")
    %status = hal.fence.await until([%fence_1]) timeout_millis(%c-1_i32) flags("None") : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%transient_buffer : !hal.buffer)[%c0, %c64] shape([%c16]) type(%element_type_i32) encoding(%dense_row_major) : !hal.buffer_view
    util.return %view : !hal.buffer_view
  }
}


// -----// IR Dump After ConversionPass (iree-vm-conversion) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c-1_0 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_1 = vm.const.i64.zero
      %c1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %5 = vm.and.i32 %req, %slt : i32
      vm.cond_br %5, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %6 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %buffer = vm.rodata.inline "_utf8_hal_device_id_C6650FF277232B5A" {alignment = 1 : i64} : !vm.buffer = "hal.device.id"
      %buffer_3 = vm.rodata.inline "_utf8_local_1A8FF0278D7661D8" {alignment = 1 : i64} : !vm.buffer = "local*"
      %7:2 = vm.call @hal.device.query.i64(%ref, %buffer, %buffer_3) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %7#1 : i64
      %zero_4 = vm.const.i32.zero
      %8 = vm.select.i32 %7#0, %nz, %zero_4 : i32
      %c1_5 = vm.const.i32 1
      vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %buffer_6 = vm.rodata.inline "_utf8_hal_executable_format_E03EECB63A2AAF52" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
      %buffer_7 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
      %9:2 = vm.call @hal.device.query.i64(%ref, %buffer_6, %buffer_7) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_8 = vm.cmp.nz.i64 %9#1 : i64
      %zero_9 = vm.const.i32.zero
      %10 = vm.select.i32 %9#0, %nz_8, %zero_9 : i32
      %c1_10 = vm.const.i32 1
      vm.br ^bb4(%10 : i32)
    ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
      %12 = vm.select.i64 %11, %c1, %zero_1 : i64
      %13 = vm.add.i64 %3, %12 : i64
      %14 = vm.and.i32 %11, %eq : i32
      %ref_11 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
      %15 = vm.add.i64 %2, %c1 : i64
      vm.br ^bb1(%15, %13, %ref_11 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %req, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
      vm.br ^bb7
    ^bb7:  // 2 preds: ^bb5, ^bb6
      %buffer_12 = vm.rodata.inline "_utf8_hal_executable_format_E03EECB63A2AAF52" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
      %buffer_13 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
      %16:2 = vm.call @hal.device.query.i64(%4, %buffer_12, %buffer_13) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_14 = vm.cmp.nz.i64 %16#1 : i64
      %zero_15 = vm.const.i32.zero
      %17 = vm.select.i32 %16#0, %nz_14, %zero_15 : i32
      %c1_16 = vm.const.i32 1
      %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
      %eq_17 = vm.cmp.eq.i64 %18, %zero_1 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_17, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %buffer_18 = vm.rodata.inline "forward_dispatch_0_static" {alignment = 16 : i64} : !vm.buffer = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
      %buffer_19 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
      %null_20 = vm.const.ref.zero : !vm.buffer
      %ref_21 = vm.call @hal.executable.create(%4, %c-1_0, %buffer_19, %buffer_18, %null_20) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.br ^bb10(%ref_21 : !vm.ref<!hal.executable>)
    ^bb9:  // pred: ^bb7
      vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      vm.br ^bb10(%null : !vm.ref<!hal.executable>)
    ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
      vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_22 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_22, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c64 = vm.const.i64 64
      %c2 = vm.const.i64 2
      %c1 = vm.const.i64 1
      %zero = vm.const.i64.zero
      %c3 = vm.const.i64 3
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %zero_0 = vm.const.i32.zero
      %c3_1 = vm.const.i32 3
      %c3_2 = vm.const.i32 3
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero_0, %c3_1, %c-1, %c3_2) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      %zero_3 = vm.const.i32.zero
      %zero_4 = vm.const.i32.zero
      %c1_5 = vm.const.i32 1
      %c1_6 = vm.const.i32 1
      %c1_7 = vm.const.i32 1
      %zero_8 = vm.const.i64 0
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %zero_9 = vm.const.i32.zero
      %null_10 = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1_11 = vm.const.i32 1
      %null_12 = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c2_13 = vm.const.i32 2
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero_4, %c1_5, %c1_6, %c1_7, %zero_8, [], [(%zero_3, %zero_9, %null, %zero, %c64), (%zero_3, %c1_11, %null_10, %zero, %c64), (%zero_3, %c2_13, %null_12, %zero, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      %c28 = vm.const.i32 28
      %c13 = vm.const.i32 13
      %zero_14 = vm.const.i64.zero
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_14) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.select(%memory_types : i32, %buffer_usage : i32, %flags : i64, %from : tuple<!vm.ref<!hal.device>, i64> ...) -> (!vm.ref<!hal.device>, i64) attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.allocation.preserve(%buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.buffer.allocation.discard(%buffer : !vm.ref<!hal.buffer>) -> i32
    vm.import private @hal.buffer.allocation.is_terminal(%buffer : !vm.ref<!hal.buffer>) -> i32
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i64, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i64) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.advise_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %buffer : !vm.ref<!hal.buffer>, %flags : i64, %arg0 : i64, %arg1 : i64, %buffer_slot : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %pattern : i64, %pattern_length : i32, %flags : i64)
    vm.import private @hal.command_buffer.update_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %flags : i64)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer_slot : i32, %target_buffer_slot : i32, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer_slot : i32, %recv_buffer_slot : i32, %send_buffer : !vm.ref<!hal.buffer>, %recv_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer_slot : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>, %flags : i64)
    vm.import private @hal.device.queue.fill(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i64, %pattern_length : i32, %flags : i64)
    vm.import private @hal.device.queue.update(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
    vm.import private @hal.device.queue.copy(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i64)
    vm.import private @hal.device.queue.barrier(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %flags : i64)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64)
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%flags : i64, %fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %zero_0 = vm.const.i64.zero
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %c268435488 = vm.const.i32 268435488
      %c1 = vm.const.i32 1
      %buffer = vm.rodata.inline "_utf8_input0_DCE99660CEB3F6B" {alignment = 1 : i64} : !vm.buffer = "input0"
      vm.call.variadic @hal.buffer_view.assert(%arg0, %buffer, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %buffer_3 = vm.rodata.inline "_utf8_tensor_FC1814BC4A58F22A" {alignment = 1 : i64} : !vm.buffer = "tensor"
      %c16_4 = vm.const.i32 16
      %c3075_5 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref, %buffer_3, %ref_2, %c64, %c16_4, %c3075_5) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %buffer_6 = vm.rodata.inline "_utf8_input1_B898B726583C85DA" {alignment = 1 : i64} : !vm.buffer = "input1"
      vm.call.variadic @hal.buffer_view.assert(%arg1, %buffer_6, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %buffer_8 = vm.rodata.inline "_utf8_tensor_FC1814BC4A58F22A" {alignment = 1 : i64} : !vm.buffer = "tensor"
      %c16_9 = vm.const.i32 16
      %c3075_10 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref_7, %buffer_8, %ref_2, %c64, %c16_9, %c3075_10) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %zero_11 = vm.const.i64.zero
      %ref_12 = vm.call @hal.fence.create(%__device_0, %zero_11) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %zero_13 = vm.const.i64.zero
      %ref_14 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_12, %zero_0, %c48, %c3075, %c64, %zero_13) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %zero_15 = vm.const.i64.zero
      %ref_16 = vm.call @hal.fence.create(%__device_0, %zero_15) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %zero_17 = vm.const.i64 0
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_12, %ref_16, %__forward_memoize_result_0_device_0, %zero_17, [(%ref, %zero, %c64), (%ref_7, %zero, %c64), (%ref_14, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %zero_18 = vm.const.i64.zero
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero_18, [%ref_16]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_fail %0, "failed to wait on timepoint"
      %ref_19 = vm.call.variadic @hal.buffer_view.create(%ref_14, %zero, %c64, %c268435488, %c1, [%c16]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_19 : !vm.ref<!hal.buffer_view>
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After ReifyRodataTablesPass (iree-vm-reify-rodata-tables) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c-1_0 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_1 = vm.const.i64.zero
    %c1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %5 = vm.and.i32 %req, %slt : i32
    vm.cond_br %5, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %6 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %buffer = vm.rodata.inline "_utf8_hal_device_id_C6650FF277232B5A" {alignment = 1 : i64} : !vm.buffer = "hal.device.id"
    %buffer_3 = vm.rodata.inline "_utf8_local_1A8FF0278D7661D8" {alignment = 1 : i64} : !vm.buffer = "local*"
    %7:2 = vm.call @hal.device.query.i64(%ref, %buffer, %buffer_3) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %7#1 : i64
    %zero_4 = vm.const.i32.zero
    %8 = vm.select.i32 %7#0, %nz, %zero_4 : i32
    %c1_5 = vm.const.i32 1
    vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %buffer_6 = vm.rodata.inline "_utf8_hal_executable_format_E03EECB63A2AAF52" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
    %buffer_7 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
    %9:2 = vm.call @hal.device.query.i64(%ref, %buffer_6, %buffer_7) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_8 = vm.cmp.nz.i64 %9#1 : i64
    %zero_9 = vm.const.i32.zero
    %10 = vm.select.i32 %9#0, %nz_8, %zero_9 : i32
    %c1_10 = vm.const.i32 1
    vm.br ^bb4(%10 : i32)
  ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
    %12 = vm.select.i64 %11, %c1, %zero_1 : i64
    %13 = vm.add.i64 %3, %12 : i64
    %14 = vm.and.i32 %11, %eq : i32
    %ref_11 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
    %15 = vm.add.i64 %2, %c1 : i64
    vm.br ^bb1(%15, %13, %ref_11 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %req, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
    vm.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %buffer_12 = vm.rodata.inline "_utf8_hal_executable_format_E03EECB63A2AAF52" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
    %buffer_13 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
    %16:2 = vm.call @hal.device.query.i64(%4, %buffer_12, %buffer_13) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_14 = vm.cmp.nz.i64 %16#1 : i64
    %zero_15 = vm.const.i32.zero
    %17 = vm.select.i32 %16#0, %nz_14, %zero_15 : i32
    %c1_16 = vm.const.i32 1
    %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
    %eq_17 = vm.cmp.eq.i64 %18, %zero_1 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_17, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %buffer_18 = vm.rodata.inline "forward_dispatch_0_static" {alignment = 16 : i64} : !vm.buffer = dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    %buffer_19 = vm.rodata.inline "_utf8_static_C659E9F8CE5912A8" {alignment = 1 : i64} : !vm.buffer = "static"
    %null_20 = vm.const.ref.zero : !vm.buffer
    %ref_21 = vm.call @hal.executable.create(%4, %c-1_0, %buffer_19, %buffer_18, %null_20) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.br ^bb10(%ref_21 : !vm.ref<!hal.executable>)
  ^bb9:  // pred: ^bb7
    vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    vm.br ^bb10(%null : !vm.ref<!hal.executable>)
  ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
    vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_22 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_22, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c64 = vm.const.i64 64
    %c2 = vm.const.i64 2
    %c1 = vm.const.i64 1
    %zero = vm.const.i64.zero
    %c3 = vm.const.i64 3
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %zero_0 = vm.const.i32.zero
    %c3_1 = vm.const.i32 3
    %c3_2 = vm.const.i32 3
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero_0, %c3_1, %c-1, %c3_2) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    %zero_3 = vm.const.i32.zero
    %zero_4 = vm.const.i32.zero
    %c1_5 = vm.const.i32 1
    %c1_6 = vm.const.i32 1
    %c1_7 = vm.const.i32 1
    %zero_8 = vm.const.i64 0
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %zero_9 = vm.const.i32.zero
    %null_10 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1_11 = vm.const.i32 1
    %null_12 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c2_13 = vm.const.i32 2
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero_4, %c1_5, %c1_6, %c1_7, %zero_8, [], [(%zero_3, %zero_9, %null, %zero, %c64), (%zero_3, %c1_11, %null_10, %zero, %c64), (%zero_3, %c2_13, %null_12, %zero, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_14 = vm.const.i64.zero
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_14) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.select(%memory_types : i32, %buffer_usage : i32, %flags : i64, %from : tuple<!vm.ref<!hal.device>, i64> ...) -> (!vm.ref<!hal.device>, i64) attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.allocation.preserve(%buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.buffer.allocation.discard(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.allocation.is_terminal(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i64, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i64) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.advise_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %buffer : !vm.ref<!hal.buffer>, %flags : i64, %arg0 : i64, %arg1 : i64, %buffer_slot : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.command_buffer.update_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %flags : i64)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer_slot : i32, %target_buffer_slot : i32, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer_slot : i32, %recv_buffer_slot : i32, %send_buffer : !vm.ref<!hal.buffer>, %recv_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer_slot : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>, %flags : i64)
  vm.import private @hal.device.queue.fill(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.device.queue.update(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.copy(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.barrier(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %flags : i64)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64)
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%flags : i64, %fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_0 = vm.const.i64.zero
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %c268435488 = vm.const.i32 268435488
    %c1 = vm.const.i32 1
    %buffer = vm.rodata.inline "_utf8_input0_DCE99660CEB3F6B" {alignment = 1 : i64} : !vm.buffer = "input0"
    vm.call.variadic @hal.buffer_view.assert(%arg0, %buffer, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %buffer_3 = vm.rodata.inline "_utf8_tensor_FC1814BC4A58F22A" {alignment = 1 : i64} : !vm.buffer = "tensor"
    %c16_4 = vm.const.i32 16
    %c3075_5 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %buffer_3, %ref_2, %c64, %c16_4, %c3075_5) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %buffer_6 = vm.rodata.inline "_utf8_input1_B898B726583C85DA" {alignment = 1 : i64} : !vm.buffer = "input1"
    vm.call.variadic @hal.buffer_view.assert(%arg1, %buffer_6, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_7 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %buffer_8 = vm.rodata.inline "_utf8_tensor_FC1814BC4A58F22A" {alignment = 1 : i64} : !vm.buffer = "tensor"
    %c16_9 = vm.const.i32 16
    %c3075_10 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_7, %buffer_8, %ref_2, %c64, %c16_9, %c3075_10) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %zero_11 = vm.const.i64.zero
    %ref_12 = vm.call @hal.fence.create(%__device_0, %zero_11) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_13 = vm.const.i64.zero
    %ref_14 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_12, %zero_0, %c48, %c3075, %c64, %zero_13) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %zero_15 = vm.const.i64.zero
    %ref_16 = vm.call @hal.fence.create(%__device_0, %zero_15) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_17 = vm.const.i64 0
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_12, %ref_16, %__forward_memoize_result_0_device_0, %zero_17, [(%ref, %zero, %c64), (%ref_7, %zero, %c64), (%ref_14, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_18 = vm.const.i64.zero
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero_18, [%ref_16]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_19 = vm.call.variadic @hal.buffer_view.create(%ref_14, %zero, %c64, %c268435488, %c1, [%c16]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_19 : !vm.ref<!hal.buffer_view>
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After HoistInlinedRodataPass (iree-vm-hoist-inlined-rodata) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52_0 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8_1 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.rodata private @_utf8_static_C659E9F8CE5912A8_2 {alignment = 1 : i64} "static"
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c-1_0 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_1 = vm.const.i64.zero
    %c1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %5 = vm.and.i32 %req, %slt : i32
    vm.cond_br %5, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %6 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %7:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %7#1 : i64
    %zero_3 = vm.const.i32.zero
    %8 = vm.select.i32 %7#0, %nz, %zero_3 : i32
    %c1_4 = vm.const.i32 1
    vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %9:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_5 = vm.cmp.nz.i64 %9#1 : i64
    %zero_6 = vm.const.i32.zero
    %10 = vm.select.i32 %9#0, %nz_5, %zero_6 : i32
    %c1_7 = vm.const.i32 1
    vm.br ^bb4(%10 : i32)
  ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
    %12 = vm.select.i64 %11, %c1, %zero_1 : i64
    %13 = vm.add.i64 %3, %12 : i64
    %14 = vm.and.i32 %11, %eq : i32
    %ref_8 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
    %15 = vm.add.i64 %2, %c1 : i64
    vm.br ^bb1(%15, %13, %ref_8 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %req, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
    vm.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %_utf8_hal_executable_format_E03EECB63A2AAF52_0 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52_0 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_1 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8_1 : !vm.buffer
    %16:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_0, %_utf8_static_C659E9F8CE5912A8_1) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_9 = vm.cmp.nz.i64 %16#1 : i64
    %zero_10 = vm.const.i32.zero
    %17 = vm.select.i32 %16#0, %nz_9, %zero_10 : i32
    %c1_11 = vm.const.i32 1
    %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
    %eq_12 = vm.cmp.eq.i64 %18, %zero_1 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_12, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_2 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8_2 : !vm.buffer
    %null_13 = vm.const.ref.zero : !vm.buffer
    %ref_14 = vm.call @hal.executable.create(%4, %c-1_0, %_utf8_static_C659E9F8CE5912A8_2, %forward_dispatch_0_static, %null_13) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.br ^bb10(%ref_14 : !vm.ref<!hal.executable>)
  ^bb9:  // pred: ^bb7
    vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    vm.br ^bb10(%null : !vm.ref<!hal.executable>)
  ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
    vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_15 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_15, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c64 = vm.const.i64 64
    %c2 = vm.const.i64 2
    %c1 = vm.const.i64 1
    %zero = vm.const.i64.zero
    %c3 = vm.const.i64 3
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %zero_0 = vm.const.i32.zero
    %c3_1 = vm.const.i32 3
    %c3_2 = vm.const.i32 3
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero_0, %c3_1, %c-1, %c3_2) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    %zero_3 = vm.const.i32.zero
    %zero_4 = vm.const.i32.zero
    %c1_5 = vm.const.i32 1
    %c1_6 = vm.const.i32 1
    %c1_7 = vm.const.i32 1
    %zero_8 = vm.const.i64 0
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %zero_9 = vm.const.i32.zero
    %null_10 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1_11 = vm.const.i32 1
    %null_12 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c2_13 = vm.const.i32 2
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero_4, %c1_5, %c1_6, %c1_7, %zero_8, [], [(%zero_3, %zero_9, %null, %zero, %c64), (%zero_3, %c1_11, %null_10, %zero, %c64), (%zero_3, %c2_13, %null_12, %zero, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_14 = vm.const.i64.zero
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_14) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.select(%memory_types : i32, %buffer_usage : i32, %flags : i64, %from : tuple<!vm.ref<!hal.device>, i64> ...) -> (!vm.ref<!hal.device>, i64) attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.allocation.preserve(%buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.buffer.allocation.discard(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.allocation.is_terminal(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i64, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i64) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.advise_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %buffer : !vm.ref<!hal.buffer>, %flags : i64, %arg0 : i64, %arg1 : i64, %buffer_slot : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.command_buffer.update_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %flags : i64)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer_slot : i32, %target_buffer_slot : i32, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer_slot : i32, %recv_buffer_slot : i32, %send_buffer : !vm.ref<!hal.buffer>, %recv_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer_slot : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>, %flags : i64)
  vm.import private @hal.device.queue.fill(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.device.queue.update(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.copy(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.barrier(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %flags : i64)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64)
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%flags : i64, %fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A_3 {alignment = 1 : i64} "tensor"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_0 = vm.const.i64.zero
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %c268435488 = vm.const.i32 268435488
    %c1 = vm.const.i32 1
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    %c16_3 = vm.const.i32 16
    %c3075_4 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16_3, %c3075_4) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_5 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_3 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A_3 : !vm.buffer
    %c16_6 = vm.const.i32 16
    %c3075_7 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_5, %_utf8_tensor_FC1814BC4A58F22A_3, %ref_2, %c64, %c16_6, %c3075_7) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %zero_8 = vm.const.i64.zero
    %ref_9 = vm.call @hal.fence.create(%__device_0, %zero_8) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_10 = vm.const.i64.zero
    %ref_11 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_9, %zero_0, %c48, %c3075, %c64, %zero_10) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %zero_12 = vm.const.i64.zero
    %ref_13 = vm.call @hal.fence.create(%__device_0, %zero_12) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_14 = vm.const.i64 0
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_9, %ref_13, %__forward_memoize_result_0_device_0, %zero_14, [(%ref, %zero, %c64), (%ref_5, %zero, %c64), (%ref_11, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_15 = vm.const.i64.zero
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero_15, [%ref_13]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_16 = vm.call.variadic @hal.buffer_view.create(%ref_11, %zero, %c64, %c268435488, %c1, [%c16]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_16 : !vm.ref<!hal.buffer_view>
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After DeduplicateRodataPass (iree-vm-deduplicate-rodata) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c-1_0 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_1 = vm.const.i64.zero
    %c1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %5 = vm.and.i32 %req, %slt : i32
    vm.cond_br %5, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %6 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %7:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %7#1 : i64
    %zero_3 = vm.const.i32.zero
    %8 = vm.select.i32 %7#0, %nz, %zero_3 : i32
    %c1_4 = vm.const.i32 1
    vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %9:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_5 = vm.cmp.nz.i64 %9#1 : i64
    %zero_6 = vm.const.i32.zero
    %10 = vm.select.i32 %9#0, %nz_5, %zero_6 : i32
    %c1_7 = vm.const.i32 1
    vm.br ^bb4(%10 : i32)
  ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
    %12 = vm.select.i64 %11, %c1, %zero_1 : i64
    %13 = vm.add.i64 %3, %12 : i64
    %14 = vm.and.i32 %11, %eq : i32
    %ref_8 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
    %15 = vm.add.i64 %2, %c1 : i64
    vm.br ^bb1(%15, %13, %ref_8 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %req, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
    vm.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %_utf8_hal_executable_format_E03EECB63A2AAF52_9 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_10 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %16:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_9, %_utf8_static_C659E9F8CE5912A8_10) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_11 = vm.cmp.nz.i64 %16#1 : i64
    %zero_12 = vm.const.i32.zero
    %17 = vm.select.i32 %16#0, %nz_11, %zero_12 : i32
    %c1_13 = vm.const.i32 1
    %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
    %eq_14 = vm.cmp.eq.i64 %18, %zero_1 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_14, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_15 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %null_16 = vm.const.ref.zero : !vm.buffer
    %ref_17 = vm.call @hal.executable.create(%4, %c-1_0, %_utf8_static_C659E9F8CE5912A8_15, %forward_dispatch_0_static, %null_16) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.br ^bb10(%ref_17 : !vm.ref<!hal.executable>)
  ^bb9:  // pred: ^bb7
    vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    vm.br ^bb10(%null : !vm.ref<!hal.executable>)
  ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
    vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_18 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_18, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c64 = vm.const.i64 64
    %c2 = vm.const.i64 2
    %c1 = vm.const.i64 1
    %zero = vm.const.i64.zero
    %c3 = vm.const.i64 3
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %zero_0 = vm.const.i32.zero
    %c3_1 = vm.const.i32 3
    %c3_2 = vm.const.i32 3
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero_0, %c3_1, %c-1, %c3_2) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    %zero_3 = vm.const.i32.zero
    %zero_4 = vm.const.i32.zero
    %c1_5 = vm.const.i32 1
    %c1_6 = vm.const.i32 1
    %c1_7 = vm.const.i32 1
    %zero_8 = vm.const.i64 0
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %zero_9 = vm.const.i32.zero
    %null_10 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1_11 = vm.const.i32 1
    %null_12 = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c2_13 = vm.const.i32 2
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero_4, %c1_5, %c1_6, %c1_7, %zero_8, [], [(%zero_3, %zero_9, %null, %zero, %c64), (%zero_3, %c1_11, %null_10, %zero, %c64), (%zero_3, %c2_13, %null_12, %zero, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_14 = vm.const.i64.zero
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_14) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.select(%memory_types : i32, %buffer_usage : i32, %flags : i64, %from : tuple<!vm.ref<!hal.device>, i64> ...) -> (!vm.ref<!hal.device>, i64) attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.allocation.preserve(%buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.buffer.allocation.discard(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.allocation.is_terminal(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i64, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i64) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.advise_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %buffer : !vm.ref<!hal.buffer>, %flags : i64, %arg0 : i64, %arg1 : i64, %buffer_slot : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.command_buffer.update_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %flags : i64)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer_slot : i32, %target_buffer_slot : i32, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer_slot : i32, %recv_buffer_slot : i32, %send_buffer : !vm.ref<!hal.buffer>, %recv_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer_slot : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>, %flags : i64)
  vm.import private @hal.device.queue.fill(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.device.queue.update(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.copy(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.barrier(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %flags : i64)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64)
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%flags : i64, %fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_0 = vm.const.i64.zero
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %c268435488 = vm.const.i32 268435488
    %c1 = vm.const.i32 1
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    %c16_3 = vm.const.i32 16
    %c3075_4 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16_3, %c3075_4) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_5 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_6 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    %c16_7 = vm.const.i32 16
    %c3075_8 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_5, %_utf8_tensor_FC1814BC4A58F22A_6, %ref_2, %c64, %c16_7, %c3075_8) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %zero_9 = vm.const.i64.zero
    %ref_10 = vm.call @hal.fence.create(%__device_0, %zero_9) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_11 = vm.const.i64.zero
    %ref_12 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_10, %zero_0, %c48, %c3075, %c64, %zero_11) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %zero_13 = vm.const.i64.zero
    %ref_14 = vm.call @hal.fence.create(%__device_0, %zero_13) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %zero_15 = vm.const.i64 0
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_10, %ref_14, %__forward_memoize_result_0_device_0, %zero_15, [(%ref, %zero, %c64), (%ref_5, %zero, %c64), (%ref_12, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_16 = vm.const.i64.zero
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero_16, [%ref_14]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_17 = vm.call.variadic @hal.buffer_view.create(%ref_12, %zero, %c64, %c268435488, %c1, [%c16]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_17 : !vm.ref<!hal.buffer_view>
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After DropUnusedCallsPass (iree-vm-drop-unused-calls) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.initializer {
    %null = vm.const.ref.zero : !vm.buffer
    %null_0 = vm.const.ref.zero : !vm.ref<!hal.executable>
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_1 = vm.const.i64.zero
    %c1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %5 = vm.and.i32 %req, %slt : i32
    vm.cond_br %5, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %6 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %7:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %7#1 : i64
    %8 = vm.select.i32 %7#0, %nz, %zero : i32
    vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %9:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %9#1 : i64
    %10 = vm.select.i32 %9#0, %nz_3, %zero : i32
    vm.br ^bb4(%10 : i32)
  ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
    %12 = vm.select.i64 %11, %c1, %zero_1 : i64
    %13 = vm.add.i64 %3, %12 : i64
    %14 = vm.and.i32 %11, %eq : i32
    %ref_4 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
    %15 = vm.add.i64 %2, %c1 : i64
    vm.br ^bb1(%15, %13, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %req, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
    vm.br ^bb7
  ^bb7:  // 2 preds: ^bb5, ^bb6
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %16:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %16#1 : i64
    %17 = vm.select.i32 %16#0, %nz_7, %zero : i32
    %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %18, %zero_1 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.br ^bb10(%ref_10 : !vm.ref<!hal.executable>)
  ^bb9:  // pred: ^bb7
    vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    vm.br ^bb10(%null_0 : !vm.ref<!hal.executable>)
  ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
    vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.select(%memory_types : i32, %buffer_usage : i32, %flags : i64, %from : tuple<!vm.ref<!hal.device>, i64> ...) -> (!vm.ref<!hal.device>, i64) attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.allocation.preserve(%buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.buffer.allocation.discard(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.allocation.is_terminal(%buffer : !vm.ref<!hal.buffer>) -> i32
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i64, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i64) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.advise_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %buffer : !vm.ref<!hal.buffer>, %flags : i64, %arg0 : i64, %arg1 : i64, %buffer_slot : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.command_buffer.update_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %target_buffer_slot : i32, %flags : i64)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer_slot : i32, %target_buffer_slot : i32, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer_slot : i32, %recv_buffer_slot : i32, %send_buffer : !vm.ref<!hal.buffer>, %recv_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer_slot : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>, %flags : i64)
  vm.import private @hal.device.queue.fill(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i64, %pattern_length : i32, %flags : i64)
  vm.import private @hal.device.queue.update(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.buffer, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.copy(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i64)
  vm.import private @hal.device.queue.barrier(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %flags : i64)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64)
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%flags : i64, %fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %null = vm.const.ref.zero : !vm.buffer
      %null_0 = vm.const.ref.zero : !vm.ref<!hal.executable>
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_1 = vm.const.i64.zero
      %c1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_1, %zero_1, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %req = vm.cmp.eq.ref %4, %null_2 : !vm.ref<!hal.device>
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %5 = vm.and.i32 %req, %slt : i32
      vm.cond_br %5, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %6 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%6) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %7:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %7#1 : i64
      %8 = vm.select.i32 %7#0, %nz, %zero : i32
      vm.cond_br %8, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %9:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %9#1 : i64
      %10 = vm.select.i32 %9#0, %nz_3, %zero : i32
      vm.br ^bb4(%10 : i32)
    ^bb4(%11: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_1 : i64
      %12 = vm.select.i64 %11, %c1, %zero_1 : i64
      %13 = vm.add.i64 %3, %12 : i64
      %14 = vm.and.i32 %11, %eq : i32
      %ref_4 = vm.select.ref %14, %ref, %null_2 : !vm.ref<!hal.device>
      %15 = vm.add.i64 %2, %c1 : i64
      vm.br ^bb1(%15, %13, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %req, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.cond_fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<"local", [#hal.executable.target<"llvm-cpu", "static", {cpu = "generic-rv64", cpu_features = "+m,+a,+f,+d,+c", data_layout = "e-m:e-p:64:64-i64:64-i128:128-n32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = "build/model/vadd_i32.o", target_abi = "lp64d", target_triple = "riscv64-unknown-elf"}>]>"
      vm.br ^bb7
    ^bb7:  // 2 preds: ^bb5, ^bb6
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %16:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %16#1 : i64
      %17 = vm.select.i32 %16#0, %nz_7, %zero : i32
      %18 = vm.select.i64 %17, %zero_1, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %18, %zero_1 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.br ^bb10(%ref_10 : !vm.ref<!hal.executable>)
    ^bb9:  // pred: ^bb7
      vm.cond_fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
      vm.br ^bb10(%null_0 : !vm.ref<!hal.executable>)
    ^bb10(%19: !vm.ref<!hal.executable>):  // 2 preds: ^bb8, ^bb9
      vm.global.store.ref %19, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_fail %0, "failed to wait on timepoint"
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After ResolveRodataLoadsPass (iree-vm-resolve-rodata-loads) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.initializer {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %c2 = vm.const.i32 2
  %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
  %c1 = vm.const.i32 1
  %c3 = vm.const.i32 3
  %zero = vm.const.i32.zero
  %c64 = vm.const.i64 64
  %zero_0 = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
  %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
  vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
  vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
  vm.return %ref : !vm.ref<!hal.command_buffer>
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.initializer {
  %c1 = vm.const.i32 1
  %null = vm.const.ref.zero : !vm.buffer
  %c14 = vm.const.i32 14
  %c-1 = vm.const.i64 -1
  %c18 = vm.const.i32 18
  %zero = vm.const.i32.zero
  %zero_0 = vm.const.i64.zero
  %c1_1 = vm.const.i64 1
  %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
  %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
  %1 = vm.ext.i32.i64.s %0 : i32 -> i64
  vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
  %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
  %5 = vm.xor.i32 %rnz, %c1 : i32
  %slt = vm.cmp.lt.i64.s %2, %1 : i64
  %6 = vm.and.i32 %5, %slt : i32
  vm.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %7 = vm.trunc.i64.i32 %2 : i64 -> i32
  %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
  %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
  %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
  %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz = vm.cmp.nz.i64 %8#1 : i64
  %9 = vm.select.i32 %8#0, %nz, %zero : i32
  vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
^bb3:  // pred: ^bb2
  %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
  %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
  %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz_3 = vm.cmp.nz.i64 %10#1 : i64
  %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
  vm.br ^bb4(%11 : i32)
^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
  %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
  %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
  %14 = vm.add.i64 %3, %13 : i64
  %15 = vm.and.i32 %12, %eq : i32
  %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
  %16 = vm.add.i64 %2, %c1_1 : i64
  vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
^bb5:  // pred: ^bb1
  vm.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
^bb7:  // pred: ^bb5
  %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
  %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
  %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz_7 = vm.cmp.nz.i64 %17#1 : i64
  %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
  %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
  %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
  vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
  vm.cond_br %eq_8, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
  %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
  %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
  vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
  vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.return
^bb9:  // pred: ^bb7
  vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = vm.const.i32 16
  %c1 = vm.const.i32 1
  %c268435488 = vm.const.i32 268435488
  %c3075 = vm.const.i32 3075
  %c48 = vm.const.i32 48
  %c16_0 = vm.const.i64 16
  %c64 = vm.const.i64 64
  %zero = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c-1_1 = vm.const.i32 -1
  %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
  %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
  vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
  %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
  %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb2, ^bb1
^bb1:  // pred: ^bb0
  %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_8 : !vm.ref<!hal.buffer_view>
^bb2:  // pred: ^bb0
  vm.fail %0, "failed to wait on timepoint"
}

// -----// IR Dump After Inliner (inline) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After DropUnusedCallsPass (iree-vm-drop-unused-calls) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.initializer {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
}

// -----// IR Dump After SymbolDCE (symbol-dce) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After FoldGlobalsPass (iree-util-fold-globals) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After FuseGlobalsPass (iree-util-fuse-globals) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.initializer {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref immutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref immutable @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref immutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  }
}


// -----// IR Dump After GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.br ^bb10
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  ^bb10:  // pred: ^bb8
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_FC1814BC4A58F22A_4 = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A_4, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_6 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_5, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_5, %ref_7, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_6, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_7]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
    vm.export @__init
    vm.func private @__init() {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_9 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %ref_10 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_9, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_10, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_11 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_11, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After CSE (cse) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_7 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
    vm.export @__init
    vm.func private @__init() {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After Canonicalizer (canonicalize) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_7 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
    vm.export @__init
    vm.func private @__init() {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump After DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

// -----// IR Dump After DropCompilerHintsPass (iree-util-drop-compiler-hints) //----- //
module @vadd_i32 attributes {vm.toplevel} {
  vm.module public @vadd_i32 {
    vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
    vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
    vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
    vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
    vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
    vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
      %c1 = vm.const.i32 1
      %c3 = vm.const.i32 3
      %zero = vm.const.i32.zero
      %c64 = vm.const.i64 64
      %zero_0 = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
      vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
      vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
      vm.return %ref : !vm.ref<!hal.command_buffer>
    }
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
    vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
    vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
    vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
      %c16 = vm.const.i32 16
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %c3075 = vm.const.i32 3075
      %c48 = vm.const.i32 48
      %c16_0 = vm.const.i64 16
      %c64 = vm.const.i64 64
      %zero = vm.const.i64.zero
      %c-1 = vm.const.i64 -1
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c-1_1 = vm.const.i32 -1
      %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
      %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb2, ^bb1
    ^bb1:  // pred: ^bb0
      %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_7 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      vm.fail %0, "failed to wait on timepoint"
    }
    vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
    vm.export @__init
    vm.func private @__init() {
      %c1 = vm.const.i32 1
      %null = vm.const.ref.zero : !vm.buffer
      %c14 = vm.const.i32 14
      %c-1 = vm.const.i64 -1
      %c18 = vm.const.i32 18
      %zero = vm.const.i32.zero
      %zero_0 = vm.const.i64.zero
      %c1_1 = vm.const.i64 1
      %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
      %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
      %1 = vm.ext.i32.i64.s %0 : i32 -> i64
      vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
    ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
      %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
      %5 = vm.xor.i32 %rnz, %c1 : i32
      %slt = vm.cmp.lt.i64.s %2, %1 : i64
      %6 = vm.and.i32 %5, %slt : i32
      vm.cond_br %6, ^bb2, ^bb5
    ^bb2:  // pred: ^bb1
      %7 = vm.trunc.i64.i32 %2 : i64 -> i32
      %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
      %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
      %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
      %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz = vm.cmp.nz.i64 %8#1 : i64
      %9 = vm.select.i32 %8#0, %nz, %zero : i32
      vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
    ^bb3:  // pred: ^bb2
      %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_3 = vm.cmp.nz.i64 %10#1 : i64
      %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
      vm.br ^bb4(%11 : i32)
    ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
      %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
      %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
      %14 = vm.add.i64 %3, %13 : i64
      %15 = vm.and.i32 %12, %eq : i32
      %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
      %16 = vm.add.i64 %2, %c1_1 : i64
      vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
    ^bb5:  // pred: ^bb1
      vm.cond_br %5, ^bb6, ^bb7
    ^bb6:  // pred: ^bb5
      vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
    ^bb7:  // pred: ^bb5
      %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
      %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
      %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %nz_7 = vm.cmp.nz.i64 %17#1 : i64
      %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
      %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
      %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
      vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
      vm.cond_br %eq_8, ^bb8, ^bb9
    ^bb8:  // pred: ^bb7
      %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
      %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
      vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
      %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
      vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
      vm.return
    ^bb9:  // pred: ^bb7
      vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
    }
  }
}


// -----// IR Dump After GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.br ^bb10
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  ^bb10:  // pred: ^bb8
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump After DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.br ^bb10
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  ^bb10:  // pred: ^bb8
    vm.return
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %c2 = vm.const.i32 2
  %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
  %c1 = vm.const.i32 1
  %c3 = vm.const.i32 3
  %zero = vm.const.i32.zero
  %c64 = vm.const.i64 64
  %zero_0 = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
  %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
  vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
  vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
  vm.return %ref : !vm.ref<!hal.command_buffer>
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
  %c16 = vm.const.i32 16
  %c1 = vm.const.i32 1
  %c268435488 = vm.const.i32 268435488
  %c3075 = vm.const.i32 3075
  %c48 = vm.const.i32 48
  %c16_0 = vm.const.i64 16
  %c64 = vm.const.i64 64
  %zero = vm.const.i64.zero
  %c-1 = vm.const.i64 -1
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c-1_1 = vm.const.i32 -1
  %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
  %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
  %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
  %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb2, ^bb1
^bb1:  // pred: ^bb0
  %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_7 : !vm.ref<!hal.buffer_view>
^bb2:  // pred: ^bb0
  vm.fail %0, "failed to wait on timepoint"
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.func private @__init() {
  %c1 = vm.const.i32 1
  %null = vm.const.ref.zero : !vm.buffer
  %c14 = vm.const.i32 14
  %c-1 = vm.const.i64 -1
  %c18 = vm.const.i32 18
  %zero = vm.const.i32.zero
  %zero_0 = vm.const.i64.zero
  %c1_1 = vm.const.i64 1
  %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
  %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
  %1 = vm.ext.i32.i64.s %0 : i32 -> i64
  vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
  %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
  %5 = vm.xor.i32 %rnz, %c1 : i32
  %slt = vm.cmp.lt.i64.s %2, %1 : i64
  %6 = vm.and.i32 %5, %slt : i32
  vm.cond_br %6, ^bb2, ^bb5
^bb2:  // pred: ^bb1
  %7 = vm.trunc.i64.i32 %2 : i64 -> i32
  %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
  %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
  %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
  %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz = vm.cmp.nz.i64 %8#1 : i64
  %9 = vm.select.i32 %8#0, %nz, %zero : i32
  vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
^bb3:  // pred: ^bb2
  %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
  %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
  %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz_3 = vm.cmp.nz.i64 %10#1 : i64
  %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
  vm.br ^bb4(%11 : i32)
^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
  %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
  %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
  %14 = vm.add.i64 %3, %13 : i64
  %15 = vm.and.i32 %12, %eq : i32
  %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
  %16 = vm.add.i64 %2, %c1_1 : i64
  vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
^bb5:  // pred: ^bb1
  vm.cond_br %5, ^bb6, ^bb7
^bb6:  // pred: ^bb5
  vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
^bb7:  // pred: ^bb5
  %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
  %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
  %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %nz_7 = vm.cmp.nz.i64 %17#1 : i64
  %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
  %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
  %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
  vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
  vm.cond_br %eq_8, ^bb8, ^bb9
^bb8:  // pred: ^bb7
  %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
  %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
  vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
  vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.return
^bb9:  // pred: ^bb7
  vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
}

// -----// IR Dump After Inliner (inline) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

// -----// IR Dump After CSE (cse) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

// -----// IR Dump After Canonicalizer (canonicalize) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

// -----// IR Dump After DropCompilerHintsPass (iree-util-drop-compiler-hints) //----- //
vm.module public @vadd_i32 {
  vm.global.ref private mutable @__device_0 : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}}
  vm.export @__init
  vm.func private @__init() {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

// -----// IR Dump After OrdinalAllocationPass (iree-vm-ordinal-allocation) //----- //
vm.module public @vadd_i32 attributes {ordinal_counts = #vm.ordinal_counts<import_funcs = 17, export_funcs = 2, internal_funcs = 3, global_bytes = 0, global_refs = 3, rodatas = 8, rwdatas = 0>} {
  vm.global.ref private mutable @__device_0 {ordinal = 0 : i32} : !vm.ref<!hal.device>
  vm.global.ref private mutable @__device_0_executable_0_forward_dispatch_0 {ordinal = 1 : i32} : !vm.ref<!hal.executable>
  vm.global.ref private mutable @__forward_memoize_result_0_device_0 {ordinal = 2 : i32} : !vm.ref<!hal.command_buffer>
  vm.rodata private @_utf8_hal_device_id_C6650FF277232B5A {alignment = 1 : i64, ordinal = 0 : i32} "hal.device.id"
  vm.rodata private @_utf8_local_1A8FF0278D7661D8 {alignment = 1 : i64, ordinal = 1 : i32} "local*"
  vm.rodata private @_utf8_hal_executable_format_E03EECB63A2AAF52 {alignment = 1 : i64, ordinal = 2 : i32} "hal.executable.format"
  vm.rodata private @_utf8_static_C659E9F8CE5912A8 {alignment = 1 : i64, ordinal = 3 : i32} "static"
  vm.rodata private @forward_dispatch_0_static {alignment = 16 : i64, ordinal = 4 : i32} dense<[102, 111, 114, 119, 97, 114, 100, 95, 100, 105, 115, 112, 97, 116, 99, 104, 95, 48, 0]> : vector<19xi8>
  vm.func private @__forward_memoize_apply() -> !vm.ref<!hal.command_buffer> attributes {inlining_policy = #util.inline.never, ordinal = 0 : i32} {
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %null = vm.const.ref.zero : !vm.ref<!hal.buffer>
    %c1 = vm.const.i32 1
    %c3 = vm.const.i32 3
    %zero = vm.const.i32.zero
    %c64 = vm.const.i64 64
    %zero_0 = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__device_0_executable_0_forward_dispatch_0 = vm.global.load.ref @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref = vm.call @hal.command_buffer.create(%__device_0, %zero, %c3, %c-1, %c3) : (!vm.ref<!hal.device>, i32, i32, i64, i32) -> !vm.ref<!hal.command_buffer>
    vm.call.variadic @hal.command_buffer.dispatch(%ref, %__device_0_executable_0_forward_dispatch_0, %zero, %c1, %c1, %c1, %zero_0, [], [(%zero, %zero, %null, %zero_0, %c64), (%zero, %c1, %null, %zero_0, %c64), (%zero, %c2, %null, %zero_0, %c64)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32, i64, i32 ..., tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.execution_barrier(%ref, %c28, %c13, %zero_0) : (!vm.ref<!hal.command_buffer>, i32, i32, i64) -> ()
    vm.call @hal.command_buffer.finalize(%ref) : (!vm.ref<!hal.command_buffer>) -> ()
    vm.return %ref : !vm.ref<!hal.command_buffer>
  }
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32) attributes {ordinal = 0 : i32}
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects, ordinal = 1 : i32}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...) attributes {ordinal = 2 : i32}
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects, ordinal = 3 : i32}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %queue_affinity : i64, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer> attributes {minimum_version = 6 : i32, ordinal = 4 : i32}
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>) attributes {ordinal = 5 : i32}
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i64) attributes {ordinal = 6 : i32}
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32, %flags : i64, %constants : i32 ..., %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...) attributes {ordinal = 7 : i32}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects, ordinal = 8 : i32}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects, ordinal = 9 : i32}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64, %flags : i64) -> !vm.ref<!hal.buffer> attributes {ordinal = 10 : i32}
  vm.import private @hal.device.queue.execute.indirect(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffer : !vm.ref<!hal.command_buffer>, %flags : i64, %binding_table : tuple<!vm.ref<!hal.buffer>, i64, i64> ...) attributes {ordinal = 11 : i32}
  vm.import private @hal.devices.count() -> i32 attributes {nosideeffects, ordinal = 12 : i32}
  vm.import private @hal.devices.get(%index : i32) -> !vm.ref<!hal.device> attributes {nosideeffects, ordinal = 13 : i32}
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer) -> !vm.ref<!hal.executable> attributes {nosideeffects, ordinal = 14 : i32}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i64) -> !vm.ref<!hal.fence> attributes {ordinal = 15 : i32}
  vm.import private @hal.fence.await(%timeout_millis : i32, %flags : i64, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {ordinal = 16 : i32, vm.yield}
  vm.rodata private @_utf8_input0_DCE99660CEB3F6B {alignment = 1 : i64, ordinal = 5 : i32} "input0"
  vm.rodata private @_utf8_tensor_FC1814BC4A58F22A {alignment = 1 : i64, ordinal = 6 : i32} "tensor"
  vm.rodata private @_utf8_input1_B898B726583C85DA {alignment = 1 : i64, ordinal = 7 : i32} "input1"
  vm.func private @forward(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> attributes {iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}, ordinal = 1 : i32} {
    %c16 = vm.const.i32 16
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %c3075 = vm.const.i32 3075
    %c48 = vm.const.i32 48
    %c16_0 = vm.const.i64 16
    %c64 = vm.const.i64 64
    %zero = vm.const.i64.zero
    %c-1 = vm.const.i64 -1
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c-1_1 = vm.const.i32 -1
    %__device_0 = vm.global.load.ref @__device_0 : !vm.ref<!hal.device>
    %__forward_memoize_result_0_device_0 = vm.global.load.ref @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    %_utf8_input0_DCE99660CEB3F6B = vm.const.ref.rodata @_utf8_input0_DCE99660CEB3F6B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input0_DCE99660CEB3F6B, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.device.allocator(%__device_0) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_FC1814BC4A58F22A = vm.const.ref.rodata @_utf8_tensor_FC1814BC4A58F22A : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input1_B898B726583C85DA = vm.const.ref.rodata @_utf8_input1_B898B726583C85DA : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input1_B898B726583C85DA, %c268435488, %c1, [%c16_0]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_3 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_3, %_utf8_tensor_FC1814BC4A58F22A, %ref_2, %c64, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_4 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    %ref_5 = vm.call @hal.device.queue.alloca(%__device_0, %c-1, %null, %ref_4, %zero, %c48, %c3075, %c64, %zero) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, i64, i32, i32, i64, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.fence.create(%__device_0, %zero) : (!vm.ref<!hal.device>, i64) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute.indirect(%__device_0, %c-1, %ref_4, %ref_6, %__forward_memoize_result_0_device_0, %zero, [(%ref, %zero, %c64), (%ref_3, %zero, %c64), (%ref_5, %zero, %c64)]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer>, i64, tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, %zero, [%ref_6]) : (i32, i64, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb2, ^bb1
  ^bb1:  // pred: ^bb0
    %ref_7 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero, %c64, %c268435488, %c1, [%c16_0]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_7 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    vm.fail %0, "failed to wait on timepoint"
  }
  vm.export @forward attributes {iree.abi.stub, iree.reflection = {iree.abi.declaration = "sync func @forward(%input0: tensor<16xi32>, %input1: tensor<16xi32>) -> (%output0: tensor<16xi32>)"}, ordinal = 0 : i32}
  vm.export @__init attributes {ordinal = 1 : i32}
  vm.func private @__init() attributes {ordinal = 2 : i32} {
    %c1 = vm.const.i32 1
    %null = vm.const.ref.zero : !vm.buffer
    %c14 = vm.const.i32 14
    %c-1 = vm.const.i64 -1
    %c18 = vm.const.i32 18
    %zero = vm.const.i32.zero
    %zero_0 = vm.const.i64.zero
    %c1_1 = vm.const.i64 1
    %null_2 = vm.const.ref.zero : !vm.ref<!hal.device>
    %0 = vm.call @hal.devices.count() {nosideeffects} : () -> i32
    %1 = vm.ext.i32.i64.s %0 : i32 -> i64
    vm.br ^bb1(%zero_0, %zero_0, %null_2 : i64, i64, !vm.ref<!hal.device>)
  ^bb1(%2: i64, %3: i64, %4: !vm.ref<!hal.device>):  // 2 preds: ^bb0, ^bb4
    %rnz = vm.cmp.nz.ref %4 : !vm.ref<!hal.device>
    %5 = vm.xor.i32 %rnz, %c1 : i32
    %slt = vm.cmp.lt.i64.s %2, %1 : i64
    %6 = vm.and.i32 %5, %slt : i32
    vm.cond_br %6, ^bb2, ^bb5
  ^bb2:  // pred: ^bb1
    %7 = vm.trunc.i64.i32 %2 : i64 -> i32
    %ref = vm.call @hal.devices.get(%7) {nosideeffects} : (i32) -> !vm.ref<!hal.device>
    %_utf8_hal_device_id_C6650FF277232B5A = vm.const.ref.rodata @_utf8_hal_device_id_C6650FF277232B5A : !vm.buffer
    %_utf8_local_1A8FF0278D7661D8 = vm.const.ref.rodata @_utf8_local_1A8FF0278D7661D8 : !vm.buffer
    %8:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_device_id_C6650FF277232B5A, %_utf8_local_1A8FF0278D7661D8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz = vm.cmp.nz.i64 %8#1 : i64
    %9 = vm.select.i32 %8#0, %nz, %zero : i32
    vm.cond_br %9, ^bb3, ^bb4(%zero : i32)
  ^bb3:  // pred: ^bb2
    %_utf8_hal_executable_format_E03EECB63A2AAF52 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %10:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_E03EECB63A2AAF52, %_utf8_static_C659E9F8CE5912A8) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_3 = vm.cmp.nz.i64 %10#1 : i64
    %11 = vm.select.i32 %10#0, %nz_3, %zero : i32
    vm.br ^bb4(%11 : i32)
  ^bb4(%12: i32):  // 2 preds: ^bb2, ^bb3
    %eq = vm.cmp.eq.i64 %3, %zero_0 : i64
    %13 = vm.select.i64 %12, %c1_1, %zero_0 : i64
    %14 = vm.add.i64 %3, %13 : i64
    %15 = vm.and.i32 %12, %eq : i32
    %ref_4 = vm.select.ref %15, %ref, %null_2 : !vm.ref<!hal.device>
    %16 = vm.add.i64 %2, %c1_1 : i64
    vm.br ^bb1(%16, %14, %ref_4 : i64, i64, !vm.ref<!hal.device>)
  ^bb5:  // pred: ^bb1
    vm.cond_br %5, ^bb6, ^bb7
  ^bb6:  // pred: ^bb5
    vm.fail %c18, "HAL device `__device_0` not found or unavailable: #hal.device.target<\22local\22, [#hal.executable.target<\22llvm-cpu\22, \22static\22, {cpu = \22generic-rv64\22, cpu_features = \22+m,+a,+f,+d,+c\22, data_layout = \22e-m:e-p:64:64-i64:64-i128:128-n32:64-S128\22, iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, link_embedded = false, link_static = true, max_stack_allocation_size = 32768 : i64, native_vector_size = 16 : i64, static_library_output = \22build/model/vadd_i32.o\22, target_abi = \22lp64d\22, target_triple = \22riscv64-unknown-elf\22}>]>"
  ^bb7:  // pred: ^bb5
    %_utf8_hal_executable_format_E03EECB63A2AAF52_5 = vm.const.ref.rodata @_utf8_hal_executable_format_E03EECB63A2AAF52 : !vm.buffer
    %_utf8_static_C659E9F8CE5912A8_6 = vm.const.ref.rodata @_utf8_static_C659E9F8CE5912A8 : !vm.buffer
    %17:2 = vm.call @hal.device.query.i64(%4, %_utf8_hal_executable_format_E03EECB63A2AAF52_5, %_utf8_static_C659E9F8CE5912A8_6) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %nz_7 = vm.cmp.nz.i64 %17#1 : i64
    %18 = vm.select.i32 %17#0, %nz_7, %zero : i32
    %19 = vm.select.i64 %18, %zero_0, %c-1 : i64
    %eq_8 = vm.cmp.eq.i64 %19, %zero_0 : i64
    vm.global.store.ref %4, @__device_0 : !vm.ref<!hal.device>
    vm.cond_br %eq_8, ^bb8, ^bb9
  ^bb8:  // pred: ^bb7
    %forward_dispatch_0_static = vm.const.ref.rodata @forward_dispatch_0_static : !vm.buffer
    %ref_9 = vm.call @hal.executable.create(%4, %c-1, %_utf8_static_C659E9F8CE5912A8_6, %forward_dispatch_0_static, %null) {nosideeffects} : (!vm.ref<!hal.device>, i64, !vm.buffer, !vm.buffer, !vm.buffer) -> !vm.ref<!hal.executable>
    vm.global.store.ref %ref_9, @__device_0_executable_0_forward_dispatch_0 : !vm.ref<!hal.executable>
    %ref_10 = vm.call @__forward_memoize_apply() : () -> !vm.ref<!hal.command_buffer>
    vm.global.store.ref %ref_10, @__forward_memoize_result_0_device_0 : !vm.ref<!hal.command_buffer>
    vm.return
  ^bb9:  // pred: ^bb7
    vm.fail %c14, "HAL device `__device_0` does not support any variant of executable `forward_dispatch_0`; available formats: [static]"
  }
}

