<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/dram_ctrl.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dram_ctrl.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dram__ctrl_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2013 Amin Farmahini-Farahani</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Andreas Hansson</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Ani Udipi</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Neha Agarwal</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Omar Naji</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Wendy Elsasser</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *          Radhika Jagtap</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dram__ctrl_8hh.html">mem/dram_ctrl.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;debug/DRAM.hh&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/DRAMPower.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;debug/DRAMState.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;debug/QOS.hh&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceData.html">Data</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a2e87a3a11f35da670f669bc771a11679">   62</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a2e87a3a11f35da670f669bc771a11679">DRAMCtrl::DRAMCtrl</a>(<span class="keyword">const</span> DRAMCtrlParams* <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) :</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="namespaceQoS.html">QoS</a>::MemCtrl(p),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    port(<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.port&quot;</span>, *this), isTimingMode(false),</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    retryRdReq(false), retryWrReq(false),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    nextReqEvent([this]{ <a class="code" href="classDRAMCtrl.html#ad44eb7aa821b2e88ebaf1a81ff3cb970">processNextReqEvent</a>(); }, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>()),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl.html#a0609a3945562267e6f92748621e835d9">processRespondEvent</a>(); }, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>()),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classDRAMCtrl.html#a377540fe2bbf8f3465c13f27f37d228c">deviceSize</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;device_size),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classDRAMCtrl.html#a4750792f7625537213d529569a66da73">deviceBusWidth</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;device_bus_width), <a class="code" href="classDRAMCtrl.html#a148db627e8b6a7198b472497f8083045">burstLength</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;burst_length),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="classDRAMCtrl.html#a6ca9e6956474c90b27c940773469a9b6">deviceRowBufferSize</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;device_rowbuffer_size),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">devicesPerRank</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;devices_per_rank),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>((<a class="code" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">devicesPerRank</a> * <a class="code" href="classDRAMCtrl.html#a148db627e8b6a7198b472497f8083045">burstLength</a> * <a class="code" href="classDRAMCtrl.html#a4750792f7625537213d529569a66da73">deviceBusWidth</a>) / 8),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a>(<a class="code" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">devicesPerRank</a> * <a class="code" href="classDRAMCtrl.html#a6ca9e6956474c90b27c940773469a9b6">deviceRowBufferSize</a>),</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a>(<a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a> / <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>),</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a>(<a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#ab17cc11f25132b98646ec45bc782ac79">interleaved</a>() ? <a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#a2ca1f726dd151069e354a5e58c257067">granularity</a>() / <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> : 1),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;ranks_per_channel),</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">bankGroupsPerRank</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;bank_groups_per_rank),</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">bankGroupArch</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;bank_groups_per_rank &gt; 0),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;banks_per_rank), <a class="code" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a>(0),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;read_buffer_size),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_buffer_size),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="classDRAMCtrl.html#ac6eef2ce959ef8ca4921f645cc89763d">writeHighThreshold</a>(<a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a> * <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_high_thresh_perc / 100.0),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">writeLowThreshold</a>(<a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a> * <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_low_thresh_perc / 100.0),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">minWritesPerSwitch</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;min_writes_per_switch),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a>(0), <a class="code" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a>(0),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tCK), <a class="code" href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">tRTW</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRTW), <a class="code" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">tCS</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tCS), <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tBURST),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classDRAMCtrl.html#a6d55563dc2570e3f302a5aa09e86847a">tCCD_L_WR</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tCCD_L_WR),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tCCD_L), <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRCD), <a class="code" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">tCL</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tCL), <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRP), <a class="code" href="classDRAMCtrl.html#a2f51efde09e5109c6dabc084ddc688f5">tRAS</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRAS),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="classDRAMCtrl.html#a336384539e0cdac4da285d2684684a9e">tWR</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tWR), <a class="code" href="classDRAMCtrl.html#a680a2a39548e49ce0f2395710b095567">tRTP</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRTP), <a class="code" href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">tRFC</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRFC), <a class="code" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tREFI), <a class="code" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">tRRD</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRRD),</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">tRRD_L</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tRRD_L), <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tXAW), <a class="code" href="classDRAMCtrl.html#afe9e2c154687e0e105986bafd5f8856c">tXP</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tXP), <a class="code" href="classDRAMCtrl.html#a44a299190150358cb8883d49da5451d2">tXS</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tXS),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">activationLimit</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;activation_limit), <a class="code" href="classDRAMCtrl.html#a2dc83eef7f1e08734b0695c15b4ab249">rankToRankDly</a>(<a class="code" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">tCS</a> + <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classDRAMCtrl.html#af01026fb9b7335850d07abd168b696b7">wrToRdDly</a>(<a class="code" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">tCL</a> + <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a> + <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;tWTR), <a class="code" href="classDRAMCtrl.html#a248a3867bbc32605daeb33032f153091">rdToWrDly</a>(<a class="code" href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">tRTW</a> + <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">memSchedPolicy</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;mem_sched_policy), <a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;addr_mapping),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;page_policy),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">maxAccessesPerRow</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;max_accesses_per_row),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;static_frontend_latency),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">backendLatency</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;static_backend_latency),</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a>(0), <a class="code" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">prevArrival</a>(0),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">nextReqTime</a>(0),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>(*<span class="keyword">this</span>),</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="classDRAMCtrl.html#ac8f112decf864fe3a7877790f950ebb9">activeRank</a>(0), <a class="code" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a>(0),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="classDRAMCtrl.html#a53cd749adf0797e909103aed5566535e">lastStatsResetTick</a>(0), <a class="code" href="classDRAMCtrl.html#aeee9895d0ea6c6e4f72491ce75f587dc">enableDRAMPowerdown</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;enable_dram_powerdown)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// sanity check the ranks since we rely on bit slicing for the</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// address decoding</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="logging_8hh.html#a2127c4f5f05a25aea5ffc00677fc3ffe">fatal_if</a>(!<a class="code" href="intmath_8hh.html#a24d23012d2c82d7b5b15df1418017bff">isPowerOf2</a>(<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>), <span class="stringliteral">&quot;DRAM rank count of %d is not &quot;</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;             <span class="stringliteral">&quot;allowed, must be a power of two\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="logging_8hh.html#a2127c4f5f05a25aea5ffc00677fc3ffe">fatal_if</a>(!<a class="code" href="intmath_8hh.html#a24d23012d2c82d7b5b15df1418017bff">isPowerOf2</a>(<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>), <span class="stringliteral">&quot;DRAM burst size %d is not allowed, &quot;</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;             <span class="stringliteral">&quot;must be a power of two\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>.resize(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;qos_priorities);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>.resize(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;qos_priorities);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a>* rank = <span class="keyword">new</span> <a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a>(*<span class="keyword">this</span>, <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>.push_back(rank);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// perform a basic check of the write thresholds</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_low_thresh_perc &gt;= <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_high_thresh_perc)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Write buffer low threshold %d must be smaller than the &quot;</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;              <span class="stringliteral">&quot;high threshold %d\n&quot;</span>, <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_low_thresh_perc,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;              <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;write_high_thresh_perc);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// determine the rows per bank by looking at the total capacity</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint64_t capacity = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a>(<a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">AbstractMemory::size</a>());</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// determine the dram actual capacity from the DRAM config in Mbytes</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    uint64_t deviceCapacity = <a class="code" href="classDRAMCtrl.html#a377540fe2bbf8f3465c13f27f37d228c">deviceSize</a> / (1024 * 1024) * <a class="code" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">devicesPerRank</a> *</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        ranksPerChannel;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// if actual DRAM size does not match memory capacity in system warn!</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (deviceCapacity != capacity / (1024 * 1024))</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;DRAM device capacity (%d Mbytes) does not match the &quot;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;             <span class="stringliteral">&quot;address range assigned (%d Mbytes)\n&quot;</span>, deviceCapacity,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;             capacity / (1024 * 1024));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Memory capacity %lld (%lld) bytes\n&quot;</span>, capacity,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">AbstractMemory::size</a>());</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Row buffer size %d bytes with %d columns per row buffer\n&quot;</span>,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a>, <a class="code" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a> = capacity / (<a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a> * <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a> * <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// some basic sanity checks</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a> &lt;= <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a> || <a class="code" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a> &lt;= <a class="code" href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">tRFC</a>) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;tREFI (%d) must be larger than tRP (%d) and tRFC (%d)\n&quot;</span>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;              <a class="code" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a>, <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a>, <a class="code" href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">tRFC</a>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// basic bank group architecture checks -&gt;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">bankGroupArch</a>) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="comment">// must have at least one bank per bank group</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">bankGroupsPerRank</a> &gt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;banks per rank (%d) must be equal to or larger than &quot;</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                  <span class="stringliteral">&quot;banks groups per rank (%d)\n&quot;</span>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                  <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>, <a class="code" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">bankGroupsPerRank</a>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="comment">// must have same number of banks in each bank group</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a> % <a class="code" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">bankGroupsPerRank</a>) != 0) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Banks per rank (%d) must be evenly divisible by bank groups &quot;</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                  <span class="stringliteral">&quot;per rank (%d) for equal banks per bank group\n&quot;</span>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                  <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>, bankGroupsPerRank);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="comment">// tCCD_L should be greater than minimal, back-to-back burst delay</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a> &lt;= <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;tCCD_L (%d) should be larger than tBURST (%d) when &quot;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                  <span class="stringliteral">&quot;bank groups per rank (%d) is greater than 1\n&quot;</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                  <a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a>, <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>, bankGroupsPerRank);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="comment">// tCCD_L_WR should be greater than minimal, back-to-back burst delay</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a6d55563dc2570e3f302a5aa09e86847a">tCCD_L_WR</a> &lt;= <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>) {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;tCCD_L_WR (%d) should be larger than tBURST (%d) when &quot;</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                  <span class="stringliteral">&quot;bank groups per rank (%d) is greater than 1\n&quot;</span>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                  <a class="code" href="classDRAMCtrl.html#a6d55563dc2570e3f302a5aa09e86847a">tCCD_L_WR</a>, <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>, bankGroupsPerRank);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="comment">// tRRD_L is greater than minimal, same bank group ACT-to-ACT delay</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="comment">// some datasheets might specify it equal to tRRD</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">tRRD_L</a> &lt; <a class="code" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">tRRD</a>) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;tRRD_L (%d) should be larger than tRRD (%d) when &quot;</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                  <span class="stringliteral">&quot;bank groups per rank (%d) is greater than 1\n&quot;</span>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                  <a class="code" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">tRRD_L</a>, <a class="code" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">tRRD</a>, bankGroupsPerRank);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a8cfb671aa6e52625c88c9a632ca4adec">  191</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a8cfb671aa6e52625c88c9a632ca4adec">DRAMCtrl::init</a>()</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6">MemCtrl::init</a>();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;   <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>.<a class="code" href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">isConnected</a>()) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;DRAMCtrl %s is unconnected!\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>.<a class="code" href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">sendRangeChange</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// a bit of sanity checks on the interleaving, save it for here to</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">// ensure that the system pointer is initialised</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#ab17cc11f25132b98646ec45bc782ac79">interleaved</a>()) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoRaBaChCo) {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a> != <a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#a2ca1f726dd151069e354a5e58c257067">granularity</a>()) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Channel interleaving of %s doesn&#39;t match RoRaBaChCo &quot;</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                      <span class="stringliteral">&quot;address map\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoRaBaCoCh ||</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                   <a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoCoRaBaCh) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="comment">// for the interleavings with channel bits in the bottom,</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <span class="comment">// if the system uses a channel striping granularity that</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <span class="comment">// is larger than the DRAM burst size, then map the</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <span class="comment">// sequential accesses within a stripe to a number of</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="comment">// columns in the DRAM, effectively placing some of the</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <span class="comment">// lower-order column bits as the least-significant bits</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="comment">// of the address (above the ones denoting the burst size)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            assert(<a class="code" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a> &gt;= 1);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="comment">// channel striping has to be done at a granularity that</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="comment">// is equal or larger to a cache line</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">system</a>()-&gt;cacheLineSize() &gt; <a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#a2ca1f726dd151069e354a5e58c257067">granularity</a>()) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Channel interleaving of %s must be at least as large &quot;</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                      <span class="stringliteral">&quot;as the cache line size\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="comment">// ...and equal or smaller than the row-buffer size</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a> &lt; <a class="code" href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">range</a>.<a class="code" href="classAddrRange.html#a2ca1f726dd151069e354a5e58c257067">granularity</a>()) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Channel interleaving of %s must be at most as large &quot;</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                      <span class="stringliteral">&quot;as the row-buffer size\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            <span class="comment">// this is essentially the check above, so just to be sure</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            assert(<a class="code" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a> &lt;= <a class="code" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a07b7a46679325610cf5293863351dca0">  239</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a07b7a46679325610cf5293863351dca0">DRAMCtrl::startup</a>()</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// remember the memory system mode of operation</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a> = <a class="code" href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">system</a>()-&gt;<a class="code" href="classSystem.html#a19aafc70a86bba48addec9d92ad70605">isTimingMode</a>();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a>) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="comment">// timestamp offset should be in clock cycles for DRAMPower</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a> = <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="comment">// update the start tick for the precharge accounting to the</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="comment">// current tick</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;startup(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a> - <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="comment">// shift the bus busy time sufficiently far ahead that we never</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="comment">// have to worry about negative values when computing the time for</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="comment">// the next request, this will add an insignificant bubble at the</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="comment">// start of simulation</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a> + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a3ddb47f5fb5188a2f7c63ae3b6fb6adb">  263</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a3ddb47f5fb5188a2f7c63ae3b6fb6adb">DRAMCtrl::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;recvAtomic: %s 0x%x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>(), pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(), <span class="stringliteral">&quot;Should not see packets where cache &quot;</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;             <span class="stringliteral">&quot;is responding&quot;</span>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// do the actual memory access and turn the packet into a response</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">access</a>(pkt);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> latency = 0;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a389afe9616729132378ab8228a74441d">hasData</a>()) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="comment">// this value is not supposed to be accurate, just enough to</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">// keep things going, mimic a closed page</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        latency = <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a> + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a> + <a class="code" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">tCL</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> latency;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#ac505f5dcdd19b9af5447baf6f45e4df5">  283</a></span>&#160;<a class="code" href="classDRAMCtrl.html#ac505f5dcdd19b9af5447baf6f45e4df5">DRAMCtrl::readQueueFull</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> neededEntries)<span class="keyword"> const</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Read queue limit %d, current size %d, entries needed %d\n&quot;</span>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a>, <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> + <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.size(),</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            neededEntries);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keyword">auto</span> rdsize_new = <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> + <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.size() + neededEntries;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> rdsize_new &gt; <a class="code" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;}</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a9331621237e440f70da3c2cbc58d9725">  294</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a9331621237e440f70da3c2cbc58d9725">DRAMCtrl::writeQueueFull</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> neededEntries)<span class="keyword"> const</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Write queue limit %d, current size %d, entries needed %d\n&quot;</span>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>, <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>, neededEntries);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">auto</span> wrsize_new = (<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> + neededEntries);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span>  wrsize_new &gt; <a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMCtrl::DRAMPacket</a>*</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a11e25ae277318dee1b35ecd5dc7a0b44">  304</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a11e25ae277318dee1b35ecd5dc7a0b44">DRAMCtrl::decodeAddr</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> dramPktAddr, <span class="keywordtype">unsigned</span> <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a>,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                     <span class="keywordtype">bool</span> isRead)<span class="keyword"> const</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// decode the address based on the address mapping scheme, with</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// Ro, Ra, Co, Ba and Ch denoting row, rank, column, bank and</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// channel, respectively</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    uint8_t rank;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    uint8_t bank;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// use a 64-bit unsigned during the computations as the row is</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// always the top bits, and check before creating the DRAMPacket</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    uint64_t row;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// truncate the address to a DRAM burst, which makes it unique to</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// a specific column, row, bank, rank and channel</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = dramPktAddr / <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// we have removed the lowest order address bits that denote the</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// position within the column</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoRaBaChCo || <a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoRaBaCoCh) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="comment">// the lowest order bits denote the column to ensure that</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="comment">// sequential cache lines occupy the same row</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="comment">// after the channel bits, get the bank bits to interleave</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="comment">// over the banks</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        bank = addr % <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="comment">// after the bank, we get the rank bits which thus interleaves</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="comment">// over the ranks</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        rank = addr % <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <span class="comment">// lastly, get the row bits, no need to remove them from addr</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        row = addr % <a class="code" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a> == Enums::RoCoRaBaCh) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="comment">// optimise for closed page mode and utilise maximum</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="comment">// parallelism of the DRAM (at the cost of power)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="comment">// take out the lower-order column bits</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="comment">// start with the bank bits, as this provides the maximum</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="comment">// opportunity for parallelism between requests</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        bank = addr % <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="comment">// next get the rank bits</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        rank = addr % <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        addr = addr / <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="comment">// next, the higher-order column bites</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        addr = addr / (<a class="code" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a> / <a class="code" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="comment">// lastly, get the row bits, no need to remove them from addr</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        row = addr % <a class="code" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown address mapping policy chosen!&quot;</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    assert(rank &lt; <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    assert(bank &lt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    assert(row &lt; <a class="code" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    assert(row &lt; <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Address: %lld Rank %d Bank %d Row %d\n&quot;</span>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            dramPktAddr, rank, bank, row);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// create the corresponding DRAM packet with the entry time and</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="comment">// ready time set to the current tick, the latter will be updated</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="comment">// later</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    uint16_t bank_id = <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a> * rank + bank;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>(pkt, isRead, rank, bank, row, bank_id, dramPktAddr,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                          size, <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[rank]-&gt;banks[bank], *<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[rank]);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a89ace0260a5feca88628aa2bd678642c">  380</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a89ace0260a5feca88628aa2bd678642c">DRAMCtrl::addToReadQueue</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pktCount)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="comment">// only add to the read queue here. whenever the request is</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="comment">// eventually done, set the readyTime, and call schedule()</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    assert(!pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>());</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    assert(pktCount != 0);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">// if the request size is larger than burst size, the pkt is split into</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">// multiple DRAM packets</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">// Note if the pkt starting address is not aligened to burst size, the</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// address of first DRAM packet is kept unaliged. Subsequent DRAM packets</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// are aligned to burst size boundaries. This is to ensure we accurately</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// check read packets against packets in write queue.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> base_addr = <a class="code" href="classDRAMCtrl.html#a48cce9b0709ddc8b80e5e53900c00478">getCtrlAddr</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = base_addr;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordtype">unsigned</span> pktsServicedByWrQ = 0;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="classDRAMCtrl_1_1BurstHelper.html">BurstHelper</a>* burst_helper = NULL;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cnt = 0; cnt &lt; pktCount; ++cnt) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a> = std::min((addr | (<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> - 1)) + 1,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                 base_addr + pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>()) - addr;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ad2d9477bf7b2fbcce3f1c4694ca2d8ef">readPktSize</a>[<a class="code" href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a>(size)]++;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a>++;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a51979f091beb20d235a366ee7b70313a">masterReadAccesses</a>[pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>()]++;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="comment">// First check write buffer to see if the data is already at</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="comment">// the controller</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="keywordtype">bool</span> foundInWrQ = <span class="keyword">false</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> burst_addr = <a class="code" href="classDRAMCtrl.html#a270ca9d90cbc513d5b143eca3b5453d4">burstAlign</a>(addr);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <span class="comment">// if the burst address is not present then there is no need</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="comment">// looking any further</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.find(burst_addr) != <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.end()) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; vec : <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>) {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> : vec) {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                    <span class="comment">// check if the read is subsumed in the write queue</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                    <span class="comment">// packet we are looking at</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;addr &lt;= addr &amp;&amp;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                       ((addr + size) &lt;= (<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;addr + <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;size))) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                        foundInWrQ = <span class="keyword">true</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>++;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                        pktsServicedByWrQ++;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                <span class="stringliteral">&quot;Read to addr %lld with size %d serviced by &quot;</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                <span class="stringliteral">&quot;write queue\n&quot;</span>,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                addr, size);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a729af6e893e79dd0d488fa62ef3f6e28">bytesReadWrQ</a> += <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                    }</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="comment">// If not found in the write q, make a DRAM packet and</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="comment">// push it onto the read queue</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordflow">if</span> (!foundInWrQ) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <span class="comment">// Make the burst helper for split packets</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            <span class="keywordflow">if</span> (pktCount &gt; 1 &amp;&amp; burst_helper == NULL) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Read to addr %lld translates to %d &quot;</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                        <span class="stringliteral">&quot;dram requests\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pktCount);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                burst_helper = <span class="keyword">new</span> <a class="code" href="classDRAMCtrl_1_1BurstHelper.html">BurstHelper</a>(pktCount);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = <a class="code" href="classDRAMCtrl.html#a11e25ae277318dee1b35ecd5dc7a0b44">decodeAddr</a>(pkt, addr, size, <span class="keyword">true</span>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a> = burst_helper;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            assert(!<a class="code" href="classDRAMCtrl.html#ac505f5dcdd19b9af5447baf6f45e4df5">readQueueFull</a>(1));</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a663a30bc895982bb4f71d420e51d818c">rdQLenPdf</a>[<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> + <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.size()]++;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Adding to read queue\n&quot;</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a93b393d43fe870baa25417c38e06d333">qosValue</a>()].push_back(dram_pkt);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            ++dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac7dbbbbdec60b55a1f6d54b61733670c">readEntries</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;            <span class="comment">// log packet</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">logRequest</a>(MemCtrl::READ, pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>(), pkt-&gt;<a class="code" href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">qosValue</a>(),</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                       dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7206eb9c464e7d78b313fc7c18d3e033">addr</a>, 1);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            <span class="comment">// Update stats</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a334ff962fede74679d7c27b7728c01db">avgRdQLen</a> = <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> + <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.size();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="comment">// Starting address of next dram pkt (aligend to burstSize boundary)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        addr = (addr | (<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> - 1)) + 1;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// If all packets are serviced by write queue, we send the repsonse back</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span> (pktsServicedByWrQ == pktCount) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <a class="code" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">accessAndRespond</a>(pkt, <a class="code" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">// Update how many split packets are serviced by write queue</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span> (burst_helper != NULL)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        burst_helper-&gt;<a class="code" href="classDRAMCtrl_1_1BurstHelper.html#ae0815101bc7957f13ce9351e574039c5">burstsServiced</a> = pktsServicedByWrQ;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// If we are not already scheduled to get a request out of the</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// queue, do so now</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Request scheduled immediately\n&quot;</span>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a637e6d86494bd6ee839df478a9025427">  487</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a637e6d86494bd6ee839df478a9025427">DRAMCtrl::addToWriteQueue</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pktCount)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">// only add to the write queue here. whenever the request is</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">// eventually done, set the readyTime, and call schedule()</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>());</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">// if the request size is larger than burst size, the pkt is split into</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// multiple DRAM packets</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> base_addr = <a class="code" href="classDRAMCtrl.html#a48cce9b0709ddc8b80e5e53900c00478">getCtrlAddr</a>(pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = base_addr;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cnt = 0; cnt &lt; pktCount; ++cnt) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a> = std::min((addr | (<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> - 1)) + 1,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                 base_addr + pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>()) - addr;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a07f48c6bbe1f2d32c2ab65d8a2f77c36">writePktSize</a>[<a class="code" href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a>(size)]++;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af13766b3bb021881240d0f441937517a">writeBursts</a>++;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9ecc1c367ef79328c7cf0f74ee826a38">masterWriteAccesses</a>[pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>()]++;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <span class="comment">// see if we can merge with an existing item in the write</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        <span class="comment">// queue and keep track of whether we have merged or not</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="keywordtype">bool</span> merged = <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.find(<a class="code" href="classDRAMCtrl.html#a270ca9d90cbc513d5b143eca3b5453d4">burstAlign</a>(addr)) !=</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.end();</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="comment">// if the item was not merged we need to create a new write</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <span class="comment">// and enqueue it</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordflow">if</span> (!merged) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = <a class="code" href="classDRAMCtrl.html#a11e25ae277318dee1b35ecd5dc7a0b44">decodeAddr</a>(pkt, addr, size, <span class="keyword">false</span>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            assert(<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &lt; <a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af0741fb44edf7ae9099c3ce77d2866ee">wrQLenPdf</a>[<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>]++;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Adding to write queue\n&quot;</span>);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;            <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a93b393d43fe870baa25417c38e06d333">qosValue</a>()].push_back(dram_pkt);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.insert(<a class="code" href="classDRAMCtrl.html#a270ca9d90cbc513d5b143eca3b5453d4">burstAlign</a>(addr));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;            <span class="comment">// log packet</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">logRequest</a>(MemCtrl::WRITE, pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>(), pkt-&gt;<a class="code" href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">qosValue</a>(),</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                       dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7206eb9c464e7d78b313fc7c18d3e033">addr</a>, 1);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;            assert(<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> == <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.size());</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="comment">// Update stats</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a546ed0750ea703015acecc31c4a80aa8">avgWrQLen</a> = <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;            <span class="comment">// increment write entries of the rank</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;            ++dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3099540e3185daa4006f11ceeafd20bb">writeEntries</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Merging write burst with existing queue entry\n&quot;</span>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            <span class="comment">// keep track of the fact that this burst effectively</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="comment">// disappeared as it was merged with an existing one</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a60b70644a57401815880daf79addb52c">mergedWrBursts</a>++;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        }</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="comment">// Starting address of next dram pkt (aligend to burstSize boundary)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        addr = (addr | (<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> - 1)) + 1;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">// we do not wait for the writes to be send to the actual memory,</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="comment">// but instead take responsibility for the consistency here and</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="comment">// snoop the write queue for any upcoming reads</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">// @todo, if a pkt size is larger than burst size, we might need a</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">// different front end latency</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">accessAndRespond</a>(pkt, <a class="code" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="comment">// If we are not already scheduled to get a request out of the</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// queue, do so now</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Request scheduled immediately\n&quot;</span>);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    }</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;}</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#acdf60060401567d0d445e7b06799c572">  561</a></span>&#160;<a class="code" href="classDRAMCtrl.html#acdf60060401567d0d445e7b06799c572">DRAMCtrl::printQs</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#if TRACING_ON</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;===READ QUEUE===\n\n&quot;</span>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; queue : <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; packet : queue) {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Read %lu\n&quot;</span>, packet-&gt;addr);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        }</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;\n===RESP QUEUE===\n\n&quot;</span>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; packet : <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Response %lu\n&quot;</span>, packet-&gt;addr);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;\n===WRITE QUEUE===\n\n&quot;</span>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; queue : <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; packet : queue) {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Write %lu\n&quot;</span>, packet-&gt;addr);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#endif // TRACING_ON</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a54cc6c75a9f00865e829d327e68bd528">  586</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a54cc6c75a9f00865e829d327e68bd528">DRAMCtrl::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// This is where we enter from the outside world</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;recvTimingReq: request %s addr %lld size %d\n&quot;</span>,</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>(), pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(), <span class="stringliteral">&quot;Should not see packets where cache &quot;</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;             <span class="stringliteral">&quot;is responding&quot;</span>);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()),</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;             <span class="stringliteral">&quot;Should only see read and writes at memory controller\n&quot;</span>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="comment">// Calc avg gap between requests</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">prevArrival</a> != 0) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adf778627e4f54d225d4491b4bbf26e4b">totGap</a> += <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - <a class="code" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">prevArrival</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">prevArrival</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="comment">// Find out how many dram packets a pkt translates to</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="comment">// If the burst size is equal or larger than the pkt size, then a pkt</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="comment">// translates to only one dram packet. Otherwise, a pkt translates to</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// multiple dram packets</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a> = pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() &amp; (<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> - 1);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dram_pkt_count = <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(offset + size, <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="comment">// run the QoS scheduler and assign a QoS priority value to the packet</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">qosSchedule</a>( { &amp;<a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>, &amp;<a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a> }, <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>, pkt);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">// check local buffers and do not accept if full</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        assert(size != 0);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a9331621237e440f70da3c2cbc58d9725">writeQueueFull</a>(dram_pkt_count)) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Write queue full, not accepting\n&quot;</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;            <span class="comment">// remember that we have to retry this port</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;            <a class="code" href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">retryWrReq</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a3af3a2b6d494f359a544ce0ceac2f3de">numWrRetry</a>++;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            <a class="code" href="classDRAMCtrl.html#a637e6d86494bd6ee839df478a9025427">addToWriteQueue</a>(pkt, dram_pkt_count);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a15d8b6f1b678e5fbf9595c713b9351b5">writeReqs</a>++;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0ad441ff7a3ad85bcbec5637097541a6">bytesWrittenSys</a> += <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>());</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        assert(size != 0);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#ac505f5dcdd19b9af5447baf6f45e4df5">readQueueFull</a>(dram_pkt_count)) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Read queue full, not accepting\n&quot;</span>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;            <span class="comment">// remember that we have to retry this port</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            <a class="code" href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">retryRdReq</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a592111d3cf4282928ec5e7b7694b29a0">numRdRetry</a>++;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            <a class="code" href="classDRAMCtrl.html#a89ace0260a5feca88628aa2bd678642c">addToReadQueue</a>(pkt, dram_pkt_count);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a158cf6d9d4c6a7cac88d2437fb49ca6b">readReqs</a>++;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0f8110799496557cbe18387de86b9613">bytesReadSys</a> += <a class="code" href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">size</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a0609a3945562267e6f92748621e835d9">  650</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a0609a3945562267e6f92748621e835d9">DRAMCtrl::processRespondEvent</a>()</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;            <span class="stringliteral">&quot;processRespondEvent(): Some req has reached its readyTime\n&quot;</span>);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.front();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// if a read has reached its ready-time, decrement the number of reads</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">// At this point the packet has been handled and there is a possibility</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="comment">// to switch to low-power mode if no other packet is available</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    --dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac7dbbbbdec60b55a1f6d54b61733670c">readEntries</a>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;number of read entries for rank %d is %d\n&quot;</span>,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac7dbbbbdec60b55a1f6d54b61733670c">readEntries</a>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="comment">// counter should at least indicate one outstanding request</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">// for this read</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    assert(dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> &gt; 0);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="comment">// read response received, decrement count</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    --dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">// at this moment should not have transitioned to a low-power state</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    assert((dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) &amp;&amp;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;           (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>) &amp;&amp;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;           (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>));</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="comment">// track if this is the last packet before idling</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">// and that there are no outstanding commands to this rank</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">isQueueEmpty</a>() &amp;&amp;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 0 &amp;&amp; <a class="code" href="classDRAMCtrl.html#aeee9895d0ea6c6e4f72491ce75f587dc">enableDRAMPowerdown</a>) {</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        <span class="comment">// verify that there are no events scheduled</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        assert(!dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        assert(!dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        <span class="comment">// if coming from active state, schedule power event to</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="comment">// active power-down else go to precharge power-down</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d sleep at tick %d; current power state is &quot;</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                <span class="stringliteral">&quot;%d\n&quot;</span>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="comment">// default to ACT power-down unless already in IDLE state</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="comment">// could be in IDLE if PRE issued before data returned</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10">PowerState</a> next_pwr_state = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;            next_pwr_state = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">powerDownSleep</a>(next_pwr_state, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a>) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <span class="comment">// it is a split packet</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a>-&gt;<a class="code" href="classDRAMCtrl_1_1BurstHelper.html#ae0815101bc7957f13ce9351e574039c5">burstsServiced</a>++;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a>-&gt;<a class="code" href="classDRAMCtrl_1_1BurstHelper.html#ae0815101bc7957f13ce9351e574039c5">burstsServiced</a> ==</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a>-&gt;<a class="code" href="classDRAMCtrl_1_1BurstHelper.html#a2a40d96d3fee08b5469243c26e05f9e7">burstCount</a>) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            <span class="comment">// we have now serviced all children packets of a system packet</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;            <span class="comment">// so we can now respond to the requester</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;            <span class="comment">// @todo we probably want to have a different front end and back</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            <span class="comment">// end latency for split packets</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            <a class="code" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">accessAndRespond</a>(dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#ae6bba118f1ee6c4b311cf6c586067acb">pkt</a>, <a class="code" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a> + <a class="code" href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">backendLatency</a>);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;            <span class="keyword">delete</span> dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">burstHelper</a> = NULL;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <span class="comment">// it is not a split packet</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <a class="code" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">accessAndRespond</a>(dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#ae6bba118f1ee6c4b311cf6c586067acb">pkt</a>, <a class="code" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a> + <a class="code" href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">backendLatency</a>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keyword">delete</span> <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.front();</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.pop_front();</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.empty()) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        assert(<a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.front()-&gt;readyTime &gt;= <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        assert(!<a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>, <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.front()-&gt;readyTime);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="comment">// if there is nothing left in any queue, signal a drain</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a> &amp;&amp;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            !<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &amp;&amp; !<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> &amp;&amp; <a class="code" href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74">allRanksDrained</a>()) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;DRAM controller done draining\n&quot;</span>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            <a class="code" href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">signalDrainDone</a>();</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="comment">// We have made a location in the queue available at this point,</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">// so if there is a read that was forced to wait, retry now</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">retryRdReq</a>) {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <a class="code" href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">retryRdReq</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>.<a class="code" href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">sendRetryReq</a>();</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;DRAMCtrl::DRAMPacketQueue::iterator</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a07dbfacee4a54c00ecf3f3aa7013fa16">  742</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a07dbfacee4a54c00ecf3f3aa7013fa16">DRAMCtrl::chooseNext</a>(<a class="code" href="classstd_1_1deque.html">DRAMPacketQueue</a>&amp; queue, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> extra_col_delay)</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">// This method does the arbitration between requests.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    DRAMCtrl::DRAMPacketQueue::iterator ret = queue.end();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">if</span> (!queue.empty()) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <span class="keywordflow">if</span> (queue.size() == 1) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            <span class="comment">// available rank corresponds to state refresh idle</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = *(queue.begin());</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>]-&gt;inRefIdleState()) {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                ret = queue.begin();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Single request, going to a free rank\n&quot;</span>);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Single request, going to a busy rank\n&quot;</span>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">memSchedPolicy</a> == Enums::fcfs) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            <span class="comment">// check if there is a packet going to a free rank</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = queue.begin(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != queue.end(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = *<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>]-&gt;inRefIdleState()) {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                    ret = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">memSchedPolicy</a> == Enums::frfcfs) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;            ret = <a class="code" href="classDRAMCtrl.html#ab4375ba5aebb78b2e8226239d4fdc76a">chooseNextFRFCFS</a>(queue, extra_col_delay);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No scheduling policy chosen\n&quot;</span>);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    }</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;DRAMCtrl::DRAMPacketQueue::iterator</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#ab4375ba5aebb78b2e8226239d4fdc76a">  777</a></span>&#160;<a class="code" href="classDRAMCtrl.html#ab4375ba5aebb78b2e8226239d4fdc76a">DRAMCtrl::chooseNextFRFCFS</a>(<a class="code" href="classstd_1_1deque.html">DRAMPacketQueue</a>&amp; queue, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> extra_col_delay)</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;{</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="comment">// Only determine this if needed</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="classstd_1_1vector.html">vector&lt;uint32_t&gt;</a> earliest_banks(<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>, 0);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="comment">// Has minBankPrep been called to populate earliest_banks?</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordtype">bool</span> filled_earliest_banks = <span class="keyword">false</span>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="comment">// can the PRE/ACT sequence be done without impacting utlization?</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordtype">bool</span> hidden_bank_prep = <span class="keyword">false</span>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="comment">// search for seamless row hits first, if no seamless row hit is</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// found then determine if there are other packets that can be issued</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// without incurring additional bus delay due to bank timing</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">// Will select closed rows first to enable more open row possibilies</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">// in future selections</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordtype">bool</span> found_hidden_bank = <span class="keyword">false</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">// remember if we found a row hit, not seamless, but bank prepped</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="comment">// and ready</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordtype">bool</span> found_prepped_pkt = <span class="keyword">false</span>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">// if we have no row hit, prepped or not, and no seamless packet,</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="comment">// just go for the earliest possible</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordtype">bool</span> found_earliest_pkt = <span class="keyword">false</span>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keyword">auto</span> selected_pkt_it = queue.end();</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// time we need to issue a column command to be seamless</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> min_col_at = std::max(<a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a> + extra_col_delay, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = queue.begin(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != queue.end() ; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt = *<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <span class="keyword">const</span> <a class="code" href="classDRAMCtrl_1_1Bank.html">Bank</a>&amp; bank = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">bankRef</a>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> col_allowed_at = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a00911b4a7a7ca32499578e086fa5283a">rdAllowedAt</a> :</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                                         bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a6fd58ac69255f58f2576f42dd1c33276">wrAllowedAt</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;%s checking packet in bank %d\n&quot;</span>,</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                __func__, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">bankRef</a>.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <span class="comment">// check if rank is not doing a refresh and thus is available, if not,</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        <span class="comment">// jump to the next packet</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ab811614cc5632a1c325998a40a3f8825">inRefIdleState</a>()) {</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                    <span class="stringliteral">&quot;%s bank %d - Rank %d available\n&quot;</span>, __func__,</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                    dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">bankRef</a>.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;            <span class="comment">// check if it is a row hit</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <span class="keywordflow">if</span> (bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> == dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">row</a>) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                <span class="comment">// no additional rank-to-rank or same bank-group</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                <span class="comment">// delays, or we switched read/write and might as well</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                <span class="comment">// go for the row hit</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                <span class="keywordflow">if</span> (col_allowed_at &lt;= min_col_at) {</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                    <span class="comment">// FCFS within the hits, giving priority to</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                    <span class="comment">// commands that can issue seamlessly, without</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                    <span class="comment">// additional delay, such as same rank accesses</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                    <span class="comment">// and/or different bank-group accesses</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;%s Seamless row buffer hit\n&quot;</span>, __func__);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                    selected_pkt_it = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                    <span class="comment">// no need to look through the remaining queue entries</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!found_hidden_bank &amp;&amp; !found_prepped_pkt) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                    <span class="comment">// if we did not find a packet to a closed row that can</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                    <span class="comment">// issue the bank commands without incurring delay, and</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                    <span class="comment">// did not yet find a packet to a prepped row, remember</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                    <span class="comment">// the current one</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                    selected_pkt_it = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                    found_prepped_pkt = <span class="keyword">true</span>;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;%s Prepped row buffer hit\n&quot;</span>, __func__);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!found_earliest_pkt) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <span class="comment">// if we have not initialised the bank status, do it</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                <span class="comment">// now, and only once per scheduling decisions</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                <span class="keywordflow">if</span> (!filled_earliest_banks) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                    <span class="comment">// determine entries with earliest bank delay</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                    std::tie(earliest_banks, hidden_bank_prep) =</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                        <a class="code" href="classDRAMCtrl.html#ac41372a5bd2a1c2106f7aa9e20af07e8">minBankPrep</a>(queue, min_col_at);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                    filled_earliest_banks = <span class="keyword">true</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                }</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                <span class="comment">// bank is amongst first available banks</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                <span class="comment">// minBankPrep will give priority to packets that can</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                <span class="comment">// issue seamlessly</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(earliest_banks[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>],</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                         dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a>)) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                    found_earliest_pkt = <span class="keyword">true</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                    found_hidden_bank = hidden_bank_prep;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                    <span class="comment">// give priority to packets that can issue</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                    <span class="comment">// bank commands &#39;behind the scenes&#39;</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                    <span class="comment">// any additional delay if any will be due to</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                    <span class="comment">// col-to-col command requirements</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                    <span class="keywordflow">if</span> (hidden_bank_prep || !found_prepped_pkt)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                        selected_pkt_it = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;            }</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;%s bank %d - Rank %d not available\n&quot;</span>, __func__,</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                    dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">bankRef</a>.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">if</span> (selected_pkt_it == queue.end()) {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;%s no available ranks found\n&quot;</span>, __func__);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    }</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">return</span> selected_pkt_it;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">  887</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">DRAMCtrl::accessAndRespond</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> static_latency)</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;{</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Responding to Address %lld.. &quot;</span>,pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordtype">bool</span> needsResponse = pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>();</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="comment">// do the actual memory access which also turns the packet into a</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="comment">// response</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <a class="code" href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">access</a>(pkt);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="comment">// turn packet around to go back to requester if response expected</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">if</span> (needsResponse) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        <span class="comment">// access already turned the packet into a response</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="comment">// response_time consumes the static latency and is charged also</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="comment">// with headerDelay that takes into account the delay provided by</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        <span class="comment">// the xbar and also the payloadDelay that takes into account the</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="comment">// number of data beats.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> response_time = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + static_latency + pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> +</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                             pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        <span class="comment">// Here we reset the timing of the packet before sending it out.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> = pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <span class="comment">// queue the packet in the response queue to be sent out after</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="comment">// the static latency has passed</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        <a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>.<a class="code" href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">schedTimingResp</a>(pkt, response_time);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        <span class="comment">// @todo the packet is going to be deleted, and the DRAMPacket</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <span class="comment">// is still having a pointer to it</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <a class="code" href="classDRAMCtrl.html#a712af966c9b96d2bc3cc0d25361bdfc1">pendingDelete</a>.reset(pkt);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Done\n&quot;</span>);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a6f2918ec23ddd901e763de2ebfe987c2">  924</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a6f2918ec23ddd901e763de2ebfe987c2">DRAMCtrl::activateBank</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a>&amp; rank_ref, <a class="code" href="classDRAMCtrl_1_1Bank.html">Bank</a>&amp; bank_ref,</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                       <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_tick, uint32_t row)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    assert(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.size() == <a class="code" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">activationLimit</a>);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Activate at tick %d\n&quot;</span>, act_tick);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="comment">// update the open row</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    assert(bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> == <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> = row;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">// start counting anew, this covers both the case when we</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="comment">// auto-precharged, and when this access is forced to</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// precharge</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#ae0480ffe9e97759c4687b53716cda8d3">bytesAccessed</a> = 0;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a8c9c22bb03ee0ed435725ab2fb38c09a">rowAccesses</a> = 0;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    ++rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    assert(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> &lt;= <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Activate bank %d, rank %d at tick %lld, now got %d active\n&quot;</span>,</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;            bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, act_tick,</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;            <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>]-&gt;numBanksActive);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::ACT, bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>,</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                               act_tick));</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,ACT,%d,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(act_tick, <a class="code" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a>) -</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;            <a class="code" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a>, bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="comment">// The next access has to respect tRAS for this bank</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a> = act_tick + <a class="code" href="classDRAMCtrl.html#a2f51efde09e5109c6dabc084ddc688f5">tRAS</a>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="comment">// Respect the row-to-column command delay for both read and write cmds</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a00911b4a7a7ca32499578e086fa5283a">rdAllowedAt</a> = std::max(act_tick + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>, bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a00911b4a7a7ca32499578e086fa5283a">rdAllowedAt</a>);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a6fd58ac69255f58f2576f42dd1c33276">wrAllowedAt</a> = std::max(act_tick + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>, bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#a6fd58ac69255f58f2576f42dd1c33276">wrAllowedAt</a>);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="comment">// start by enforcing tRRD</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <span class="comment">// next activate to any bank in this rank must not happen</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        <span class="comment">// before tRRD</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">bankGroupArch</a> &amp;&amp; (bank_ref.<a class="code" href="classDRAMCtrl_1_1Bank.html#af6c7d3ce331371125f2b38f3626d7408">bankgr</a> == rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].bankgr)) {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;            <span class="comment">// bank group architecture requires longer delays between</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;            <span class="comment">// ACT commands within the same bank group.  Use tRRD_L</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;            <span class="comment">// in this case</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;            rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].actAllowedAt = std::max(act_tick + <a class="code" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">tRRD_L</a>,</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                             rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].actAllowedAt);</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            <span class="comment">// use shorter tRRD value when either</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            <span class="comment">// 1) bank group architecture is not supportted</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;            <span class="comment">// 2) bank is in a different bank group</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].actAllowedAt = std::max(act_tick + <a class="code" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">tRRD</a>,</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                                             rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].actAllowedAt);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        }</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="comment">// next, we deal with tXAW, if the activation limit is disabled</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="comment">// then we directly schedule an activate power event</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">if</span> (!rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.empty()) {</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        <span class="comment">// sanity check</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        <span class="keywordflow">if</span> (rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back() &amp;&amp;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;           (act_tick - rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back()) &lt; <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>) {</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Got %d activates in window %d (%llu - %llu) which &quot;</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                  <span class="stringliteral">&quot;is smaller than %llu\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">activationLimit</a>, act_tick -</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                  rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back(), act_tick,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                  rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back(), <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        }</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <span class="comment">// shift the times used for the book keeping, the last element</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="comment">// (highest index) is the oldest one and hence the lowest value</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.pop_back();</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="comment">// record an new activation (in the future)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.push_front(act_tick);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        <span class="comment">// cannot activate more than X times in time window tXAW, push the</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        <span class="comment">// next one (the X + 1&#39;st activate) to be tXAW away from the</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <span class="comment">// oldest in our window of X</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <span class="keywordflow">if</span> (rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back() &amp;&amp;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;           (act_tick - rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back()) &lt; <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Enforcing tXAW with X = %d, next activate &quot;</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                    <span class="stringliteral">&quot;no earlier than %llu\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">activationLimit</a>,</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                    rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back() + <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                <span class="comment">// next activate must not happen before end of window</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].actAllowedAt =</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                    std::max(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">actTicks</a>.back() + <a class="code" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a>,</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                             rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].actAllowedAt);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        }</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="comment">// at the point when this activate takes place, make sure we</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">// transition to the active power state</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">if</span> (!rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>, act_tick);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>.<a class="code" href="classEvent.html#ad39cc53b3ea947492a69bac094d874b3">when</a>() &gt; act_tick)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        <span class="comment">// move it sooner in time</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>, act_tick);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;}</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e"> 1025</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e">DRAMCtrl::prechargeBank</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a>&amp; rank_ref, <a class="code" href="classDRAMCtrl_1_1Bank.html">Bank</a>&amp; bank, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> pre_at, <span class="keywordtype">bool</span> trace)</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;{</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="comment">// make sure the bank has an open row</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    assert(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> != <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="comment">// sample the bytes per activate here since we are closing</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">// the page</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adb2807b8b762511811f231321b9cc9f2">bytesPerActivate</a>.<a class="code" href="classStats_1_1DistBase.html#af90c2e330c98bf517d3ad40265647e74">sample</a>(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#ae0480ffe9e97759c4687b53716cda8d3">bytesAccessed</a>);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> = <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="comment">// no precharge allowed before this one</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a> = pre_at;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> pre_done_at = pre_at + <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1b4486326786655058c8971e3d155d6e">actAllowedAt</a> = std::max(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1b4486326786655058c8971e3d155d6e">actAllowedAt</a>, pre_done_at);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    assert(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> != 0);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    --rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Precharging bank %d, rank %d at tick %lld, now got &quot;</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;            <span class="stringliteral">&quot;%d active\n&quot;</span>, bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, pre_at,</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;            rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">if</span> (trace) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PRE, bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                   pre_at));</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PRE,%d,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(pre_at, <a class="code" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a>) -</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                <a class="code" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a>, bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">bank</a>, rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="comment">// if we look at the current number of active banks we might be</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="comment">// tempted to think the DRAM is now idle, however this can be</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="comment">// undone by an activate that is scheduled to happen before we</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="comment">// would have reached the idle state, so schedule an event and</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">// rather check once we actually make it to the point in time when</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="comment">// the (last) precharge takes place</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">if</span> (!rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>, pre_done_at);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        <span class="comment">// New event, increment count</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        ++rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>.<a class="code" href="classEvent.html#ad39cc53b3ea947492a69bac094d874b3">when</a>() &lt; pre_done_at) {</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;        <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(rank_ref.<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>, pre_done_at);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;}</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12"> 1073</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12">DRAMCtrl::doDRAMAccess</a>(<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* dram_pkt)</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;{</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Timing access to addr %lld, rank/bank/row %d %d %d\n&quot;</span>,</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7206eb9c464e7d78b313fc7c18d3e033">addr</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">row</a>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="comment">// get the rank</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a>&amp; rank = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="comment">// are we in or transitioning to a low-power state and have not scheduled</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="comment">// a power-up event?</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="comment">// if so, wake up from power down to issue RD/WR burst</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">if</span> (rank.<a class="code" href="classDRAMCtrl_1_1Rank.html#a710c9f0a0e279762eaa75a08cf163e93">inLowPowerState</a>) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        assert(rank.<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        rank.<a class="code" href="classDRAMCtrl_1_1Rank.html#a3c334186386ffb732a4221110a070919">scheduleWakeUpEvent</a>(<a class="code" href="classDRAMCtrl.html#afe9e2c154687e0e105986bafd5f8856c">tXP</a>);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="comment">// get the bank</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Bank.html">Bank</a>&amp; bank = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">bankRef</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="comment">// for the state we need to track if it is a row hit or not</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordtype">bool</span> row_hit = <span class="keyword">true</span>;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="comment">// Determine the access latency and update the bank state</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">if</span> (bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> == dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">row</a>) {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        <span class="comment">// nothing to do</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        row_hit = <span class="keyword">false</span>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        <span class="comment">// If there is a page open, precharge it.</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        <span class="keywordflow">if</span> (bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">openRow</a> != <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>) {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;            <a class="code" href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e">prechargeBank</a>(rank, bank, std::max(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()));</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        }</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        <span class="comment">// next we need to account for the delay in activating the</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="comment">// page</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_tick = std::max(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a1b4486326786655058c8971e3d155d6e">actAllowedAt</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        <span class="comment">// Record the activation and deal with all the global timing</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        <span class="comment">// constraints caused be a new activation (tRRD and tXAW)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <a class="code" href="classDRAMCtrl.html#a6f2918ec23ddd901e763de2ebfe987c2">activateBank</a>(rank, bank, act_tick, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">row</a>);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    }</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="comment">// respect any constraints on the command (e.g. tRCD or tCCD)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> col_allowed_at = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ?</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                          bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a00911b4a7a7ca32499578e086fa5283a">rdAllowedAt</a> : bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a6fd58ac69255f58f2576f42dd1c33276">wrAllowedAt</a>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="comment">// we need to wait until the bus is available before we can issue</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="comment">// the command; need minimum of tBURST between commands</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> cmd_at = std::max({col_allowed_at, <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()});</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="comment">// update the packet ready time</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a> = cmd_at + <a class="code" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">tCL</a> + <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="comment">// update the time for the next read/write burst for each</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="comment">// bank (add a max with tCCD/tCCD_L/tCCD_L_WR here)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> dly_to_rd_cmd;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> dly_to_wr_cmd;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;            <span class="comment">// next burst to same bank group in this rank must not happen</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;            <span class="comment">// before tCCD_L.  Different bank group timing requirement is</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;            <span class="comment">// tBURST; Add tCS for different ranks</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;            <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a> == <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>) {</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">bankGroupArch</a> &amp;&amp;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                   (bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#af6c7d3ce331371125f2b38f3626d7408">bankgr</a> == <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].bankgr)) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                    <span class="comment">// bank group architecture requires longer delays between</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                    <span class="comment">// RD/WR burst commands to the same bank group.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                    <span class="comment">// tCCD_L is default requirement for same BG timing</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                    <span class="comment">// tCCD_L_WR is required for write-to-write</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                    <span class="comment">// Need to also take bus turnaround delays into account</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                    dly_to_rd_cmd = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ?</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                                    <a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a> : std::max(<a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a>, <a class="code" href="classDRAMCtrl.html#af01026fb9b7335850d07abd168b696b7">wrToRdDly</a>);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                    dly_to_wr_cmd = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ?</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                    std::max(<a class="code" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a>, <a class="code" href="classDRAMCtrl.html#a248a3867bbc32605daeb33032f153091">rdToWrDly</a>) : <a class="code" href="classDRAMCtrl.html#a6d55563dc2570e3f302a5aa09e86847a">tCCD_L_WR</a>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                    <span class="comment">// tBURST is default requirement for diff BG timing</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                    <span class="comment">// Need to also take bus turnaround delays into account</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                    dly_to_rd_cmd = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a> : <a class="code" href="classDRAMCtrl.html#af01026fb9b7335850d07abd168b696b7">wrToRdDly</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                    dly_to_wr_cmd = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? <a class="code" href="classDRAMCtrl.html#a248a3867bbc32605daeb33032f153091">rdToWrDly</a> : <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                }</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                <span class="comment">// different rank is by default in a different bank group and</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                <span class="comment">// doesn&#39;t require longer tCCD or additional RTW, WTR delays</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                <span class="comment">// Need to account for rank-to-rank switching with tCS</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                dly_to_wr_cmd = <a class="code" href="classDRAMCtrl.html#a2dc83eef7f1e08734b0695c15b4ab249">rankToRankDly</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                dly_to_rd_cmd = <a class="code" href="classDRAMCtrl.html#a2dc83eef7f1e08734b0695c15b4ab249">rankToRankDly</a>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;            }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;            <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].rdAllowedAt = std::max(cmd_at + dly_to_rd_cmd,</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                                             <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].rdAllowedAt);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;            <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].wrAllowedAt = std::max(cmd_at + dly_to_wr_cmd,</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                                             <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].wrAllowedAt);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        }</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    }</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="comment">// Save rank of current access</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="classDRAMCtrl.html#ac8f112decf864fe3a7877790f950ebb9">activeRank</a> = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">// If this is a write, we also need to respect the write recovery</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="comment">// time before a precharge, in the case of a read, respect the</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// read to precharge constraint</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a> = std::max(bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a>,</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                 dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? cmd_at + <a class="code" href="classDRAMCtrl.html#a680a2a39548e49ce0f2395710b095567">tRTP</a> :</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                 dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a> + <a class="code" href="classDRAMCtrl.html#a336384539e0cdac4da285d2684684a9e">tWR</a>);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="comment">// increment the bytes accessed and the accesses per row</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#ae0480ffe9e97759c4687b53716cda8d3">bytesAccessed</a> += <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    ++bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a8c9c22bb03ee0ed435725ab2fb38c09a">rowAccesses</a>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="comment">// if we reached the max, then issue with an auto-precharge</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordtype">bool</span> auto_precharge = <a class="code" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a> == Enums::close ||</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a8c9c22bb03ee0ed435725ab2fb38c09a">rowAccesses</a> == <a class="code" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">maxAccessesPerRow</a>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">// if we did not hit the limit, we might still want to</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="comment">// auto-precharge</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordflow">if</span> (!auto_precharge &amp;&amp;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        (<a class="code" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a> == Enums::open_adaptive ||</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;         <a class="code" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a> == Enums::close_adaptive)) {</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        <span class="comment">// a twist on the open and close page policies:</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <span class="comment">// 1) open_adaptive page policy does not blindly keep the</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        <span class="comment">// page open, but close it if there are no row hits, and there</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        <span class="comment">// are bank conflicts in the queue</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        <span class="comment">// 2) close_adaptive page policy does not blindly close the</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        <span class="comment">// page, but closes it only if there are no row hits in the queue.</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        <span class="comment">// In this case, only force an auto precharge when there</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        <span class="comment">// are no same page hits in the queue</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        <span class="keywordtype">bool</span> got_more_hits = <span class="keyword">false</span>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        <span class="keywordtype">bool</span> got_bank_conflict = <span class="keyword">false</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        <span class="comment">// either look at the read queue or write queue</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;DRAMPacketQueue&gt;</a>&amp; queue =</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a> : <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        <span class="keywordflow">for</span> (uint8_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = queue[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].begin();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;            <span class="comment">// keep on looking until we find a hit or reach the end of the queue</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;            <span class="comment">// 1) if a hit is found, then both open and close adaptive policies keep</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;            <span class="comment">// the page open</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;            <span class="comment">// 2) if no hit is found, got_bank_conflict is set to true if a bank</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;            <span class="comment">// conflict request is waiting in the queue</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;            <span class="comment">// 3) make sure we are not considering the packet that we are</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;            <span class="comment">// currently dealing with</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            <span class="keywordflow">while</span> (!got_more_hits &amp;&amp; <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> != queue[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].end()) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                <span class="keywordflow">if</span> (dram_pkt != (*<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)) {</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;                    <span class="keywordtype">bool</span> same_rank_bank = (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a> == (*p)-&gt;rank) &amp;&amp;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                                          (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a> == (*p)-&gt;bank);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                    <span class="keywordtype">bool</span> same_row = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">row</a> == (*p)-&gt;row;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                    got_more_hits |= same_rank_bank &amp;&amp; same_row;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                    got_bank_conflict |= same_rank_bank &amp;&amp; !same_row;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                ++<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;            }</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;            <span class="keywordflow">if</span> (got_more_hits)</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        <span class="comment">// auto pre-charge when either</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <span class="comment">// 1) open_adaptive policy, we have not got any more hits, and</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        <span class="comment">//    have a bank conflict</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;        <span class="comment">// 2) close_adaptive policy and we have not got any more hits</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        auto_precharge = !got_more_hits &amp;&amp;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;            (got_bank_conflict || <a class="code" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a> == Enums::close_adaptive);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    }</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="comment">// DRAMPower trace command to be written</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    std::string mem_cmd = dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>() ? <span class="stringliteral">&quot;RD&quot;</span> : <span class="stringliteral">&quot;WR&quot;</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="comment">// MemCommand required for DRAMPower library</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    MemCommand::cmds command = (mem_cmd == <span class="stringliteral">&quot;RD&quot;</span>) ? <a class="code" href="bitfields_8hh.html#aefaf886fe6a8977a1a887fb491a6e82c">MemCommand::RD</a> :</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                                   MemCommand::WR;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">// Update bus state to reflect when previous command was issued</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a> = cmd_at + <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Access to %lld, ready at %lld next burst at %lld.\n&quot;</span>,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7206eb9c464e7d78b313fc7c18d3e033">addr</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a>, <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a>);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">rankRef</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(command, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a>,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                        cmd_at));</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,%s,%d,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(cmd_at, <a class="code" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a>) -</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;            <a class="code" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a>, mem_cmd, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">bank</a>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">rank</a>);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">// if this access should use auto-precharge, then we are</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="comment">// closing the row after the read/write burst</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">if</span> (auto_precharge) {</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        <span class="comment">// if auto-precharge push a PRE command at the correct tick to the</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        <span class="comment">// list used by DRAMPower library to calculate power</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        <a class="code" href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e">prechargeBank</a>(rank, bank, std::max(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), bank.<a class="code" href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">preAllowedAt</a>));</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Auto-precharged bank: %d\n&quot;</span>, dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a22cd0c3ab4ab2b27631b43ae1246d7c4">bankId</a>);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="comment">// Update the minimum timing between the requests, this is a</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="comment">// conservative estimate of when we have to schedule the next</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="comment">// request to not introduce any unecessary bubbles. In most cases</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="comment">// we will wake up sooner than we have to.</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">nextReqTime</a> = <a class="code" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">nextBurstAt</a> - (<a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a> + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="comment">// Update the stats and schedule the next request</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">if</span> (dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">isRead</a>()) {</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        ++<a class="code" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;        <span class="keywordflow">if</span> (row_hit)</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a6c2f3d6cfccfd92ce2b00c44eba0c8c7">readRowHits</a>++;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aa818a790e2e8f8234ce958e16c8759fe">bytesReadDRAM</a> += <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a5fff79bb82ee603b288ce5fa0b9e4ff5">perBankRdBursts</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a22cd0c3ab4ab2b27631b43ae1246d7c4">bankId</a>]++;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        <span class="comment">// Update latency stats</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a00f5de249d25e2b65cb590810002decf">totMemAccLat</a> += dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a> - dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9fb8f9f72bb1b0d39e964ac7bb088015">entryTime</a>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a616680e33f0716fbc4c94a37adb462e1">masterReadTotalLat</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a09ef557763e727dc33a252abe0672328">masterId</a>()] +=</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a> - dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9fb8f9f72bb1b0d39e964ac7bb088015">entryTime</a>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a57050ef69ac483041c40a9959e64369c">totBusLat</a> += <a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac7b995cf927981c78b27aaf7734e1cf6">totQLat</a> += cmd_at - dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9fb8f9f72bb1b0d39e964ac7bb088015">entryTime</a>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac1a336c10cc8d22aba5dee3584874d8a">masterReadBytes</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a09ef557763e727dc33a252abe0672328">masterId</a>()] += dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a4d186ded748a2484124a5888f9f4db1e">size</a>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;        ++<a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;        <span class="keywordflow">if</span> (row_hit)</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4421f56ee7a75fff239467a7e86d6d31">writeRowHits</a>++;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a5f40b0a24e32c8e5eec8020b32cc29c5">bytesWritten</a> += <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a55ec23463704b8da28298530bf54a173">perBankWrBursts</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a22cd0c3ab4ab2b27631b43ae1246d7c4">bankId</a>]++;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4de2ed54d48a55b14792ca8f53c16877">masterWriteBytes</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a09ef557763e727dc33a252abe0672328">masterId</a>()] += dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a4d186ded748a2484124a5888f9f4db1e">size</a>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;        <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af1dc315f71ca994a9c6d7eb185bc7d9a">masterWriteTotalLat</a>[dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a09ef557763e727dc33a252abe0672328">masterId</a>()] +=</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;            dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">readyTime</a> - dram_pkt-&gt;<a class="code" href="classDRAMCtrl_1_1DRAMPacket.html#a9fb8f9f72bb1b0d39e964ac7bb088015">entryTime</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    }</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#ad44eb7aa821b2e88ebaf1a81ff3cb970"> 1302</a></span>&#160;<a class="code" href="classDRAMCtrl.html#ad44eb7aa821b2e88ebaf1a81ff3cb970">DRAMCtrl::processNextReqEvent</a>()</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;{</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="comment">// transition is handled by QoS algorithm if enabled</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ae775bb37fedc3af1760fd0c3eeedb533">turnPolicy</a>) {</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        <span class="comment">// select bus state - only done if QoS algorithms are in use</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a> = <a class="code" href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">selectNextBusState</a>();</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    }</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="comment">// detect bus state change</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordtype">bool</span> switched_cmd_type = (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> != <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a>);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="comment">// record stats</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">recordTurnaroundStats</a>();</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;QoS Turnarounds selected state %s %s\n&quot;</span>,</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;            (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a>==MemCtrl::READ)?<span class="stringliteral">&quot;READ&quot;</span>:<span class="stringliteral">&quot;WRITE&quot;</span>,</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;            switched_cmd_type?<span class="stringliteral">&quot;[turnaround triggered]&quot;</span>:<span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">if</span> (switched_cmd_type) {</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>) {</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                    <span class="stringliteral">&quot;Switching to writes after %d reads with %d reads &quot;</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                    <span class="stringliteral">&quot;waiting\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a>, <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a>);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a06eb89e7b6f98e324c18527e636874c4">rdPerTurnAround</a>.<a class="code" href="classStats_1_1DistBase.html#af90c2e330c98bf517d3ad40265647e74">sample</a>(<a class="code" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a>);</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            <a class="code" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a> = 0;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                    <span class="stringliteral">&quot;Switching to reads after %d writes with %d writes &quot;</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                    <span class="stringliteral">&quot;waiting\n&quot;</span>, <a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a>, <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;            <a class="code" href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">stats</a>.<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4b88d5c046108c2483736e5df1dda657">wrPerTurnAround</a>.<a class="code" href="classStats_1_1DistBase.html#af90c2e330c98bf517d3ad40265647e74">sample</a>(<a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a>);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;            <a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a> = 0;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    }</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="comment">// updates current state</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> = <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a>;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="comment">// check ranks for refresh/wakeup - uses busStateNext, so done after turnaround</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="comment">// decisions</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordtype">int</span> busyRanks = 0;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>) {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;inRefIdleState()) {</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;pwrState != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                <span class="comment">// rank is busy refreshing</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d is not available\n&quot;</span>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;rank);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                busyRanks++;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                <span class="comment">// let the rank know that if it was waiting to drain, it</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                <span class="comment">// is now done and ready to proceed</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;checkDrainDone();</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;            }</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;            <span class="comment">// check if we were in self-refresh and haven&#39;t started</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;            <span class="comment">// to transition out</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;pwrState == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) &amp;&amp; <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;inLowPowerState) {</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d is in self-refresh\n&quot;</span>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;rank);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                <span class="comment">// if we have commands queued to this rank and we don&#39;t have</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;                <span class="comment">// a minimum number of active commands enqueued,</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                <span class="comment">// exit self-refresh</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;forceSelfRefreshExit()) {</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;rank %d was in self refresh and&quot;</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                           <span class="stringliteral">&quot; should wake up\n&quot;</span>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;rank);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;                    <span class="comment">//wake up from self-refresh</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;scheduleWakeUpEvent(<a class="code" href="classDRAMCtrl.html#a44a299190150358cb8883d49da5451d2">tXS</a>);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                    <span class="comment">// things are brought back into action once a refresh is</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                    <span class="comment">// performed after self-refresh</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                    <span class="comment">// continue with selection for other ranks</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                }</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;            }</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        }</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    }</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">if</span> (busyRanks == <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>) {</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;        <span class="comment">// if all ranks are refreshing wait for them to finish</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;        <span class="comment">// and stall this state machine without taking any further</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;        <span class="comment">// action, and do not schedule a new nextReqEvent</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    }</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="comment">// when we get here it is either a read or a write</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>) {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        <span class="comment">// track if we should switch or not</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        <span class="keywordtype">bool</span> switch_to_writes = <span class="keyword">false</span>;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> == 0) {</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;            <span class="comment">// In the case there is no read request to go next,</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;            <span class="comment">// trigger writes if we have passed the low threshold (or</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;            <span class="comment">// if we are draining)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;            <span class="keywordflow">if</span> (!(<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> == 0) &amp;&amp;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a> ||</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                 <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &gt; <a class="code" href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">writeLowThreshold</a>)) {</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Switching to writes due to read queue empty\n&quot;</span>);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                switch_to_writes = <span class="keyword">true</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                <span class="comment">// check if we are drained</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                <span class="comment">// not done draining until in PWR_IDLE state</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;                <span class="comment">// ensuring all banks are closed and</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                <span class="comment">// have exited low power states</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a> &amp;&amp;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                    <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.empty() &amp;&amp; <a class="code" href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74">allRanksDrained</a>()) {</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;DRAM controller done draining\n&quot;</span>);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;                    <a class="code" href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">signalDrainDone</a>();</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                }</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                <span class="comment">// nothing to do, not even any point in scheduling an</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                <span class="comment">// event for the next request</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;            }</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;            <span class="keywordtype">bool</span> read_found = <span class="keyword">false</span>;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;            DRAMPacketQueue::iterator to_read;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;            uint8_t prio = <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>();</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> queue = <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>.rbegin();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                 queue != <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>.rend(); ++queue) {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                prio--;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;                        <span class="stringliteral">&quot;DRAM controller checking READ queue [%d] priority [%d elements]\n&quot;</span>,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                        prio, queue-&gt;size());</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                <span class="comment">// Figure out which read request goes next</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                <span class="comment">// If we are changing command type, incorporate the minimum</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                <span class="comment">// bus turnaround delay which will be tCS (different rank) case</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                to_read = <a class="code" href="classDRAMCtrl.html#a07dbfacee4a54c00ecf3f3aa7013fa16">chooseNext</a>((*queue), switched_cmd_type ? <a class="code" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">tCS</a> : 0);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;                <span class="keywordflow">if</span> (to_read != queue-&gt;end()) {</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                    <span class="comment">// candidate read found</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;                    read_found = <span class="keyword">true</span>;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                }</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;            }</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;            <span class="comment">// if no read to an available rank is found then return</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;            <span class="comment">// at this point. There could be writes to the available ranks</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;            <span class="comment">// which are above the required threshold. However, to</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;            <span class="comment">// avoid adding more complexity to the code, return and wait</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;            <span class="comment">// for a refresh event to kick things into action again.</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;            <span class="keywordflow">if</span> (!read_found) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;No Reads Found - exiting\n&quot;</span>);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                <span class="keywordflow">return</span>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;            }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;            <span class="keyword">auto</span> dram_pkt = *to_read;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;            assert(dram_pkt-&gt;rankRef.inRefIdleState());</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;            <a class="code" href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12">doDRAMAccess</a>(dram_pkt);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;            <span class="comment">// Every respQueue which will generate an event, increment count</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;            ++dram_pkt-&gt;rankRef.outstandingEvents;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;            <span class="comment">// sanity check</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;            assert(dram_pkt-&gt;size &lt;= <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;            assert(dram_pkt-&gt;readyTime &gt;= <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;            <span class="comment">// log the response</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">logResponse</a>(MemCtrl::READ, (*to_read)-&gt;masterId(),</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                        dram_pkt-&gt;qosValue(), dram_pkt-&gt;getAddr(), 1,</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                        dram_pkt-&gt;readyTime - dram_pkt-&gt;entryTime);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;            <span class="comment">// Insert into response queue. It will be sent back to the</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;            <span class="comment">// requester at its readyTime</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.empty()) {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                assert(!<a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>, dram_pkt-&gt;readyTime);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                assert(<a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.back()-&gt;readyTime &lt;= dram_pkt-&gt;readyTime);</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                assert(<a class="code" href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">respondEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;            }</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;            <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.push_back(dram_pkt);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;            <span class="comment">// we have so many writes that we have to transition</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &gt; <a class="code" href="classDRAMCtrl.html#ac6eef2ce959ef8ca4921f645cc89763d">writeHighThreshold</a>) {</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                switch_to_writes = <span class="keyword">true</span>;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;            }</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;            <span class="comment">// remove the request from the queue - the iterator is no longer valid .</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;            <a class="code" href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">readQueue</a>[dram_pkt-&gt;qosValue()].erase(to_read);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;        }</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;        <span class="comment">// switching to writes, either because the read queue is empty</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;        <span class="comment">// and the writes have passed the low threshold (or we are</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;        <span class="comment">// draining), or because the writes hit the hight threshold</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;        <span class="keywordflow">if</span> (switch_to_writes) {</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;            <span class="comment">// transition to writing</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a> = <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a>;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        }</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        <span class="keywordtype">bool</span> write_found = <span class="keyword">false</span>;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        DRAMPacketQueue::iterator to_write;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        uint8_t prio = <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>();</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> queue = <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>.rbegin();</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;             queue != <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>.rend(); ++queue) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;            prio--;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                    <span class="stringliteral">&quot;DRAM controller checking WRITE queue [%d] priority [%d elements]\n&quot;</span>,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;                    prio, queue-&gt;size());</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;            <span class="comment">// If we are changing command type, incorporate the minimum</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;            <span class="comment">// bus turnaround delay</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;            to_write = <a class="code" href="classDRAMCtrl.html#a07dbfacee4a54c00ecf3f3aa7013fa16">chooseNext</a>((*queue),</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                                  switched_cmd_type ? std::min(<a class="code" href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">tRTW</a>, <a class="code" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">tCS</a>) : 0);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;            <span class="keywordflow">if</span> (to_write != queue-&gt;end()) {</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                write_found = <span class="keyword">true</span>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;            }</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        }</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;        <span class="comment">// if there are no writes to a rank that is available to service</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;        <span class="comment">// requests (i.e. rank is in refresh idle state) are found then</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;        <span class="comment">// return. There could be reads to the available ranks. However, to</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;        <span class="comment">// avoid adding more complexity to the code, return at this point and</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;        <span class="comment">// wait for a refresh event to kick things into action again.</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;        <span class="keywordflow">if</span> (!write_found) {</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;No Writes Found - exiting\n&quot;</span>);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        }</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;        <span class="keyword">auto</span> dram_pkt = *to_write;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;        assert(dram_pkt-&gt;rankRef.inRefIdleState());</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        <span class="comment">// sanity check</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;        assert(dram_pkt-&gt;size &lt;= <a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>);</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;        <a class="code" href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12">doDRAMAccess</a>(dram_pkt);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;        <span class="comment">// removed write from queue, decrement count</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;        --dram_pkt-&gt;rankRef.writeEntries;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;        <span class="comment">// Schedule write done event to decrement event count</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;        <span class="comment">// after the readyTime has been reached</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;        <span class="comment">// Only schedule latest write event to minimize events</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;        <span class="comment">// required; only need to ensure that final event scheduled covers</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;        <span class="comment">// the time that writes are outstanding and bus is active</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;        <span class="comment">// to holdoff power-down entry events</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;        <span class="keywordflow">if</span> (!dram_pkt-&gt;rankRef.writeDoneEvent.scheduled()) {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(dram_pkt-&gt;rankRef.writeDoneEvent, dram_pkt-&gt;readyTime);</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;            <span class="comment">// New event, increment count</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;            ++dram_pkt-&gt;rankRef.outstandingEvents;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dram_pkt-&gt;rankRef.writeDoneEvent.when() &lt;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                   dram_pkt-&gt;readyTime) {</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;            <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(dram_pkt-&gt;rankRef.writeDoneEvent, dram_pkt-&gt;readyTime);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        }</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        <a class="code" href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">isInWriteQueue</a>.erase(<a class="code" href="classDRAMCtrl.html#a270ca9d90cbc513d5b143eca3b5453d4">burstAlign</a>(dram_pkt-&gt;addr));</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        <span class="comment">// log the response</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">logResponse</a>(MemCtrl::WRITE, dram_pkt-&gt;masterId(),</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                    dram_pkt-&gt;qosValue(), dram_pkt-&gt;getAddr(), 1,</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                    dram_pkt-&gt;readyTime - dram_pkt-&gt;entryTime);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;        <span class="comment">// remove the request from the queue - the iterator is no longer valid</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;        <a class="code" href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">writeQueue</a>[dram_pkt-&gt;qosValue()].erase(to_write);</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;        <span class="keyword">delete</span> dram_pkt;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        <span class="comment">// If we emptied the write queue, or got sufficiently below the</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;        <span class="comment">// threshold (using the minWritesPerSwitch as the hysteresis) and</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;        <span class="comment">// are not draining, or we have reads waiting and have done enough</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;        <span class="comment">// writes, then switch to reads.</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;        <span class="keywordtype">bool</span> below_threshold =</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> + <a class="code" href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">minWritesPerSwitch</a> &lt; <a class="code" href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">writeLowThreshold</a>;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> == 0 ||</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;            (below_threshold &amp;&amp; <a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>) ||</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;            (<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> &amp;&amp; <a class="code" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a> &gt;= <a class="code" href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">minWritesPerSwitch</a>)) {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;            <span class="comment">// turn the bus back around for reads again</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a> = <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;            <span class="comment">// note that the we switch back to reads also in the idle</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;            <span class="comment">// case, which eventually will check for any draining and</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;            <span class="comment">// also pause any further scheduling if there is really</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;            <span class="comment">// nothing to do</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;        }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    }</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="comment">// It is possible that a refresh to another rank kicks things back into</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="comment">// action before reaching this point.</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>, std::max(<a class="code" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">nextReqTime</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()));</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="comment">// If there is space available and we have writes waiting then let</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="comment">// them retry. This is done here to ensure that the retry does not</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="comment">// cause a nextReqEvent to be scheduled before we do so as part of</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="comment">// the next request processing</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">retryWrReq</a> &amp;&amp; <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &lt; <a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <a class="code" href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">retryWrReq</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>.<a class="code" href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">sendRetryReq</a>();</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    }</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<a class="code" href="classstd_1_1pair.html">pair&lt;vector&lt;uint32_t&gt;</a>, <span class="keywordtype">bool</span>&gt;</div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#ac41372a5bd2a1c2106f7aa9e20af07e8"> 1608</a></span>&#160;<a class="code" href="classDRAMCtrl.html#ac41372a5bd2a1c2106f7aa9e20af07e8">DRAMCtrl::minBankPrep</a>(<span class="keyword">const</span> <a class="code" href="classstd_1_1deque.html">DRAMPacketQueue</a>&amp; queue,</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                      <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> min_col_at)<span class="keyword"> const</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> min_act_at = <a class="code" href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a>;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <a class="code" href="classstd_1_1vector.html">vector&lt;uint32_t&gt;</a> bank_mask(<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>, 0);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="comment">// latest Tick for which ACT can occur without incurring additoinal</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <span class="comment">// delay on the data bus</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> hidden_act_max = std::max(min_col_at - <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="comment">// Flag condition when burst can issue back-to-back with previous burst</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordtype">bool</span> found_seamless_bank = <span class="keyword">false</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <span class="comment">// Flag condition when bank can be opened without incurring additional</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="comment">// delay on the data bus</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <span class="keywordtype">bool</span> hidden_bank_prep = <span class="keyword">false</span>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="comment">// determine if we have queued transactions targetting the</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="comment">// bank in question</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    <a class="code" href="classstd_1_1vector.html">vector&lt;bool&gt;</a> got_waiting(<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a> * <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> : queue) {</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;rankRef.inRefIdleState())</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;            got_waiting[<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;bankId] = <span class="keyword">true</span>;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    }</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="comment">// Find command with optimal bank timing</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    <span class="comment">// Will prioritize commands that can issue seamlessly.</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;            uint16_t bank_id = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * banksPerRank + <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;            <span class="comment">// if we have waiting requests for the bank, and it is</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;            <span class="comment">// amongst the first available, update the mask</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;            <span class="keywordflow">if</span> (got_waiting[bank_id]) {</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                <span class="comment">// make sure this rank is not currently refreshing.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                assert(<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;inRefIdleState());</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                <span class="comment">// simplistic approximation of when the bank can issue</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                <span class="comment">// an activate, ignoring any rank-to-rank switching</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;                <span class="comment">// cost in this calculation</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;                <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_at = <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;banks[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].openRow == <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a> ?</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                    std::max(<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;banks[j].actAllowedAt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()) :</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                    std::max(<a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;banks[j].preAllowedAt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()) + <a class="code" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a>;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                <span class="comment">// When is the earliest the R/W burst can issue?</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> col_allowed_at = (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>) ?</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                                              <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;banks[j].rdAllowedAt :</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                              <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;banks[j].wrAllowedAt;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> col_at = std::max(col_allowed_at, act_at + <a class="code" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a>);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                <span class="comment">// bank can issue burst back-to-back (seamlessly) with</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                <span class="comment">// previous burst</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                <span class="keywordtype">bool</span> new_seamless_bank = col_at &lt;= min_col_at;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;                <span class="comment">// if we found a new seamless bank or we have no</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;                <span class="comment">// seamless banks, and got a bank with an earlier</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                <span class="comment">// activate time, it should be added to the bit mask</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;                <span class="keywordflow">if</span> (new_seamless_bank ||</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                    (!found_seamless_bank &amp;&amp; act_at &lt;= min_act_at)) {</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;                    <span class="comment">// if we did not have a seamless bank before, and</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                    <span class="comment">// we do now, reset the bank mask, also reset it</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                    <span class="comment">// if we have not yet found a seamless bank and</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                    <span class="comment">// the activate time is smaller than what we have</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;                    <span class="comment">// seen so far</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                    <span class="keywordflow">if</span> (!found_seamless_bank &amp;&amp;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;                        (new_seamless_bank || act_at &lt; min_act_at)) {</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;                        <a class="code" href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">std::fill</a>(bank_mask.begin(), bank_mask.end(), 0);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                    }</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                    found_seamless_bank |= new_seamless_bank;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                    <span class="comment">// ACT can occur &#39;behind the scenes&#39;</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                    hidden_bank_prep = act_at &lt;= hidden_act_max;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                    <span class="comment">// set the bit corresponding to the available bank</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(bank_mask[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], j, j, 1);</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                    min_act_at = act_at;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                }</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;            }</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        }</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    }</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">return</span> make_pair(bank_mask, hidden_bank_prep);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;}</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#afeb99277105491f6399d66e72808d34b"> 1692</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#afeb99277105491f6399d66e72808d34b">DRAMCtrl::Rank::Rank</a>(<a class="code" href="classDRAMCtrl.html">DRAMCtrl</a>&amp; _memory, <span class="keyword">const</span> DRAMCtrlParams* _p, <span class="keywordtype">int</span> rank)</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    : <a class="code" href="classEventManager.html">EventManager</a>(&amp;_memory), <a class="code" href="structmemory.html">memory</a>(_memory),</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;      pwrStateTrans(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>), pwrStatePostRefresh(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>),</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      pwrStateTick(0), refreshDueAt(0), <a class="code" href="classClockedObject.html#ae7b38b9aab9d44ddfec847b92df80d65">pwrState</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>),</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      refreshState(<a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad8481e0f0ece9801ccc375d8793e4b12">REF_IDLE</a>), inLowPowerState(false), rank(rank),</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      readEntries(0), writeEntries(0), outstandingEvents(0),</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      wakeUpAllowedAt(0), <a class="code" href="intmath_8hh.html#a4e6a30fd4eed8d942ab7fa676da00e69">power</a>(_p, false), banks(_p-&gt;banks_per_rank),</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;      numBanksActive(0), actTicks(_p-&gt;activation_limit, 0),</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      writeDoneEvent([this]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a03b1182bed8b479db428b61a7d828fa6">processWriteDoneEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a99c79d1cc4e1f102070e3ee3e228fa6f">processActivateEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a0f96ce871df4cd5981c5e1503b3173fd">processPrechargeEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a09e5bd352964c6bf73b92e4c7805f1f8">processRefreshEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a883322fd74ea67847ce9e9f71629cc41">processPowerEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#a125d0448871e83c0d0a352ea170ca263">wakeUpEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classDRAMCtrl_1_1Rank.html#a636fd29eaee1f6fa23c223e4dda388bc">processWakeUpEvent</a>(); }, <a class="code" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">name</a>()),</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>(_memory, *<span class="keyword">this</span>)</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;{</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> = 0; <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> &lt; _p-&gt;banks_per_rank; <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>++) {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>].bank = <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        <span class="comment">// GDDR addressing of banks to BG is linear.</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;        <span class="comment">// Here we assume that all DRAM generations address bank groups as</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        <span class="comment">// follows:</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;        <span class="keywordflow">if</span> (_p-&gt;bank_groups_per_rank &gt; 0) {</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;            <span class="comment">// Simply assign lower bits to bank group in order to</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;            <span class="comment">// rotate across bank groups as banks are incremented</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;            <span class="comment">// e.g. with 4 banks per bank group and 16 banks total:</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;            <span class="comment">//    banks 0,4,8,12  are in bank group 0</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;            <span class="comment">//    banks 1,5,9,13  are in bank group 1</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;            <span class="comment">//    banks 2,6,10,14 are in bank group 2</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;            <span class="comment">//    banks 3,7,11,15 are in bank group 3</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>].bankgr = <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> % _p-&gt;bank_groups_per_rank;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;            <span class="comment">// No bank groups; simply assign to bank number</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>[<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>].bankgr = <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        }</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    }</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;}</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a4946d3adbcb3a634da71ec03a391fb5a"> 1730</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a4946d3adbcb3a634da71ec03a391fb5a">DRAMCtrl::Rank::startup</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ref_tick)</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;{</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    assert(ref_tick &gt; <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <span class="comment">// kick off the refresh, and give ourselves enough time to</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="comment">// precharge</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, ref_tick);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;}</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a822578836ca1b0cc4220323975414aa3"> 1742</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a822578836ca1b0cc4220323975414aa3">DRAMCtrl::Rank::suspend</a>()</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;{</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="comment">// Update the stats</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">updatePowerStats</a>();</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="comment">// don&#39;t automatically transition back to LP state after next REF</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;}</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1"> 1754</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">DRAMCtrl::Rank::isQueueEmpty</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="comment">// check commmands in Q based on current bus direction</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordtype">bool</span> no_queued_cmds = ((<a class="code" href="structmemory.html">memory</a>.busStateNext == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>) &amp;&amp; (<a class="code" href="classDRAMCtrl_1_1Rank.html#ac7dbbbbdec60b55a1f6d54b61733670c">readEntries</a> == 0))</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;                          || ((<a class="code" href="structmemory.html">memory</a>.busStateNext == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a>) &amp;&amp;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                              (<a class="code" href="classDRAMCtrl_1_1Rank.html#a3099540e3185daa4006f11ceeafd20bb">writeEntries</a> == 0));</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span> no_queued_cmds;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;}</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#ab4979bc1fc1405816aefe658af9e1da2"> 1764</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#ab4979bc1fc1405816aefe658af9e1da2">DRAMCtrl::Rank::checkDrainDone</a>()</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;{</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="comment">// if this rank was waiting to drain it is now able to proceed to</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="comment">// precharge</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a4f9c775424c96c37105ac392fe1b76e7">REF_DRAIN</a>) {</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Refresh drain done, now precharging\n&quot;</span>);</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        <span class="comment">// hand control back to the refresh event loop</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;}</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a3444a5c0f2e8695ce3f2091f138a062f"> 1779</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a3444a5c0f2e8695ce3f2091f138a062f">DRAMCtrl::Rank::flushCmdList</a>()</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    <span class="comment">// at the moment sort the list of commands and update the counters</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="comment">// for DRAMPower libray when doing a refresh</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    sort(<a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.begin(), <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.end(), <a class="code" href="classDRAMCtrl.html#afa82102903a92f1bea20bca7d2eaad68">DRAMCtrl::sortTime</a>);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keyword">auto</span> next_iter = <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.begin();</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="comment">// push to commands to DRAMPower</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keywordflow">for</span> ( ; next_iter != <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.end() ; ++next_iter) {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;         <a class="code" href="structDRAMCtrl_1_1Command.html">Command</a> cmd = *next_iter;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;         <span class="keywordflow">if</span> (cmd.<a class="code" href="structDRAMCtrl_1_1Command.html#a0511c4b778c6bc5f434f1a225ff985d2">timeStamp</a> &lt;= <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()) {</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;             <span class="comment">// Move all commands at or before curTick to DRAMPower</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;             <a class="code" href="classDRAMCtrl_1_1Rank.html#a5dadc766e862bdda629646cea3aa8d96">power</a>.<a class="code" href="classDRAMPower.html#a183c619d03d630fa64b31d0ee57803ed">powerlib</a>.doCommand(cmd.<a class="code" href="structDRAMCtrl_1_1Command.html#a582e7963ea4d0e3db5d6b8cd4fbaed4b">type</a>, cmd.<a class="code" href="structDRAMCtrl_1_1Command.html#ac926c88b24907f3230bb1526e34595fd">bank</a>,</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;                                      <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(cmd.<a class="code" href="structDRAMCtrl_1_1Command.html#a0511c4b778c6bc5f434f1a225ff985d2">timeStamp</a>, <a class="code" href="structmemory.html">memory</a>.tCK) -</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                                      <a class="code" href="structmemory.html">memory</a>.timeStampOffset);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;         } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;             <span class="comment">// done - found all commands at or before curTick()</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;             <span class="comment">// next_iter references the 1st command after curTick</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;             <span class="keywordflow">break</span>;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;         }</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    }</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="comment">// reset cmdList to only contain commands after curTick</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="comment">// if there are no commands after curTick, updated cmdList will be empty</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="comment">// in this case, next_iter is cmdList.end()</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.assign(next_iter, <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.end());</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a99c79d1cc4e1f102070e3ee3e228fa6f"> 1807</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a99c79d1cc4e1f102070e3ee3e228fa6f">DRAMCtrl::Rank::processActivateEvent</a>()</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;{</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="comment">// we should transition to the active state as soon as any bank is active</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">PWR_ACT</a>)</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;        <span class="comment">// note that at this point numBanksActive could be back at</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;        <span class="comment">// zero again due to a precharge scheduled in the future</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">PWR_ACT</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a0f96ce871df4cd5981c5e1503b3173fd"> 1817</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a0f96ce871df4cd5981c5e1503b3173fd">DRAMCtrl::Rank::processPrechargeEvent</a>()</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;{</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="comment">// counter should at least indicate one outstanding request</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="comment">// for this precharge</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> &gt; 0);</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="comment">// precharge complete, decrement count</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    --<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="comment">// if we reached zero, then special conditions apply as we track</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    <span class="comment">// if all banks are precharged for the power models</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> == 0) {</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;        <span class="comment">// no reads to this rank in the Q and no pending</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;        <span class="comment">// RD/WR or refresh commands</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">isQueueEmpty</a>() &amp;&amp; <a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 0 &amp;&amp;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;            <a class="code" href="structmemory.html">memory</a>.enableDRAMPowerdown) {</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;            <span class="comment">// should still be in ACT state since bank still open</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;            assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">PWR_ACT</a>);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;            <span class="comment">// All banks closed - switch to precharge power down state.</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d sleep at tick %d\n&quot;</span>,</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;                    <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">powerDownSleep</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;            <span class="comment">// we should transition to the idle state when the last bank</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;            <span class="comment">// is precharged</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;        }</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    }</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;}</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a03b1182bed8b479db428b61a7d828fa6"> 1848</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a03b1182bed8b479db428b61a7d828fa6">DRAMCtrl::Rank::processWriteDoneEvent</a>()</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;{</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="comment">// counter should at least indicate one outstanding request</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="comment">// for this write</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> &gt; 0);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="comment">// Write transfer on bus has completed</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="comment">// decrement per rank counter</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    --<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;}</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a09e5bd352964c6bf73b92e4c7805f1f8"> 1859</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a09e5bd352964c6bf73b92e4c7805f1f8">DRAMCtrl::Rank::processRefreshEvent</a>()</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;{</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="comment">// when first preparing the refresh, remember when it was due</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad8481e0f0ece9801ccc375d8793e4b12">REF_IDLE</a>) || (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a04eb0e9176fce5364a49e029c1d46f9e">REF_SREF_EXIT</a>)) {</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        <span class="comment">// remember when the refresh is due</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">refreshDueAt</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;        <span class="comment">// proceed to drain</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a4f9c775424c96c37105ac392fe1b76e7">REF_DRAIN</a>;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <span class="comment">// make nonzero while refresh is pending to ensure</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        <span class="comment">// power down and self-refresh are not entered</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;        ++<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Refresh due\n&quot;</span>);</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    }</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <span class="comment">// let any scheduled read or write to the same rank go ahead,</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="comment">// after which it will</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="comment">// hand control back to this event loop</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a4f9c775424c96c37105ac392fe1b76e7">REF_DRAIN</a>) {</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;        <span class="comment">// if a request is at the moment being handled and this request is</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;        <span class="comment">// accessing the current rank then wait for it to finish</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a> == <a class="code" href="structmemory.html">memory</a>.activeRank)</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;            &amp;&amp; (<a class="code" href="structmemory.html">memory</a>.nextReqEvent.scheduled())) {</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;            <span class="comment">// hand control over to the request loop until it is</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;            <span class="comment">// evaluated next</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Refresh awaiting draining\n&quot;</span>);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;        }</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    }</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <span class="comment">// at this point, ensure that rank is not in a power-down state</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>) {</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;        <span class="comment">// if rank was sleeping and we have&#39;t started exit process,</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;        <span class="comment">// wake-up for refresh</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a710c9f0a0e279762eaa75a08cf163e93">inLowPowerState</a>) {</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Wake Up for refresh\n&quot;</span>);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;            <span class="comment">// save state and return after refresh completes</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a3c334186386ffb732a4221110a070919">scheduleWakeUpEvent</a>(<a class="code" href="structmemory.html">memory</a>.tXP);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a>;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;        }</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    }</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="comment">// at this point, ensure that all banks are precharged</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a>) {</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;        <span class="comment">// precharge any active bank</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> != 0) {</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;            <span class="comment">// at the moment, we use a precharge all even if there is</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;            <span class="comment">// only a single bank open</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Precharging all\n&quot;</span>);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;            <span class="comment">// first determine when we can precharge</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> pre_at = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> : <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>) {</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;                <span class="comment">// respect both causality and any existing bank</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;                <span class="comment">// constraints, some banks could already have a</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;                <span class="comment">// (auto) precharge scheduled</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;                pre_at = std::max(<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.preAllowedAt, pre_at);</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;            }</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;            <span class="comment">// make sure all banks per rank are precharged, and for those that</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;            <span class="comment">// already are, update their availability</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_allowed_at = pre_at + <a class="code" href="structmemory.html">memory</a>.tRP;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> : banks) {</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.openRow != <a class="code" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">Bank::NO_ROW</a>) {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;                    <a class="code" href="structmemory.html">memory</a>.prechargeBank(*<span class="keyword">this</span>, <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, pre_at, <span class="keyword">false</span>);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;                    <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.actAllowedAt = std::max(<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.actAllowedAt, act_allowed_at);</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;                    <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.preAllowedAt = std::max(<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.preAllowedAt, pre_at);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;                }</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;            }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;            <span class="comment">// precharge all banks in rank</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PREA, 0, pre_at));</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PREA,0,%d\n&quot;</span>,</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;                    <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(pre_at, <a class="code" href="structmemory.html">memory</a>.tCK) -</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                            <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>) &amp;&amp; (<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 1))  {</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;            <span class="comment">// Banks are closed, have transitioned to IDLE state, and</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;            <span class="comment">// no outstanding ACT,RD/WR,Auto-PRE sequence scheduled</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;All banks already precharged, starting refresh\n&quot;</span>);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;            <span class="comment">// go ahead and kick the power state machine into gear since</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;            <span class="comment">// we are already idle</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;            <span class="comment">// banks state is closed but haven&#39;t transitioned pwrState to IDLE</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;            <span class="comment">// or have outstanding ACT,RD/WR,Auto-PRE sequence scheduled</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;            <span class="comment">// should have outstanding precharge event in this case</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;            assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;            <span class="comment">// will start refresh when pwrState transitions to IDLE</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;        }</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> == 0);</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        <span class="comment">// wait for all banks to be precharged, at which point the</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;        <span class="comment">// power state machine will transition to the idle state, and</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;        <span class="comment">// automatically move to a refresh, at that point it will also</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;        <span class="comment">// call this method to get the refresh event loop going again</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    }</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="comment">// last but not least we perform the actual refresh</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a328ea06b7932192f785ec06e91f2112f">REF_START</a>) {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;        <span class="comment">// should never get here with any banks active</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> == 0);</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>);</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ref_done_at = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="structmemory.html">memory</a>.tRFC;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> : <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>) {</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;            <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.actAllowedAt = ref_done_at;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        }</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;        <span class="comment">// at the moment this affects all ranks</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::REF, 0, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()));</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;        <span class="comment">// Update the stats</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">updatePowerStats</a>();</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,REF,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="structmemory.html">memory</a>.tCK) -</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;                <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;        <span class="comment">// Update for next refresh</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">refreshDueAt</a> += <a class="code" href="structmemory.html">memory</a>.tREFI;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;        <span class="comment">// make sure we did not wait so long that we cannot make up</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;        <span class="comment">// for it</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">refreshDueAt</a> &lt; ref_done_at) {</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;            <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Refresh was delayed so long we cannot catch up\n&quot;</span>);</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;        }</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;        <span class="comment">// Run the refresh and schedule event to transition power states</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;        <span class="comment">// when refresh completes</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250aeb19d4613ce64bba5d8ef214447fe4e5">REF_RUN</a>;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, ref_done_at);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    }</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250aeb19d4613ce64bba5d8ef214447fe4e5">REF_RUN</a>) {</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;        <span class="comment">// should never get here with any banks active</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">numBanksActive</a> == 0);</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>);</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;        assert(!<a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="structmemory.html">memory</a>.drainState() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>) ||</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;            (<a class="code" href="structmemory.html">memory</a>.drainState() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>)) {</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;            <span class="comment">// if draining, do not re-enter low-power mode.</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;            <span class="comment">// simply go to IDLE and wait</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;            <span class="comment">// At the moment, we sleep when the refresh ends and wait to be</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;            <span class="comment">// woken up again if previously in a low-power state.</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>) {</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                <span class="comment">// power State should be power Refresh</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;                assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d sleeping after refresh and was in &quot;</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;                        <span class="stringliteral">&quot;power state %d before refreshing\n&quot;</span>, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>,</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                        <a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a>);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;                <a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">powerDownSleep</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;            <span class="comment">// Force PRE power-down if there are no outstanding commands</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;            <span class="comment">// in Q after refresh.</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">isQueueEmpty</a>() &amp;&amp; <a class="code" href="structmemory.html">memory</a>.enableDRAMPowerdown) {</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                <span class="comment">// still have refresh event outstanding but there should</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                <span class="comment">// be no other events outstanding</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 1);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d sleeping after refresh but was NOT&quot;</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                        <span class="stringliteral">&quot; in a low power state before refreshing\n&quot;</span>, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;                <a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">powerDownSleep</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                <span class="comment">// move to the idle power state once the refresh is done, this</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;                <span class="comment">// will also move the refresh state machine to the refresh</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                <span class="comment">// idle state</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;            }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;        }</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;        <span class="comment">// At this point, we have completed the current refresh.</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;        <span class="comment">// In the SREF bypass case, we do not get to this state in the</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;        <span class="comment">// refresh STM and therefore can always schedule next event.</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;        <span class="comment">// Compensate for the delay in actually performing the refresh</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;        <span class="comment">// when scheduling the next one</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, <a class="code" href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">refreshDueAt</a> - <a class="code" href="structmemory.html">memory</a>.tRP);</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Refresh done at %llu and next refresh&quot;</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                <span class="stringliteral">&quot; at %llu\n&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">refreshDueAt</a>);</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    }</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;}</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20"> 2061</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">DRAMCtrl::Rank::schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10">PowerState</a> pwr_state, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">tick</a>)</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;{</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="comment">// respect causality</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    assert(tick &gt;= <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Scheduling power event at %llu to state %d\n&quot;</span>,</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;                tick, pwr_state);</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;        <span class="comment">// insert the new transition</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a> = pwr_state;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>, tick);</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Scheduled power event at %llu to state %d, &quot;</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;              <span class="stringliteral">&quot;with scheduled event at %llu to %d\n&quot;</span>, tick, pwr_state,</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;              <a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>.<a class="code" href="classEvent.html#ad39cc53b3ea947492a69bac094d874b3">when</a>(), <a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a>);</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    }</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;}</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13"> 2082</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">DRAMCtrl::Rank::powerDownSleep</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10">PowerState</a> pwr_state, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">tick</a>)</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;{</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="comment">// if low power state is active low, schedule to active low power state.</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="comment">// in reality tCKE is needed to enter active low power. This is neglected</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <span class="comment">// here and could be added in the future.</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="keywordflow">if</span> (pwr_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>) {</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(pwr_state, tick);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;        <span class="comment">// push command to DRAMPower</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PDN_F_ACT, 0, tick));</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PDN_F_ACT,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(tick,</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pwr_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>) {</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;        <span class="comment">// if low power state is precharge low, schedule to precharge low</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        <span class="comment">// power state. In reality tCKE is needed to enter active low power.</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;        <span class="comment">// This is neglected here.</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(pwr_state, tick);</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;        <span class="comment">//push Command to DRAMPower</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PDN_F_PRE, 0, tick));</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PDN_F_PRE,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(tick,</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pwr_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>) {</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;        <span class="comment">// if a refresh just occurred</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;        <span class="comment">// transition to PRE_PDN now that all banks are closed</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;        <span class="comment">// precharge power down requires tCKE to enter. For simplicity</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;        <span class="comment">// this is not considered.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>, tick);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;        <span class="comment">//push Command to DRAMPower</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PDN_F_PRE, 0, tick));</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PDN_F_PRE,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(tick,</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pwr_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;        <span class="comment">// should only enter SREF after PRE-PD wakeup to do a refresh</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        <span class="comment">// self refresh requires time tCKESR to enter. For simplicity,</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;        <span class="comment">// this is not considered.</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>, tick);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;        <span class="comment">// push Command to DRAMPower</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::SREN, 0, tick));</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,SREN,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(tick,</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    }</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    <span class="comment">// Ensure that we don&#39;t power-down and back up in same tick</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="comment">// Once we commit to PD entry, do it and wait for at least 1tCK</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="comment">// This could be replaced with tCKE if/when that is added to the model</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a3803160a3f0bd4f03b214cf68441dd16">wakeUpAllowedAt</a> = tick + <a class="code" href="structmemory.html">memory</a>.tCK;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <span class="comment">// Transitioning to a low power state, set flag</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a710c9f0a0e279762eaa75a08cf163e93">inLowPowerState</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;}</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a3c334186386ffb732a4221110a070919"> 2133</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a3c334186386ffb732a4221110a070919">DRAMCtrl::Rank::scheduleWakeUpEvent</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> exit_delay)</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;{</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> wake_up_tick = std::max(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="classDRAMCtrl_1_1Rank.html#a3803160a3f0bd4f03b214cf68441dd16">wakeUpAllowedAt</a>);</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Scheduling wake-up for rank %d at tick %d\n&quot;</span>,</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, wake_up_tick);</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="comment">// if waking for refresh, hold previous state</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="comment">// else reset state back to IDLE</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>) {</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> = <a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a>;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;        <span class="comment">// don&#39;t automatically transition back to LP state after next REF</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    }</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="comment">// schedule wake-up with event to ensure entry has completed before</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="comment">// we try to wake-up</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#a125d0448871e83c0d0a352ea170ca263">wakeUpEvent</a>, wake_up_tick);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a> : <a class="code" href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">banks</a>) {</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;        <span class="comment">// respect both causality and any existing bank</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;        <span class="comment">// constraints, some banks could already have a</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;        <span class="comment">// (auto) precharge scheduled</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.wrAllowedAt = std::max(wake_up_tick + exit_delay, <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.wrAllowedAt);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.rdAllowedAt = std::max(wake_up_tick + exit_delay, <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.rdAllowedAt);</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.preAllowedAt = std::max(wake_up_tick + exit_delay, <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.preAllowedAt);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.actAllowedAt = std::max(wake_up_tick + exit_delay, <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>.actAllowedAt);</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    }</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="comment">// Transitioning out of low power state, clear flag</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a710c9f0a0e279762eaa75a08cf163e93">inLowPowerState</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="comment">// push to DRAMPower</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="comment">// use pwrStateTrans for cases where we have a power event scheduled</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <span class="comment">// to enter low power that has not yet been processed</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>) {</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PUP_ACT, 0, wake_up_tick));</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PUP_ACT,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(wake_up_tick,</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>) {</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::PUP_PRE, 0, wake_up_tick));</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,PUP_PRE,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(wake_up_tick,</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) {</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">cmdList</a>.push_back(<a class="code" href="structDRAMCtrl_1_1Command.html">Command</a>(MemCommand::SREX, 0, wake_up_tick));</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classDRAMPower.html">DRAMPower</a>, <span class="stringliteral">&quot;%llu,SREX,0,%d\n&quot;</span>, <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(wake_up_tick,</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;                <a class="code" href="structmemory.html">memory</a>.tCK) - <a class="code" href="structmemory.html">memory</a>.timeStampOffset, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    }</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;}</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a636fd29eaee1f6fa23c223e4dda388bc"> 2185</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a636fd29eaee1f6fa23c223e4dda388bc">DRAMCtrl::Rank::processWakeUpEvent</a>()</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;{</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="comment">// Should be in a power-down or self-refresh state</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    assert((<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>) || (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>) ||</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;           (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>));</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="comment">// Check current state to determine transition state</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>) {</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        <span class="comment">// banks still open, transition to PWR_ACT</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">PWR_ACT</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        <span class="comment">// transitioning from a precharge power-down or self-refresh state</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        <span class="comment">// banks are closed - transition to PWR_IDLE</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    }</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;}</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a883322fd74ea67847ce9e9f71629cc41"> 2203</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a883322fd74ea67847ce9e9f71629cc41">DRAMCtrl::Rank::processPowerEvent</a>()</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;{</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    assert(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() &gt;= <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a>);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    <span class="comment">// remember where we were, and for how long</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> duration = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a>;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10">PowerState</a> prev_state = <a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a>;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="comment">// update the accounting</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>[prev_state] += duration;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="comment">// track to total idle time</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="keywordflow">if</span> ((prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>) || (prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>) ||</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;        (prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>)) {</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a61b0f782c771dc93719e9b22629040eb">totalIdleTime</a> += duration;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    }</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> = <a class="code" href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">pwrStateTrans</a>;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="comment">// if rank was refreshing, make sure to start scheduling requests again</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    <span class="keywordflow">if</span> (prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>) {</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;        <span class="comment">// bus IDLED prior to REF</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;        <span class="comment">// counter should be one for refresh command only</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 1);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;        <span class="comment">// REF complete, decrement count and go back to IDLE</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;        --<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad8481e0f0ece9801ccc375d8793e4b12">REF_IDLE</a>;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Was refreshing for %llu ticks\n&quot;</span>, duration);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        <span class="comment">// if moving back to power-down after refresh</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> != <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>) {</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;            assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>);</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Switching to power down state after refreshing&quot;</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;                    <span class="stringliteral">&quot; rank %d at %llu tick\n&quot;</span>, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;        }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;        <span class="comment">// completed refresh event, ensure next request is scheduled</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="structmemory.html">memory</a>.nextReqEvent.scheduled()) {</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM, <span class="stringliteral">&quot;Scheduling next request after refreshing&quot;</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;                           <span class="stringliteral">&quot; rank %d\n&quot;</span>, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>);</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="structmemory.html">memory</a>.nextReqEvent, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;        }</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    }</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">PWR_ACT</a>) &amp;&amp; (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>)) {</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        <span class="comment">// have exited ACT PD</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;        assert(prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">PWR_ACT_PDN</a>);</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;        <span class="comment">// go back to REF event and close banks</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;        <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a>;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>) {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;All banks precharged\n&quot;</span>);</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;        <span class="keywordflow">if</span> (prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) {</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;            <span class="comment">// set refresh state to REF_SREF_EXIT, ensuring inRefIdleState</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;            <span class="comment">// continues to return false during tXS after SREF exit</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;            <span class="comment">// Schedule a refresh which kicks things back into action</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;            <span class="comment">// when it finishes</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a04eb0e9176fce5364a49e029c1d46f9e">REF_SREF_EXIT</a>;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="structmemory.html">memory</a>.tXS);</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;            <span class="comment">// if we have a pending refresh, and are now moving to</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;            <span class="comment">// the idle state, directly transition to, or schedule refresh</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;            <span class="keywordflow">if</span> ((<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a>) || (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>)) {</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;                <span class="comment">// ensure refresh is restarted only after final PRE command.</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;                <span class="comment">// do not restart refresh if controller is in an intermediate</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                <span class="comment">// state, after PRE_PDN exit, when banks are IDLE but an</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;                <span class="comment">// ACT is scheduled.</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">activateEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                    <span class="comment">// there should be nothing waiting at this point</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                    assert(!<a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>) {</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;                        <span class="comment">// exiting PRE PD, will be in IDLE until tXP expires</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;                        <span class="comment">// and then should transition to PWR_REF state</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                        assert(prev_state == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a>);</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;                        <a class="code" href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">schedulePowerEvent</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="structmemory.html">memory</a>.tXP);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a>) {</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;                        <span class="comment">// can directly move to PWR_REF state and proceed below</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                        <a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                    }</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;                    <span class="comment">// must have PRE scheduled to transition back to IDLE</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                    <span class="comment">// and re-kick off refresh</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;                    assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">prechargeEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;                }</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;            }</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;        }</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    }</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    <span class="comment">// transition to the refresh state and re-start refresh process</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">// refresh state machine will schedule the next power state transition</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">PWR_REF</a>) {</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        <span class="comment">// completed final PRE for refresh or exiting power-down</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">REF_PRE</a> || <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> == <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">REF_PD_EXIT</a>);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;        <span class="comment">// exited PRE PD for refresh, with no pending commands</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;        <span class="comment">// bypass auto-refresh and go straight to SREF, where memory</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;        <span class="comment">// will issue refresh immediately upon entry</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">pwrStatePostRefresh</a> == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">PWR_PRE_PDN</a> &amp;&amp; <a class="code" href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">isQueueEmpty</a>() &amp;&amp;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;           (<a class="code" href="structmemory.html">memory</a>.drainState() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>) &amp;&amp;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;           (<a class="code" href="structmemory.html">memory</a>.drainState() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>) &amp;&amp;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;           <a class="code" href="structmemory.html">memory</a>.enableDRAMPowerdown) {</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Rank %d bypassing refresh and transitioning &quot;</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;                    <span class="stringliteral">&quot;to self refresh at %11u tick\n&quot;</span>, <a class="code" href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">rank</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">powerDownSleep</a>(<a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;            <span class="comment">// Since refresh was bypassed, remove event by decrementing count</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;            assert(<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a> == 1);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;            --<a class="code" href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">outstandingEvents</a>;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;            <span class="comment">// reset state back to IDLE temporarily until SREF is entered</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a> = <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">PWR_IDLE</a>;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;        <span class="comment">// Not bypassing refresh for SREF entry</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAMState, <span class="stringliteral">&quot;Refreshing\n&quot;</span>);</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;            <span class="comment">// there should be nothing waiting at this point</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;            assert(!<a class="code" href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">powerEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;            <span class="comment">// kick the refresh event loop into action again, and that</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;            <span class="comment">// in turn will schedule a transition to the idle power</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;            <span class="comment">// state once the refresh is done</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">refreshEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;            <span class="comment">// Banks transitioned to IDLE, start REF</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;            <a class="code" href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">refreshState</a> = <a class="code" href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a328ea06b7932192f785ec06e91f2112f">REF_START</a>;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;        }</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    }</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;}</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229"> 2336</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">DRAMCtrl::Rank::updatePowerStats</a>()</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;{</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="comment">// All commands up to refresh have completed</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <span class="comment">// flush cmdList to DRAMPower</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a3444a5c0f2e8695ce3f2091f138a062f">flushCmdList</a>();</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="comment">// Call the function that calculates window energy at intermediate update</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    <span class="comment">// events like at refresh, stats dump as well as at simulation exit.</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    <span class="comment">// Window starts at the last time the calcWindowEnergy function was called</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <span class="comment">// and is upto current time.</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a5dadc766e862bdda629646cea3aa8d96">power</a>.<a class="code" href="classDRAMPower.html#a183c619d03d630fa64b31d0ee57803ed">powerlib</a>.calcWindowEnergy(<a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="structmemory.html">memory</a>.tCK) -</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;                                    <a class="code" href="structmemory.html">memory</a>.timeStampOffset);</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <span class="comment">// Get the energy from DRAMPower</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    Data::MemoryPowerModel::Energy energy = <a class="code" href="classDRAMCtrl_1_1Rank.html#a5dadc766e862bdda629646cea3aa8d96">power</a>.<a class="code" href="classDRAMPower.html#a183c619d03d630fa64b31d0ee57803ed">powerlib</a>.getEnergy();</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="comment">// The energy components inside the power lib are calculated over</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="comment">// the window so accumulate into the corresponding gem5 stat</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#acded713f8b98a3c0b8faaeaa8c55c8d0">actEnergy</a> += energy.act_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a46f862c25b84d87c8450022b2782ff41">preEnergy</a> += energy.pre_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a6f708378c437910d9d2126aec7192cba">readEnergy</a> += energy.read_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a7c9aac9d342bdb8e01316d76379083cf">writeEnergy</a> += energy.write_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#afe37c18896f33faa18d1a6c2ce4d6067">refreshEnergy</a> += energy.ref_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a54093e9bf65a538ff04865466e8ca77a">actBackEnergy</a> += energy.act_stdby_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a1a064089f807df919d2e17e8b8993057">preBackEnergy</a> += energy.pre_stdby_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#abcf28ed9c1d6ed1f44f3e0072463e8c1">actPowerDownEnergy</a> += energy.f_act_pd_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a43034c782e24577ca1e175237ab93e9d">prePowerDownEnergy</a> += energy.f_pre_pd_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#aea598e5415f9e672c38b9504a89a5b7d">selfRefreshEnergy</a> += energy.sref_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    <span class="comment">// Accumulate window energy into the total energy.</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a9ea823d307808ce099eaec6451242041">totalEnergy</a> += energy.window_energy * <a class="code" href="structmemory.html">memory</a>.devicesPerRank;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <span class="comment">// Average power must not be accumulated but calculated over the time</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    <span class="comment">// since last stats reset. SimClock::Frequency is tick period not tick</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="comment">// frequency.</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="comment">//              energy (pJ)     1e-9</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="comment">// power (mW) = ----------- * ----------</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="comment">//              time (tick)   tick_frequency</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a8b5745696b5e93ecd5bde0a1c827362b">averagePower</a> = (<a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#a9ea823d307808ce099eaec6451242041">totalEnergy</a>.<a class="code" href="classStats_1_1ScalarBase.html#a453ffa9a0e4f542ace4fa1778fa3485e">value</a>() /</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                          (<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - <a class="code" href="structmemory.html">memory</a>.lastStatsResetTick)) *</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;                         (<a class="code" href="namespaceSimClock.html#a3e914c4cb1e00a7287962713e374d17a">SimClock::Frequency</a> / 1000000000.0);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#ac584ef137c363596b3b433333b4afc72"> 2379</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#ac584ef137c363596b3b433333b4afc72">DRAMCtrl::Rank::computeStats</a>()</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;{</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,<span class="stringliteral">&quot;Computing stats due to a dump callback\n&quot;</span>);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <span class="comment">// Update the stats</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">updatePowerStats</a>();</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="comment">// final update of power state times</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">stats</a>.<a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>[<a class="code" href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">pwrState</a>] += (<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a>);</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">pwrStateTick</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;}</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1Rank.html#a88ef358d0a1bbdd073b6699dc381e6bf"> 2392</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1Rank.html#a88ef358d0a1bbdd073b6699dc381e6bf">DRAMCtrl::Rank::resetStats</a>() {</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;    <span class="comment">// The only way to clear the counters in DRAMPower is to call</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    <span class="comment">// calcWindowEnergy function as that then calls clearCounters. The</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    <span class="comment">// clearCounters method itself is private.</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <a class="code" href="classDRAMCtrl_1_1Rank.html#a5dadc766e862bdda629646cea3aa8d96">power</a>.<a class="code" href="classDRAMPower.html#a183c619d03d630fa64b31d0ee57803ed">powerlib</a>.calcWindowEnergy(<a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="structmemory.html">memory</a>.tCK) -</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;                                    <a class="code" href="structmemory.html">memory</a>.timeStampOffset);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;}</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;</div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1DRAMStats.html#addf2de17b92d50a00cb242f716ff1163"> 2401</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#addf2de17b92d50a00cb242f716ff1163">DRAMCtrl::DRAMStats::DRAMStats</a>(<a class="code" href="classDRAMCtrl.html">DRAMCtrl</a> &amp;_dram)</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    : <a class="code" href="namespaceStats.html">Stats</a>::<a class="code" href="classStats_1_1Group.html#a2b9f54ce812fcea38c81066446d435b3">Group</a>(&amp;_dram),</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    dram(_dram),</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readReqs, <span class="stringliteral">&quot;Number of read requests accepted&quot;</span>),</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writeReqs, <span class="stringliteral">&quot;Number of write requests accepted&quot;</span>),</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readBursts,</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;             <span class="stringliteral">&quot;Number of DRAM read bursts, &quot;</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;             <span class="stringliteral">&quot;including those serviced by the write queue&quot;</span>),</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writeBursts,</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;             <span class="stringliteral">&quot;Number of DRAM write bursts, &quot;</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;             <span class="stringliteral">&quot;including those merged in the write queue&quot;</span>),</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(servicedByWrQ,</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;             <span class="stringliteral">&quot;Number of DRAM read bursts serviced by the write queue&quot;</span>),</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(mergedWrBursts,</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;             <span class="stringliteral">&quot;Number of DRAM write bursts merged with an existing one&quot;</span>),</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(neitherReadNorWriteReqs,</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;             <span class="stringliteral">&quot;Number of requests that are neither read nor write&quot;</span>),</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(perBankRdBursts, <span class="stringliteral">&quot;Per bank write bursts&quot;</span>),</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(perBankWrBursts, <span class="stringliteral">&quot;Per bank write bursts&quot;</span>),</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgRdQLen, <span class="stringliteral">&quot;Average read queue length when enqueuing&quot;</span>),</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgWrQLen, <span class="stringliteral">&quot;Average write queue length when enqueuing&quot;</span>),</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totQLat, <span class="stringliteral">&quot;Total ticks spent queuing&quot;</span>),</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totBusLat, <span class="stringliteral">&quot;Total ticks spent in databus transfers&quot;</span>),</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totMemAccLat,</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;             <span class="stringliteral">&quot;Total ticks spent from burst creation until serviced &quot;</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;             <span class="stringliteral">&quot;by the DRAM&quot;</span>),</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgQLat, <span class="stringliteral">&quot;Average queueing delay per DRAM burst&quot;</span>),</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgBusLat, <span class="stringliteral">&quot;Average bus latency per DRAM burst&quot;</span>),</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgMemAccLat, <span class="stringliteral">&quot;Average memory access latency per DRAM burst&quot;</span>),</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(numRdRetry, <span class="stringliteral">&quot;Number of times read queue was full causing retry&quot;</span>),</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(numWrRetry, <span class="stringliteral">&quot;Number of times write queue was full causing retry&quot;</span>),</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readRowHits, <span class="stringliteral">&quot;Number of row buffer hits during reads&quot;</span>),</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writeRowHits, <span class="stringliteral">&quot;Number of row buffer hits during writes&quot;</span>),</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readRowHitRate, <span class="stringliteral">&quot;Row buffer hit rate for reads&quot;</span>),</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writeRowHitRate, <span class="stringliteral">&quot;Row buffer hit rate for writes&quot;</span>),</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readPktSize, <span class="stringliteral">&quot;Read request sizes (log2)&quot;</span>),</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writePktSize, <span class="stringliteral">&quot;Write request sizes (log2)&quot;</span>),</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(rdQLenPdf, <span class="stringliteral">&quot;What read queue length does an incoming req see&quot;</span>),</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(wrQLenPdf, <span class="stringliteral">&quot;What write queue length does an incoming req see&quot;</span>),</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesPerActivate, <span class="stringliteral">&quot;Bytes accessed per row activation&quot;</span>),</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(rdPerTurnAround,</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;             <span class="stringliteral">&quot;Reads before turning the bus around for writes&quot;</span>),</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(wrPerTurnAround,</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;             <span class="stringliteral">&quot;Writes before turning the bus around for reads&quot;</span>),</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesReadDRAM, <span class="stringliteral">&quot;Total number of bytes read from DRAM&quot;</span>),</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesReadWrQ, <span class="stringliteral">&quot;Total number of bytes read from write queue&quot;</span>),</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesWritten, <span class="stringliteral">&quot;Total number of bytes written to DRAM&quot;</span>),</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesReadSys, <span class="stringliteral">&quot;Total read bytes from the system interface side&quot;</span>),</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(bytesWrittenSys,</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;             <span class="stringliteral">&quot;Total written bytes from the system interface side&quot;</span>),</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgRdBW, <span class="stringliteral">&quot;Average DRAM read bandwidth in MiByte/s&quot;</span>),</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgWrBW, <span class="stringliteral">&quot;Average achieved write bandwidth in MiByte/s&quot;</span>),</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgRdBWSys, <span class="stringliteral">&quot;Average system read bandwidth in MiByte/s&quot;</span>),</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgWrBWSys, <span class="stringliteral">&quot;Average system write bandwidth in MiByte/s&quot;</span>),</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(peakBW, <span class="stringliteral">&quot;Theoretical peak bandwidth in MiByte/s&quot;</span>),</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(busUtil, <span class="stringliteral">&quot;Data bus utilization in percentage&quot;</span>),</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(busUtilRead, <span class="stringliteral">&quot;Data bus utilization in percentage for reads&quot;</span>),</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(busUtilWrite, <span class="stringliteral">&quot;Data bus utilization in percentage for writes&quot;</span>),</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totGap, <span class="stringliteral">&quot;Total gap between requests&quot;</span>),</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(avgGap, <span class="stringliteral">&quot;Average gap between requests&quot;</span>),</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterReadBytes, <span class="stringliteral">&quot;Per-master bytes read from memory&quot;</span>),</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterWriteBytes, <span class="stringliteral">&quot;Per-master bytes write to memory&quot;</span>),</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterReadRate,</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;             <span class="stringliteral">&quot;Per-master bytes read from memory rate (Bytes/sec)&quot;</span>),</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterWriteRate,</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;             <span class="stringliteral">&quot;Per-master bytes write to memory rate (Bytes/sec)&quot;</span>),</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterReadAccesses,</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;             <span class="stringliteral">&quot;Per-master read serviced memory accesses&quot;</span>),</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterWriteAccesses,</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;             <span class="stringliteral">&quot;Per-master write serviced memory accesses&quot;</span>),</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterReadTotalLat,</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;             <span class="stringliteral">&quot;Per-master read total memory access latency&quot;</span>),</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterWriteTotalLat,</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;             <span class="stringliteral">&quot;Per-master write total memory access latency&quot;</span>),</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterReadAvgLat,</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;             <span class="stringliteral">&quot;Per-master read average memory access latency&quot;</span>),</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(masterWriteAvgLat,</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;             <span class="stringliteral">&quot;Per-master write average memory access latency&quot;</span>),</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(pageHitRate, <span class="stringliteral">&quot;Row buffer hit rate, read and write combined&quot;</span>)</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;}</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1DRAMStats.html#ad516646978d5575d5f5d7453a28eea5d"> 2502</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ad516646978d5575d5f5d7453a28eea5d">DRAMCtrl::DRAMStats::regStats</a>()</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;{</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceStats.html">Stats</a>;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    assert(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>);</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> max_masters = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>();</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a5fff79bb82ee603b288ce5fa0b9e4ff5">perBankRdBursts</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a> * <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a55ec23463704b8da28298530bf54a173">perBankWrBursts</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a> * <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a>);</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a334ff962fede74679d7c27b7728c01db">avgRdQLen</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a546ed0750ea703015acecc31c4a80aa8">avgWrQLen</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a7b38bbc53ab44ad460f40a3ebdb84c39">avgQLat</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a67dcecc551eac94c3f2bdc3b10724632">avgBusLat</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4ab0792403f8bda8d1b009d456c8c957">avgMemAccLat</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a3cdb4c9068c2bdaa645e30d8ec16da46">readRowHitRate</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a18f186b1cabff32f7b969d3de6a96be9">writeRowHitRate</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ad2d9477bf7b2fbcce3f1c4694ca2d8ef">readPktSize</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>) + 1);</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a07f48c6bbe1f2d32c2ab65d8a2f77c36">writePktSize</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a>) + 1);</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a663a30bc895982bb4f71d420e51d818c">rdQLenPdf</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a>);</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af0741fb44edf7ae9099c3ce77d2866ee">wrQLenPdf</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>);</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adb2807b8b762511811f231321b9cc9f2">bytesPerActivate</a></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;        .<a class="code" href="classStats_1_1Histogram.html#a838a65c82a6d558a2f8cdcb927c1662a">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">maxAccessesPerRow</a> ?</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;              <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">maxAccessesPerRow</a> : <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a>)</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a06eb89e7b6f98e324c18527e636874c4">rdPerTurnAround</a></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;        .<a class="code" href="classStats_1_1Histogram.html#a838a65c82a6d558a2f8cdcb927c1662a">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a>)</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4b88d5c046108c2483736e5df1dda657">wrPerTurnAround</a></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;        .<a class="code" href="classStats_1_1Histogram.html#a838a65c82a6d558a2f8cdcb927c1662a">init</a>(<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a>)</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a45c4f9847ce9ac159f620c14fc909c3c">avgRdBW</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aba02955969e00dbef19bf6d02c590227">avgWrBW</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aed909e8baaf6f88003952f4e43fbadb7">avgRdBWSys</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0f313bf7ff437675255fed1b6e9b30f4">avgWrBWSys</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">peakBW</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adfbedc4cb496a7f1d9e6f3a2095f24b0">busUtil</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac90c937ee6cffca7fa9c89b96d56e047">avgGap</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#afa10ee2f85e9b8053412b507566e4aa4">busUtilWrite</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a6fdeb5f1801db0b8275c4c4647cb0e34">pageHitRate</a>.<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    <span class="comment">// per-master bytes read and written to memory</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac1a336c10cc8d22aba5dee3584874d8a">masterReadBytes</a></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4de2ed54d48a55b14792ca8f53c16877">masterWriteBytes</a></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="comment">// per-master bytes read and written to memory rate</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aa4f6e474c78430cf3a5d95c2a5cea66e">masterReadRate</a></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(12);</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a51979f091beb20d235a366ee7b70313a">masterReadAccesses</a></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9ecc1c367ef79328c7cf0f74ee826a38">masterWriteAccesses</a></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a>);</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a616680e33f0716fbc4c94a37adb462e1">masterReadTotalLat</a></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a403ec3ddcff8ab4f7e48b687ef99469c">masterReadAvgLat</a></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ae8fa6565964067d1dac9ca3d320a9bdd">busUtilRead</a></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9aa131e6abff3124b26404c230601a2f">masterWriteRate</a></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(12);</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af1dc315f71ca994a9c6d7eb185bc7d9a">masterWriteTotalLat</a></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(max_masters)</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">nozero</a> | <a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>);</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a00eeaf0883dc633e71e80a2180b5e9ad">masterWriteAvgLat</a></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">nonan</a>)</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(2);</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; max_masters; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;        <span class="keyword">const</span> std::string master = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac1a336c10cc8d22aba5dee3584874d8a">masterReadBytes</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aa4f6e474c78430cf3a5d95c2a5cea66e">masterReadRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4de2ed54d48a55b14792ca8f53c16877">masterWriteBytes</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9aa131e6abff3124b26404c230601a2f">masterWriteRate</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a51979f091beb20d235a366ee7b70313a">masterReadAccesses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9ecc1c367ef79328c7cf0f74ee826a38">masterWriteAccesses</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a616680e33f0716fbc4c94a37adb462e1">masterReadTotalLat</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a403ec3ddcff8ab4f7e48b687ef99469c">masterReadAvgLat</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af1dc315f71ca994a9c6d7eb185bc7d9a">masterWriteTotalLat</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;        <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a00eeaf0883dc633e71e80a2180b5e9ad">masterWriteAvgLat</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, master);</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    }</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    <span class="comment">// Formula stats</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a7b38bbc53ab44ad460f40a3ebdb84c39">avgQLat</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac7b995cf927981c78b27aaf7734e1cf6">totQLat</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>);</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a67dcecc551eac94c3f2bdc3b10724632">avgBusLat</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a57050ef69ac483041c40a9959e64369c">totBusLat</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>);</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4ab0792403f8bda8d1b009d456c8c957">avgMemAccLat</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a00f5de249d25e2b65cb590810002decf">totMemAccLat</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>);</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a3cdb4c9068c2bdaa645e30d8ec16da46">readRowHitRate</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a6c2f3d6cfccfd92ce2b00c44eba0c8c7">readRowHits</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>)) * 100;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a18f186b1cabff32f7b969d3de6a96be9">writeRowHitRate</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4421f56ee7a75fff239467a7e86d6d31">writeRowHits</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af13766b3bb021881240d0f441937517a">writeBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a60b70644a57401815880daf79addb52c">mergedWrBursts</a>)) * 100;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a45c4f9847ce9ac159f620c14fc909c3c">avgRdBW</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aa818a790e2e8f8234ce958e16c8759fe">bytesReadDRAM</a> / 1000000) / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aba02955969e00dbef19bf6d02c590227">avgWrBW</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a5f40b0a24e32c8e5eec8020b32cc29c5">bytesWritten</a> / 1000000) / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aed909e8baaf6f88003952f4e43fbadb7">avgRdBWSys</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0f8110799496557cbe18387de86b9613">bytesReadSys</a> / 1000000) / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0f313bf7ff437675255fed1b6e9b30f4">avgWrBWSys</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a0ad441ff7a3ad85bcbec5637097541a6">bytesWrittenSys</a> / 1000000) / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">peakBW</a> = (<a class="code" href="namespaceSimClock.html#a3e914c4cb1e00a7287962713e374d17a">SimClock::Frequency</a> / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a>) * <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a> / 1000000;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adfbedc4cb496a7f1d9e6f3a2095f24b0">busUtil</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a45c4f9847ce9ac159f620c14fc909c3c">avgRdBW</a> + <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aba02955969e00dbef19bf6d02c590227">avgWrBW</a>) / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">peakBW</a> * 100;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac90c937ee6cffca7fa9c89b96d56e047">avgGap</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#adf778627e4f54d225d4491b4bbf26e4b">totGap</a> / (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a158cf6d9d4c6a7cac88d2437fb49ca6b">readReqs</a> + <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a15d8b6f1b678e5fbf9595c713b9351b5">writeReqs</a>);</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ae8fa6565964067d1dac9ca3d320a9bdd">busUtilRead</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a45c4f9847ce9ac159f620c14fc909c3c">avgRdBW</a> / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">peakBW</a> * 100;</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#afa10ee2f85e9b8053412b507566e4aa4">busUtilWrite</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aba02955969e00dbef19bf6d02c590227">avgWrBW</a> / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">peakBW</a> * 100;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a6fdeb5f1801db0b8275c4c4647cb0e34">pageHitRate</a> = (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4421f56ee7a75fff239467a7e86d6d31">writeRowHits</a> + <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a6c2f3d6cfccfd92ce2b00c44eba0c8c7">readRowHits</a>) /</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;        (<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af13766b3bb021881240d0f441937517a">writeBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a60b70644a57401815880daf79addb52c">mergedWrBursts</a> + <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">readBursts</a> - <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">servicedByWrQ</a>) * 100;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#aa4f6e474c78430cf3a5d95c2a5cea66e">masterReadRate</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ac1a336c10cc8d22aba5dee3584874d8a">masterReadBytes</a> / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9aa131e6abff3124b26404c230601a2f">masterWriteRate</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a4de2ed54d48a55b14792ca8f53c16877">masterWriteBytes</a> / <a class="code" href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a>;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a403ec3ddcff8ab4f7e48b687ef99469c">masterReadAvgLat</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a616680e33f0716fbc4c94a37adb462e1">masterReadTotalLat</a> / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a51979f091beb20d235a366ee7b70313a">masterReadAccesses</a>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a00eeaf0883dc633e71e80a2180b5e9ad">masterWriteAvgLat</a> = <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#af1dc315f71ca994a9c6d7eb185bc7d9a">masterWriteTotalLat</a> / <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a9ecc1c367ef79328c7cf0f74ee826a38">masterWriteAccesses</a>;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;}</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1DRAMStats.html#ad4fbb9a5c7894588305a56d89fc6d8ec"> 2641</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1DRAMStats.html#ad4fbb9a5c7894588305a56d89fc6d8ec">DRAMCtrl::DRAMStats::resetStats</a>()</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;{</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    <a class="code" href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">dram</a>.<a class="code" href="classDRAMCtrl.html#a53cd749adf0797e909103aed5566535e">lastStatsResetTick</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1RankStats.html#a5e17e48f5057c8687e8fc9ca916249cf"> 2646</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1RankStats.html#a5e17e48f5057c8687e8fc9ca916249cf">DRAMCtrl::RankStats::RankStats</a>(<a class="code" href="classDRAMCtrl.html">DRAMCtrl</a> &amp;_memory, <a class="code" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;_rank)</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    : <a class="code" href="namespaceStats.html">Stats</a>::<a class="code" href="classStats_1_1Group.html">Group</a>(&amp;_memory, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;rank%d&quot;</span>, _rank.rank).c_str()),</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    rank(_rank),</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(actEnergy, <span class="stringliteral">&quot;Energy for activate commands per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(preEnergy, <span class="stringliteral">&quot;Energy for precharge commands per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(readEnergy, <span class="stringliteral">&quot;Energy for read commands per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(writeEnergy, <span class="stringliteral">&quot;Energy for write commands per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(refreshEnergy, <span class="stringliteral">&quot;Energy for refresh commands per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(actBackEnergy, <span class="stringliteral">&quot;Energy for active background per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(preBackEnergy, <span class="stringliteral">&quot;Energy for precharge background per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(actPowerDownEnergy,</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;             <span class="stringliteral">&quot;Energy for active power-down per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(prePowerDownEnergy,</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;             <span class="stringliteral">&quot;Energy for precharge power-down per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(selfRefreshEnergy, <span class="stringliteral">&quot;Energy for self refresh per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totalEnergy, <span class="stringliteral">&quot;Total energy per rank (pJ)&quot;</span>),</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(averagePower, <span class="stringliteral">&quot;Core power per rank (mW)&quot;</span>),</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(totalIdleTime, <span class="stringliteral">&quot;Total Idle time Per DRAM Rank&quot;</span>),</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    <a class="code" href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a>(memoryStateTime, <span class="stringliteral">&quot;Time in different power states&quot;</span>)</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;{</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;}</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1RankStats.html#a8449f30d34ed8b26362fa7a99953d959"> 2672</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1RankStats.html#a8449f30d34ed8b26362fa7a99953d959">DRAMCtrl::RankStats::regStats</a>()</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;{</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a>();</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(6);</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(0, <span class="stringliteral">&quot;IDLE&quot;</span>);</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(1, <span class="stringliteral">&quot;REF&quot;</span>);</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(2, <span class="stringliteral">&quot;SREF&quot;</span>);</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(3, <span class="stringliteral">&quot;PRE_PDN&quot;</span>);</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(4, <span class="stringliteral">&quot;ACT&quot;</span>);</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">memoryStateTime</a>.<a class="code" href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">subname</a>(5, <span class="stringliteral">&quot;ACT_PDN&quot;</span>);</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;}</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1RankStats.html#ab3656c635c8efdda5369ccd7f0b9651c"> 2686</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1RankStats.html#ab3656c635c8efdda5369ccd7f0b9651c">DRAMCtrl::RankStats::resetStats</a>()</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;{</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    <a class="code" href="classStats_1_1Group.html#a4d3b012622ff13ffe46cd0ae7af21f1b">Stats::Group::resetStats</a>();</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#a955a706339b1d994d89a77bf056cab4d">rank</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#a88ef358d0a1bbdd073b6699dc381e6bf">resetStats</a>();</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;}</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="structDRAMCtrl_1_1RankStats.html#ab6577d7367da11fe8985df3df6faa6e8"> 2694</a></span>&#160;<a class="code" href="structDRAMCtrl_1_1RankStats.html#ab6577d7367da11fe8985df3df6faa6e8">DRAMCtrl::RankStats::preDumpStats</a>()</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;{</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <a class="code" href="classStats_1_1Group.html#a34e0ae31f6be822137bac2c61a157e2c">Stats::Group::preDumpStats</a>();</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    <a class="code" href="structDRAMCtrl_1_1RankStats.html#a955a706339b1d994d89a77bf056cab4d">rank</a>.<a class="code" href="classDRAMCtrl_1_1Rank.html#ac584ef137c363596b3b433333b4afc72">computeStats</a>();</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;}</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a34fd9e9861ef8b240d80ea18f7bc2707"> 2702</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a34fd9e9861ef8b240d80ea18f7bc2707">DRAMCtrl::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;{</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="comment">// rely on the abstract memory</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <a class="code" href="classAbstractMemory.html#acb2ca48dbe8f541907b3827feeb292d5">functionalAccess</a>(pkt);</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;}</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a3f8042f87549b825ac78c441ad95ca4e"> 2709</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a3f8042f87549b825ac78c441ad95ca4e">DRAMCtrl::getPort</a>(<span class="keyword">const</span> <span class="keywordtype">string</span> &amp;if_name, <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx)</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;{</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keywordflow">if</span> (if_name != <span class="stringliteral">&quot;port&quot;</span>) {</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">QoS::MemCtrl::getPort</a>(if_name, idx);</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a>;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    }</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;}</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a9219a2ec7b3627b8c46e7a465766159f"> 2719</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a9219a2ec7b3627b8c46e7a465766159f">DRAMCtrl::drain</a>()</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;{</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="comment">// if there is anything in any of our internal queues, keep track</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <span class="comment">// of that as well</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordflow">if</span> (!(!<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &amp;&amp; !<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> &amp;&amp; <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.empty() &amp;&amp;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;          <a class="code" href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74">allRanksDrained</a>())) {</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;DRAM controller not drained, write: %d, read: %d,&quot;</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;                <span class="stringliteral">&quot; resp: %d\n&quot;</span>, <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>, <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a>,</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;                <a class="code" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a>.size());</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;        <span class="comment">// the only queue that is not drained automatically over time</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;        <span class="comment">// is the write queue, thus kick things into action if needed</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> &amp;&amp; !<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">nextReqEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;        }</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;        <span class="comment">// also need to kick off events to exit self-refresh</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>) {</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;            <span class="comment">// force self-refresh exit, which in turn will issue auto-refresh</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;pwrState == <a class="code" href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">PWR_SREF</a>) {</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DRAM,<span class="stringliteral">&quot;Rank%d: Forcing self-refresh wakeup in drain\n&quot;</span>,</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;                        <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;rank);</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;                <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;scheduleWakeUpEvent(<a class="code" href="classDRAMCtrl.html#a44a299190150358cb8883d49da5451d2">tXS</a>);</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;            }</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;        }</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    }</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;}</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74"> 2753</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74">DRAMCtrl::allRanksDrained</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    <span class="comment">// true until proven false</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordtype">bool</span> all_ranks_drained = <span class="keyword">true</span>;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>) {</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;        <span class="comment">// then verify that the power state is IDLE ensuring all banks are</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;        <span class="comment">// closed and rank is not in a low power state. Also verify that rank</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;        <span class="comment">// is idle from a refresh point of view.</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;        all_ranks_drained = <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;inPwrIdleState() &amp;&amp; <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;inRefIdleState() &amp;&amp;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;            all_ranks_drained;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    }</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    <span class="keywordflow">return</span> all_ranks_drained;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;}</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="classDRAMCtrl.html#a751343aaa124fd02a15b2c7cc89d88b4"> 2768</a></span>&#160;<a class="code" href="classDRAMCtrl.html#a751343aaa124fd02a15b2c7cc89d88b4">DRAMCtrl::drainResume</a>()</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;{</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a> &amp;&amp; <a class="code" href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">system</a>()-&gt;<a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a>()) {</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;        <span class="comment">// if we switched to timing mode, kick things into action,</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;        <span class="comment">// and behave as if we restored from a checkpoint</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;        <a class="code" href="classDRAMCtrl.html#a07b7a46679325610cf5293863351dca0">startup</a>();</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a> &amp;&amp; !<a class="code" href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">system</a>()-&gt;<a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a>()) {</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;        <span class="comment">// if we switch from timing mode, stop the refresh events to</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;        <span class="comment">// not cause issues with KVM</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> : <a class="code" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a>) {</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;            <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>-&gt;suspend();</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;        }</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    }</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    <span class="comment">// update the mode</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <a class="code" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a> = <a class="code" href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">system</a>()-&gt;<a class="code" href="classSystem.html#a19aafc70a86bba48addec9d92ad70605">isTimingMode</a>();</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;}</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1MemoryPort.html#a6cdb03e84cdf7e940731300204fb02b1"> 2786</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#a6cdb03e84cdf7e940731300204fb02b1">DRAMCtrl::MemoryPort::MemoryPort</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>, <a class="code" href="classDRAMCtrl.html">DRAMCtrl</a>&amp; _memory)</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    : <a class="code" href="classQueuedSlavePort.html">QueuedSlavePort</a>(name, &amp;_memory, queue), queue(_memory, *this, true),</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;      <a class="code" href="structmemory.html">memory</a>(_memory)</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;{ }</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<a class="code" href="classstd_1_1list.html">AddrRangeList</a></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1MemoryPort.html#af491e95ceb834310a43a5ccb846cc945"> 2792</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#af491e95ceb834310a43a5ccb846cc945">DRAMCtrl::MemoryPort::getAddrRanges</a>()<span class="keyword"> const</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a> ranges;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    ranges.push_back(<a class="code" href="structmemory.html">memory</a>.getAddrRange());</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <span class="keywordflow">return</span> ranges;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;}</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1MemoryPort.html#abdcd64989c345d9ac773cedb52965565"> 2800</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#abdcd64989c345d9ac773cedb52965565">DRAMCtrl::MemoryPort::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;{</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">pushLabel</a>(<a class="code" href="structmemory.html">memory</a>.name());</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#a695943604b988bd8923569ce22a2adad">queue</a>.<a class="code" href="classPacketQueue.html#a2049a69f86e2f03ad7ec562a3d117c1f">trySatisfyFunctional</a>(pkt)) {</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        <span class="comment">// Default implementation of SimpleTimingPort::recvFunctional()</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;        <span class="comment">// calls recvAtomic() and throws away the latency; we can save a</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;        <span class="comment">// little here by just not calculating the latency.</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;        <a class="code" href="structmemory.html">memory</a>.recvFunctional(pkt);</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    }</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">popLabel</a>();</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;}</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1MemoryPort.html#a7a20196c9f7f031ceef14ccf38c03b33"> 2815</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#a7a20196c9f7f031ceef14ccf38c03b33">DRAMCtrl::MemoryPort::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;{</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structmemory.html">memory</a>.recvAtomic(pkt);</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;}</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="classDRAMCtrl_1_1MemoryPort.html#a543418bc71badde8a2d0140b3418a9f1"> 2821</a></span>&#160;<a class="code" href="classDRAMCtrl_1_1MemoryPort.html#a543418bc71badde8a2d0140b3418a9f1">DRAMCtrl::MemoryPort::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;{</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="comment">// pass it to the memory controller</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structmemory.html">memory</a>.recvTimingReq(pkt);</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;}</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<a class="code" href="classDRAMCtrl.html">DRAMCtrl</a>*</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;DRAMCtrlParams::create()</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;{</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classDRAMCtrl.html#a2e87a3a11f35da670f669bc771a11679">DRAMCtrl</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;}</div><div class="ttc" id="structDRAMCtrl_1_1Command_html_ac926c88b24907f3230bb1526e34595fd"><div class="ttname"><a href="structDRAMCtrl_1_1Command.html#ac926c88b24907f3230bb1526e34595fd">DRAMCtrl::Command::bank</a></div><div class="ttdeci">uint8_t bank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00152">dram_ctrl.hh:152</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a592111d3cf4282928ec5e7b7694b29a0"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a592111d3cf4282928ec5e7b7694b29a0">DRAMCtrl::DRAMStats::numRdRetry</a></div><div class="ttdeci">Stats::Scalar numRdRetry</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01076">dram_ctrl.hh:1076</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ab865eb0d9c96246f810b04628e912044"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">QoS::MemCtrl::logResponse</a></div><div class="ttdeci">void logResponse(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries, double delay)</div><div class="ttdoc">Called upon receiving a response, updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00145">mem_ctrl.cc:145</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a757620eaaec709daed4fc65621f1c4fa"><div class="ttname"><a href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">DRAMCtrl::retryWrReq</a></div><div class="ttdeci">bool retryWrReq</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00142">dram_ctrl.hh:142</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a93448eecf9f2ec65d70de82b94c2839f"><div class="ttname"><a href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">DRAMCtrl::pageMgmt</a></div><div class="ttdeci">Enums::PageManage pageMgmt</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01006">dram_ctrl.hh:1006</a></div></div>
<div class="ttc" id="classAbstractMemory_html_acb2ca48dbe8f541907b3827feeb292d5"><div class="ttname"><a href="classAbstractMemory.html#acb2ca48dbe8f541907b3827feeb292d5">AbstractMemory::functionalAccess</a></div><div class="ttdeci">void functionalAccess(PacketPtr pkt)</div><div class="ttdoc">Perform an untimed memory read or write without changing anything but the memory itself. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8cc_source.html#l00450">abstract_mem.cc:450</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a46f862c25b84d87c8450022b2782ff41"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a46f862c25b84d87c8450022b2782ff41">DRAMCtrl::RankStats::preEnergy</a></div><div class="ttdeci">Stats::Scalar preEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00288">dram_ctrl.hh:288</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aeee9895d0ea6c6e4f72491ce75f587dc"><div class="ttname"><a href="classDRAMCtrl.html#aeee9895d0ea6c6e4f72491ce75f587dc">DRAMCtrl::enableDRAMPowerdown</a></div><div class="ttdeci">bool enableDRAMPowerdown</div><div class="ttdoc">Enable or disable DRAM powerdown states. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01149">dram_ctrl.hh:1149</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a67dcecc551eac94c3f2bdc3b10724632"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a67dcecc551eac94c3f2bdc3b10724632">DRAMCtrl::DRAMStats::avgBusLat</a></div><div class="ttdeci">Stats::Formula avgBusLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01073">dram_ctrl.hh:1073</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a583a12d49bb3e8aebcdc831435d57d77"><div class="ttname"><a href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">DRAMCtrl::writeLowThreshold</a></div><div class="ttdeci">const uint32_t writeLowThreshold</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00967">dram_ctrl.hh:967</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a672f14358c685122136d12a52eda5056"><div class="ttname"><a href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">DRAMCtrl::activationLimit</a></div><div class="ttdeci">const uint32_t activationLimit</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00995">dram_ctrl.hh:995</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_ae0480ffe9e97759c4687b53716cda8d3"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#ae0480ffe9e97759c4687b53716cda8d3">DRAMCtrl::Bank::bytesAccessed</a></div><div class="ttdeci">uint32_t bytesAccessed</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00187">dram_ctrl.hh:187</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a5282e65b52b90ec238f46a0247893555">DRAMCtrl::REF_PD_EXIT</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00266">dram_ctrl.hh:266</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10">DRAMCtrl::PowerState</a></div><div class="ttdeci">PowerState</div><div class="ttdoc">The power state captures the different operational states of the DRAM and interacts with the bus read...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00224">dram_ctrl.hh:224</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a60b70644a57401815880daf79addb52c"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a60b70644a57401815880daf79addb52c">DRAMCtrl::DRAMStats::mergedWrBursts</a></div><div class="ttdeci">Stats::Scalar mergedWrBursts</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01057">dram_ctrl.hh:1057</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a9fb8f9f72bb1b0d39e964ac7bb088015"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a9fb8f9f72bb1b0d39e964ac7bb088015">DRAMCtrl::DRAMPacket::entryTime</a></div><div class="ttdeci">const Tick entryTime</div><div class="ttdoc">When did request enter the controller. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00615">dram_ctrl.hh:615</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae6e9cec948e010bb3bdf9d7ef1ae3291">DRAMCtrl::PWR_ACT</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00229">dram_ctrl.hh:229</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a367d4e12979718eaa575d271f6ac916b"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a367d4e12979718eaa575d271f6ac916b">DRAMCtrl::DRAMStats::readBursts</a></div><div class="ttdeci">Stats::Scalar readBursts</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01054">dram_ctrl.hh:1054</a></div></div>
<div class="ttc" id="classSimObject_html_a3148723eeca4ec74227e39a86833c808"><div class="ttname"><a href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">SimObject::getPort</a></div><div class="ttdeci">virtual Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID)</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00126">sim_object.cc:126</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a9ea823d307808ce099eaec6451242041"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a9ea823d307808ce099eaec6451242041">DRAMCtrl::RankStats::totalEnergy</a></div><div class="ttdeci">Stats::Scalar totalEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00318">dram_ctrl.hh:318</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a88ef358d0a1bbdd073b6699dc381e6bf"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a88ef358d0a1bbdd073b6699dc381e6bf">DRAMCtrl::Rank::resetStats</a></div><div class="ttdeci">void resetStats()</div><div class="ttdoc">Reset stats on a stats event. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02392">dram_ctrl.cc:2392</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_aa818a790e2e8f8234ce958e16c8759fe"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#aa818a790e2e8f8234ce958e16c8759fe">DRAMCtrl::DRAMStats::bytesReadDRAM</a></div><div class="ttdeci">Stats::Scalar bytesReadDRAM</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01093">dram_ctrl.hh:1093</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_aec2ec5661b92749d4bf032920fdfef36"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#aec2ec5661b92749d4bf032920fdfef36">DRAMCtrl::Rank::stats</a></div><div class="ttdeci">RankStats stats</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00582">dram_ctrl.hh:582</a></div></div>
<div class="ttc" id="classSlavePort_html_ad4a55d475df59b897ad8fa183dd4c1d6"><div class="ttname"><a href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">SlavePort::sendRangeChange</a></div><div class="ttdeci">void sendRangeChange() const</div><div class="ttdoc">Called by the owner to send a range change. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00286">port.hh:286</a></div></div>
<div class="ttc" id="classStats_1_1DataWrapVec_html_aae2edca50c84852ff492b98721662d3e"><div class="ttname"><a href="classStats_1_1DataWrapVec.html#aae2edca50c84852ff492b98721662d3e">Stats::DataWrapVec::subname</a></div><div class="ttdeci">Derived &amp; subname(off_type index, const std::string &amp;name)</div><div class="ttdoc">Set the subfield name for the given index, and marks this stat to print at the end of simulation...</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00379">statistics.hh:379</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a7004ae8efe3eeb94220b53be3d25ea0e"><div class="ttname"><a href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e">DRAMCtrl::prechargeBank</a></div><div class="ttdeci">void prechargeBank(Rank &amp;rank_ref, Bank &amp;bank_ref, Tick pre_at, bool trace=true)</div><div class="ttdoc">Precharge a given bank and also update when the precharge is done. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01025">dram_ctrl.cc:1025</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a955a706339b1d994d89a77bf056cab4d"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a955a706339b1d994d89a77bf056cab4d">DRAMCtrl::RankStats::rank</a></div><div class="ttdeci">Rank &amp; rank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00282">dram_ctrl.hh:282</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2129ada5d479943d1a45b4ad01351510"><div class="ttname"><a href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">DRAMCtrl::retryRdReq</a></div><div class="ttdeci">bool retryRdReq</div><div class="ttdoc">Remember if we have to retry a request when available. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00141">dram_ctrl.hh:141</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4d98a04816c6c935099282ffaec2f743"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">QoS::MemCtrl::busStateNext</a></div><div class="ttdeci">BusState busStateNext</div><div class="ttdoc">bus state for next request event triggered </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00124">mem_ctrl.hh:124</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a0ad441ff7a3ad85bcbec5637097541a6"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a0ad441ff7a3ad85bcbec5637097541a6">DRAMCtrl::DRAMStats::bytesWrittenSys</a></div><div class="ttdeci">Stats::Scalar bytesWrittenSys</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01097">dram_ctrl.hh:1097</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_adfbedc4cb496a7f1d9e6f3a2095f24b0"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#adfbedc4cb496a7f1d9e6f3a2095f24b0">DRAMCtrl::DRAMStats::busUtil</a></div><div class="ttdeci">Stats::Formula busUtil</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01106">dram_ctrl.hh:1106</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_af491e95ceb834310a43a5ccb846cc945"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#af491e95ceb834310a43a5ccb846cc945">DRAMCtrl::MemoryPort::getAddrRanges</a></div><div class="ttdeci">virtual AddrRangeList getAddrRanges() const</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02792">dram_ctrl.cc:2792</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a135f02135b5947e4bd4924a73af5f35c"><div class="ttname"><a href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">DRAMCtrl::tRCD</a></div><div class="ttdeci">const Tick tRCD</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00982">dram_ctrl.hh:982</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ae8fd1d9b99f01738aa47408f97b02a16">DRAMCtrl::PWR_PRE_PDN</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00228">dram_ctrl.hh:228</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a336384539e0cdac4da285d2684684a9e"><div class="ttname"><a href="classDRAMCtrl.html#a336384539e0cdac4da285d2684684a9e">DRAMCtrl::tWR</a></div><div class="ttdeci">const Tick tWR</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00986">dram_ctrl.hh:986</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250a328ea06b7932192f785ec06e91f2112f"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a328ea06b7932192f785ec06e91f2112f">DRAMCtrl::REF_START</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00269">dram_ctrl.hh:269</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ab2af06010b9f4c03d328e96f9a25491b"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ab2af06010b9f4c03d328e96f9a25491b">DRAMCtrl::Rank::cmdList</a></div><div class="ttdeci">std::vector&lt; Command &gt; cmdList</div><div class="ttdoc">List of commands issued, to be sent to DRAMPpower at refresh and stats dump. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00440">dram_ctrl.hh:440</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_af8ffca69b1f93102e8b157f21628c64d"><div class="ttname"><a href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">DRAMCtrl::ranks</a></div><div class="ttdeci">std::vector&lt; Rank * &gt; ranks</div><div class="ttdoc">Vector of ranks. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00942">dram_ctrl.hh:942</a></div></div>
<div class="ttc" id="classSystem_html_a84a42474c3b78c160f186ada54fb4769"><div class="ttname"><a href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">System::getMasterName</a></div><div class="ttdeci">std::string getMasterName(MasterID master_id)</div><div class="ttdoc">Get the name of an object for a given request id. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00629">system.cc:629</a></div></div>
<div class="ttc" id="classstd_1_1pair_html"><div class="ttname"><a href="classstd_1_1pair.html">std::pair</a></div><div class="ttdoc">STL pair class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00061">stl.hh:61</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a349772bfe111e2019b56c5edcead2c12"><div class="ttname"><a href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12">DRAMCtrl::doDRAMAccess</a></div><div class="ttdeci">void doDRAMAccess(DRAMPacket *dram_pkt)</div><div class="ttdoc">Actually do the DRAM access - figure out the latency it will take to service the req based on bank st...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01073">dram_ctrl.cc:1073</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a479a6d149ceb9d3a10622689853dfa33"><div class="ttname"><a href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">DRAMCtrl::nextReqEvent</a></div><div class="ttdeci">EventFunctionWrapper nextReqEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00733">dram_ctrl.hh:733</a></div></div>
<div class="ttc" id="classEvent_html_ad39cc53b3ea947492a69bac094d874b3"><div class="ttname"><a href="classEvent.html#ad39cc53b3ea947492a69bac094d874b3">Event::when</a></div><div class="ttdeci">Tick when() const</div><div class="ttdoc">Get the time that the event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00401">eventq.hh:401</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">QoS::MemCtrl::READ</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_aba02955969e00dbef19bf6d02c590227"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#aba02955969e00dbef19bf6d02c590227">DRAMCtrl::DRAMStats::avgWrBW</a></div><div class="ttdeci">Stats::Formula avgWrBW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01101">dram_ctrl.hh:1101</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a></div><div class="ttdoc">Running normally. </div></div>
<div class="ttc" id="classDRAMCtrl_html_a2f51efde09e5109c6dabc084ddc688f5"><div class="ttname"><a href="classDRAMCtrl.html#a2f51efde09e5109c6dabc084ddc688f5">DRAMCtrl::tRAS</a></div><div class="ttdeci">const Tick tRAS</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00985">dram_ctrl.hh:985</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ae8fa6565964067d1dac9ca3d320a9bdd"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ae8fa6565964067d1dac9ca3d320a9bdd">DRAMCtrl::DRAMStats::busUtilRead</a></div><div class="ttdeci">Stats::Formula busUtilRead</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01107">dram_ctrl.hh:1107</a></div></div>
<div class="ttc" id="classAddrRange_html_a2ca1f726dd151069e354a5e58c257067"><div class="ttname"><a href="classAddrRange.html#a2ca1f726dd151069e354a5e58c257067">AddrRange::granularity</a></div><div class="ttdeci">uint64_t granularity() const</div><div class="ttdoc">Determing the interleaving granularity of the range. </div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00257">addr_range.hh:257</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ab6b4e1699e5d2c2bfa1a810448715ac4"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">QoS::MemCtrl::totalReadQueueSize</a></div><div class="ttdeci">uint64_t totalReadQueueSize</div><div class="ttdoc">Total read request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00112">mem_ctrl.hh:112</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a159aa76867a077fa1cd4540fc4d92cf6"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a159aa76867a077fa1cd4540fc4d92cf6">DRAMCtrl::Bank::preAllowedAt</a></div><div class="ttdeci">Tick preAllowedAt</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00183">dram_ctrl.hh:183</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac41372a5bd2a1c2106f7aa9e20af07e8"><div class="ttname"><a href="classDRAMCtrl.html#ac41372a5bd2a1c2106f7aa9e20af07e8">DRAMCtrl::minBankPrep</a></div><div class="ttdeci">std::pair&lt; std::vector&lt; uint32_t &gt;, bool &gt; minBankPrep(const DRAMPacketQueue &amp;queue, Tick min_col_at) const</div><div class="ttdoc">Find which are the earliest banks ready to issue an activate for the enqueued requests. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01608">dram_ctrl.cc:1608</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html">DRAMCtrl::DRAMPacket</a></div><div class="ttdoc">A DRAM packet stores packets along with the timestamp of when the packet entered the queue...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00610">dram_ctrl.hh:610</a></div></div>
<div class="ttc" id="namespaceStats_html_a9664110d21c5c85f0b768fb6b833ca3a"><div class="ttname"><a href="namespaceStats.html#a9664110d21c5c85f0b768fb6b833ca3a">Stats::nonan</a></div><div class="ttdeci">const FlagsType nonan</div><div class="ttdoc">Don&amp;#39;t print if this is NAN. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00061">info.hh:61</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a3099540e3185daa4006f11ceeafd20bb"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a3099540e3185daa4006f11ceeafd20bb">DRAMCtrl::Rank::writeEntries</a></div><div class="ttdeci">uint32_t writeEntries</div><div class="ttdoc">Track number of packets in write queue going to this rank. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00415">dram_ctrl.hh:415</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a534e8ffd35d85f2016c2c98d0b50cf2c"><div class="ttname"><a href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">DRAMCtrl::tRRD</a></div><div class="ttdeci">const Tick tRRD</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00990">dram_ctrl.hh:990</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a58cb45d82060d94997a5e1bc0ba7bd5a"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a58cb45d82060d94997a5e1bc0ba7bd5a">DRAMCtrl::Bank::openRow</a></div><div class="ttdeci">uint32_t openRow</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00177">dram_ctrl.hh:177</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a5fff79bb82ee603b288ce5fa0b9e4ff5"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a5fff79bb82ee603b288ce5fa0b9e4ff5">DRAMCtrl::DRAMStats::perBankRdBursts</a></div><div class="ttdeci">Stats::Vector perBankRdBursts</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01059">dram_ctrl.hh:1059</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ab4375ba5aebb78b2e8226239d4fdc76a"><div class="ttname"><a href="classDRAMCtrl.html#ab4375ba5aebb78b2e8226239d4fdc76a">DRAMCtrl::chooseNextFRFCFS</a></div><div class="ttdeci">DRAMPacketQueue::iterator chooseNextFRFCFS(DRAMPacketQueue &amp;queue, Tick extra_col_delay)</div><div class="ttdoc">For FR-FCFS policy reorder the read/write queue depending on row buffer hits and earliest bursts avai...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00777">dram_ctrl.cc:777</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ac7dbbbbdec60b55a1f6d54b61733670c"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ac7dbbbbdec60b55a1f6d54b61733670c">DRAMCtrl::Rank::readEntries</a></div><div class="ttdeci">uint32_t readEntries</div><div class="ttdoc">Track number of packets in read queue going to this rank. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00410">dram_ctrl.hh:410</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">QoS::MemCtrl::WRITE</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a53cd749adf0797e909103aed5566535e"><div class="ttname"><a href="classDRAMCtrl.html#a53cd749adf0797e909103aed5566535e">DRAMCtrl::lastStatsResetTick</a></div><div class="ttdeci">Tick lastStatsResetTick</div><div class="ttdoc">The time when stats were last reset used to calculate average power. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01146">dram_ctrl.hh:1146</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_a6cdb03e84cdf7e940731300204fb02b1"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#a6cdb03e84cdf7e940731300204fb02b1">DRAMCtrl::MemoryPort::MemoryPort</a></div><div class="ttdeci">MemoryPort(const std::string &amp;name, DRAMCtrl &amp;_memory)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02786">dram_ctrl.cc:2786</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a09bfc4deb4906dbc01007b1a4420224d"><div class="ttname"><a href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">DRAMCtrl::frontendLatency</a></div><div class="ttdeci">const Tick frontendLatency</div><div class="ttdoc">Pipeline latency of the controller frontend. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01019">dram_ctrl.hh:1019</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a616680e33f0716fbc4c94a37adb462e1"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a616680e33f0716fbc4c94a37adb462e1">DRAMCtrl::DRAMStats::masterReadTotalLat</a></div><div class="ttdeci">Stats::Vector masterReadTotalLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01126">dram_ctrl.hh:1126</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a9e83e4bdcabb2cca59db47ea95506538"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a9e83e4bdcabb2cca59db47ea95506538">DRAMCtrl::DRAMPacket::rankRef</a></div><div class="ttdeci">Rank &amp; rankRef</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00660">dram_ctrl.hh:660</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_afe9e2c154687e0e105986bafd5f8856c"><div class="ttname"><a href="classDRAMCtrl.html#afe9e2c154687e0e105986bafd5f8856c">DRAMCtrl::tXP</a></div><div class="ttdeci">const Tick tXP</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00993">dram_ctrl.hh:993</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a6fdeb5f1801db0b8275c4c4647cb0e34"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a6fdeb5f1801db0b8275c4c4647cb0e34">DRAMCtrl::DRAMStats::pageHitRate</a></div><div class="ttdeci">Stats::Formula pageHitRate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01134">dram_ctrl.hh:1134</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_aea598e5415f9e672c38b9504a89a5b7d"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#aea598e5415f9e672c38b9504a89a5b7d">DRAMCtrl::RankStats::selfRefreshEnergy</a></div><div class="ttdeci">Stats::Scalar selfRefreshEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00316">dram_ctrl.hh:316</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a4b88d5c046108c2483736e5df1dda657"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a4b88d5c046108c2483736e5df1dda657">DRAMCtrl::DRAMStats::wrPerTurnAround</a></div><div class="ttdeci">Stats::Histogram wrPerTurnAround</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01091">dram_ctrl.hh:1091</a></div></div>
<div class="ttc" id="classPacket_html_a14141460ec6de11c61eb6dc2ab5eda8f"><div class="ttname"><a href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">Packet::cacheResponding</a></div><div class="ttdeci">bool cacheResponding() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00591">packet.hh:591</a></div></div>
<div class="ttc" id="classDrainable_html_a06aa9ed2bfe0ae1c9987c144a287f9fa"><div class="ttname"><a href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">Drainable::drainState</a></div><div class="ttdeci">DrainState drainState() const</div><div class="ttdoc">Return the current drain state of an object. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00282">drain.hh:282</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a54cc6c75a9f00865e829d327e68bd528"><div class="ttname"><a href="classDRAMCtrl.html#a54cc6c75a9f00865e829d327e68bd528">DRAMCtrl::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00586">dram_ctrl.cc:586</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a0f313bf7ff437675255fed1b6e9b30f4"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a0f313bf7ff437675255fed1b6e9b30f4">DRAMCtrl::DRAMStats::avgWrBWSys</a></div><div class="ttdeci">Stats::Formula avgWrBWSys</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01103">dram_ctrl.hh:1103</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a6fd58ac69255f58f2576f42dd1c33276"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a6fd58ac69255f58f2576f42dd1c33276">DRAMCtrl::Bank::wrAllowedAt</a></div><div class="ttdeci">Tick wrAllowedAt</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00182">dram_ctrl.hh:182</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2e87a3a11f35da670f669bc771a11679"><div class="ttname"><a href="classDRAMCtrl.html#a2e87a3a11f35da670f669bc771a11679">DRAMCtrl::DRAMCtrl</a></div><div class="ttdeci">DRAMCtrl(const DRAMCtrlParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00062">dram_ctrl.cc:62</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a9219a2ec7b3627b8c46e7a465766159f"><div class="ttname"><a href="classDRAMCtrl.html#a9219a2ec7b3627b8c46e7a465766159f">DRAMCtrl::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Notify an object that it needs to drain its state. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02719">dram_ctrl.cc:2719</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a8c9c22bb03ee0ed435725ab2fb38c09a"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a8c9c22bb03ee0ed435725ab2fb38c09a">DRAMCtrl::Bank::rowAccesses</a></div><div class="ttdeci">uint32_t rowAccesses</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00186">dram_ctrl.hh:186</a></div></div>
<div class="ttc" id="classDrainable_html_af0e3b2acc20ebd149239adab1024c2a1"><div class="ttname"><a href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">Drainable::signalDrainDone</a></div><div class="ttdeci">void signalDrainDone() const</div><div class="ttdoc">Signal that an object is drained. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00267">drain.hh:267</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a09ef557763e727dc33a252abe0672328"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a09ef557763e727dc33a252abe0672328">DRAMCtrl::DRAMPacket::masterId</a></div><div class="ttdeci">MasterID masterId() const</div><div class="ttdoc">Get the packet MasterID (interface compatibility with Packet) </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00683">dram_ctrl.hh:683</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a13805258612037f8e9fb94a370948342"><div class="ttname"><a href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">DRAMCtrl::respQueue</a></div><div class="ttdeci">std::deque&lt; DRAMPacket * &gt; respQueue</div><div class="ttdoc">Response queue where read packets wait after we&amp;#39;re done working with them, but it&amp;#39;s not time to send ...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00937">dram_ctrl.hh:937</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae7ebffccab6cd342fddbcba75aee6c3b"><div class="ttname"><a href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">DRAMCtrl::tCL</a></div><div class="ttdeci">const Tick tCL</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00983">dram_ctrl.hh:983</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_afeb99277105491f6399d66e72808d34b"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#afeb99277105491f6399d66e72808d34b">DRAMCtrl::Rank::Rank</a></div><div class="ttdeci">Rank(DRAMCtrl &amp;_memory, const DRAMCtrlParams *_p, int rank)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01692">dram_ctrl.cc:1692</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1BurstHelper_html_ae0815101bc7957f13ce9351e574039c5"><div class="ttname"><a href="classDRAMCtrl_1_1BurstHelper.html#ae0815101bc7957f13ce9351e574039c5">DRAMCtrl::BurstHelper::burstsServiced</a></div><div class="ttdeci">unsigned int burstsServiced</div><div class="ttdoc">Number of DRAM bursts serviced so far for a system packet. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00599">dram_ctrl.hh:599</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_aa4972a8682d1efc915d56cb6dd7e1602"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#aa4972a8682d1efc915d56cb6dd7e1602">DRAMCtrl::RankStats::memoryStateTime</a></div><div class="ttdeci">Stats::Vector memoryStateTime</div><div class="ttdoc">Track time spent in each power state. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00330">dram_ctrl.hh:330</a></div></div>
<div class="ttc" id="intmath_8hh_html_a9959c04a43baeb18c59afa524ae736e0"><div class="ttname"><a href="intmath_8hh.html#a9959c04a43baeb18c59afa524ae736e0">ceilLog2</a></div><div class="ttdeci">int ceilLog2(const T &amp;n)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00135">intmath.hh:135</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a6ff182a56105d087e7bf6bd58a8be810">DRAMCtrl::PWR_ACT_PDN</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00230">dram_ctrl.hh:230</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a7b38bbc53ab44ad460f40a3ebdb84c39"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a7b38bbc53ab44ad460f40a3ebdb84c39">DRAMCtrl::DRAMStats::avgQLat</a></div><div class="ttdeci">Stats::Formula avgQLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01072">dram_ctrl.hh:1072</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a8fcfa19c9c66e830da40b7c34036f58b"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a8fcfa19c9c66e830da40b7c34036f58b">DRAMCtrl::Rank::refreshState</a></div><div class="ttdeci">RefreshState refreshState</div><div class="ttdoc">current refresh state </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00395">dram_ctrl.hh:395</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a7206eb9c464e7d78b313fc7c18d3e033"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a7206eb9c464e7d78b313fc7c18d3e033">DRAMCtrl::DRAMPacket::addr</a></div><div class="ttdeci">Addr addr</div><div class="ttdoc">The starting address of the DRAM packet. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00646">dram_ctrl.hh:646</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ab2f2b1abfae53348abfce84044d099d4">DRAMCtrl::PWR_IDLE</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00225">dram_ctrl.hh:225</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="classStats_1_1Histogram_html_a838a65c82a6d558a2f8cdcb927c1662a"><div class="ttname"><a href="classStats_1_1Histogram.html#a838a65c82a6d558a2f8cdcb927c1662a">Stats::Histogram::init</a></div><div class="ttdeci">Histogram &amp; init(size_type size)</div><div class="ttdoc">Set the parameters of this histogram. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02646">statistics.hh:2646</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a9331621237e440f70da3c2cbc58d9725"><div class="ttname"><a href="classDRAMCtrl.html#a9331621237e440f70da3c2cbc58d9725">DRAMCtrl::writeQueueFull</a></div><div class="ttdeci">bool writeQueueFull(unsigned int pktCount) const</div><div class="ttdoc">Check if the write queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00294">dram_ctrl.cc:294</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a1e8c245e79935ec846ec00bd49125062"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a1e8c245e79935ec846ec00bd49125062">DRAMCtrl::Bank::bank</a></div><div class="ttdeci">uint8_t bank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00178">dram_ctrl.hh:178</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_aa6b9bb1b76bee949071d1210e0c31397"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#aa6b9bb1b76bee949071d1210e0c31397">DRAMCtrl::Rank::refreshDueAt</a></div><div class="ttdeci">Tick refreshDueAt</div><div class="ttdoc">Keep track of when a refresh is due. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00369">dram_ctrl.hh:369</a></div></div>
<div class="ttc" id="classPort_html_a7a6e9cd272a3a45c147cae34067f5e77"><div class="ttname"><a href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">Port::isConnected</a></div><div class="ttdeci">bool isConnected() const</div><div class="ttdoc">Is this port currently connected to a peer? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00128">port.hh:128</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html"><div class="ttname"><a href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="ttdoc">A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...</div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00060">qport.hh:60</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2dc83eef7f1e08734b0695c15b4ab249"><div class="ttname"><a href="classDRAMCtrl.html#a2dc83eef7f1e08734b0695c15b4ab249">DRAMCtrl::rankToRankDly</a></div><div class="ttdeci">const Tick rankToRankDly</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00996">dram_ctrl.hh:996</a></div></div>
<div class="ttc" id="classDRAMCtrl_html"><div class="ttname"><a href="classDRAMCtrl.html">DRAMCtrl</a></div><div class="ttdoc">The DRAM controller is a single-channel memory controller capturing the most important timing constra...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00098">dram_ctrl.hh:98</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_adf778627e4f54d225d4491b4bbf26e4b"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#adf778627e4f54d225d4491b4bbf26e4b">DRAMCtrl::DRAMStats::totGap</a></div><div class="ttdeci">Stats::Scalar totGap</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01110">dram_ctrl.hh:1110</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a07f48c6bbe1f2d32c2ab65d8a2f77c36"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a07f48c6bbe1f2d32c2ab65d8a2f77c36">DRAMCtrl::DRAMStats::writePktSize</a></div><div class="ttdeci">Stats::Vector writePktSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01086">dram_ctrl.hh:1086</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ac2a0c59264a34d8d6712ac4e763cd915"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ac2a0c59264a34d8d6712ac4e763cd915">DRAMCtrl::Rank::rank</a></div><div class="ttdeci">uint8_t rank</div><div class="ttdoc">Current Rank index. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00405">dram_ctrl.hh:405</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_add4bc2200dac8ca5fd67f5408fcdff33"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">QoS::MemCtrl::numPriorities</a></div><div class="ttdeci">uint8_t numPriorities() const</div><div class="ttdoc">Gets the total number of priority levels in the QoS memory controller. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00350">mem_ctrl.hh:350</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a148db627e8b6a7198b472497f8083045"><div class="ttname"><a href="classDRAMCtrl.html#a148db627e8b6a7198b472497f8083045">DRAMCtrl::burstLength</a></div><div class="ttdeci">const uint32_t burstLength</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00952">dram_ctrl.hh:952</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a65fbf00a52386c6c204a0046dd36e0be"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">QoS::MemCtrl::qosSchedule</a></div><div class="ttdeci">uint8_t qosSchedule(std::initializer_list&lt; Queues *&gt; queues_ptr, uint64_t queue_entry_size, const PacketPtr pkt)</div><div class="ttdoc">Assign priority to a packet by executing the configured QoS policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00475">mem_ctrl.hh:475</a></div></div>
<div class="ttc" id="classPacket_html_abf1a177ee6ddce59da49869cfeecc7bc"><div class="ttname"><a href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">Packet::pushLabel</a></div><div class="ttdeci">void pushLabel(const std::string &amp;lbl)</div><div class="ttdoc">Push label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01326">packet.hh:1326</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a8449f30d34ed8b26362fa7a99953d959"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a8449f30d34ed8b26362fa7a99953d959">DRAMCtrl::RankStats::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02672">dram_ctrl.cc:2672</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_acd04cf88f749553586be796a0527ba35"><div class="ttname"><a href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">DRAMCtrl::ranksPerChannel</a></div><div class="ttdeci">const uint32_t ranksPerChannel</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00959">dram_ctrl.hh:959</a></div></div>
<div class="ttc" id="namespaceSimClock_html_a3e914c4cb1e00a7287962713e374d17a"><div class="ttname"><a href="namespaceSimClock.html#a3e914c4cb1e00a7287962713e374d17a">SimClock::Frequency</a></div><div class="ttdeci">Tick Frequency</div><div class="ttdoc">The simulated frequency of curTick(). (In ticks per second) </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8cc_source.html#l00049">core.cc:49</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac505f5dcdd19b9af5447baf6f45e4df5"><div class="ttname"><a href="classDRAMCtrl.html#ac505f5dcdd19b9af5447baf6f45e4df5">DRAMCtrl::readQueueFull</a></div><div class="ttdeci">bool readQueueFull(unsigned int pktCount) const</div><div class="ttdoc">Check if the read queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00283">dram_ctrl.cc:283</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a6df2e4f0c3b039ff3e55b26963ff136d"><div class="ttname"><a href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">Stats::DataWrap::flags</a></div><div class="ttdeci">Derived &amp; flags(Flags _flags)</div><div class="ttdoc">Set the flags and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00336">statistics.hh:336</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a45c4f9847ce9ac159f620c14fc909c3c"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a45c4f9847ce9ac159f620c14fc909c3c">DRAMCtrl::DRAMStats::avgRdBW</a></div><div class="ttdeci">Stats::Formula avgRdBW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01100">dram_ctrl.hh:1100</a></div></div>
<div class="ttc" id="stat__control_8cc_html_aaad77dbb4162ef5a66c24dcd1ce256d0"><div class="ttname"><a href="stat__control_8cc.html#aaad77dbb4162ef5a66c24dcd1ce256d0">simSeconds</a></div><div class="ttdeci">Stats::Formula simSeconds</div><div class="ttdef"><b>Definition:</b> <a href="stat__control_8cc_source.html#l00064">stat_control.cc:64</a></div></div>
<div class="ttc" id="classPacket_html_a1c89f5514a473f96561758b00c4a5e00"><div class="ttname"><a href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">Packet::isRead</a></div><div class="ttdeci">bool isRead() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00528">packet.hh:528</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aa4cc5b0be1f321194a33028a10df2a08"><div class="ttname"><a href="classDRAMCtrl.html#aa4cc5b0be1f321194a33028a10df2a08">DRAMCtrl::stats</a></div><div class="ttdeci">DRAMStats stats</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01137">dram_ctrl.hh:1137</a></div></div>
<div class="ttc" id="namespaceData_html"><div class="ttname"><a href="namespaceData.html">Data</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ae775bb37fedc3af1760fd0c3eeedb533"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ae775bb37fedc3af1760fd0c3eeedb533">QoS::MemCtrl::turnPolicy</a></div><div class="ttdeci">const std::unique_ptr&lt; TurnaroundPolicy &gt; turnPolicy</div><div class="ttdoc">QoS Bus Turnaround Policy: selects the bus direction (READ/WRITE) </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00072">mem_ctrl.hh:72</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a6ca9e6956474c90b27c940773469a9b6"><div class="ttname"><a href="classDRAMCtrl.html#a6ca9e6956474c90b27c940773469a9b6">DRAMCtrl::deviceRowBufferSize</a></div><div class="ttdeci">const uint32_t deviceRowBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00953">dram_ctrl.hh:953</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1BurstHelper_html"><div class="ttname"><a href="classDRAMCtrl_1_1BurstHelper.html">DRAMCtrl::BurstHelper</a></div><div class="ttdoc">A burst helper helps organize and manage a packet that is larger than the DRAM burst size...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00591">dram_ctrl.hh:591</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint32_t &gt;</a></div></div>
<div class="ttc" id="classStats_1_1VectorBase_html_ada7b4d1605ccdfba6975aa1025b861a2"><div class="ttname"><a href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">Stats::VectorBase::init</a></div><div class="ttdeci">Derived &amp; init(size_type size)</div><div class="ttdoc">Set this vector to have the given size. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l01152">statistics.hh:1152</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a22cd0c3ab4ab2b27631b43ae1246d7c4"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a22cd0c3ab4ab2b27631b43ae1246d7c4">DRAMCtrl::DRAMPacket::bankId</a></div><div class="ttdeci">const uint16_t bankId</div><div class="ttdoc">Bank id is calculated considering banks in all the ranks eg: 2 ranks each with 8 banks, then bankId = 0 –&gt; rank0, bank0 and bankId = 8 –&gt; rank1, bank0. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00638">dram_ctrl.hh:638</a></div></div>
<div class="ttc" id="classEventManager_html_a92b58a82b7a2bb4935f41bc4d46897b6"><div class="ttname"><a href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">EventManager::deschedule</a></div><div class="ttdeci">void deschedule(Event &amp;event)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00750">eventq.hh:750</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ac584ef137c363596b3b433333b4afc72"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ac584ef137c363596b3b433333b4afc72">DRAMCtrl::Rank::computeStats</a></div><div class="ttdeci">void computeStats()</div><div class="ttdoc">Computes stats just prior to dump event. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02379">dram_ctrl.cc:2379</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a8cfb671aa6e52625c88c9a632ca4adec"><div class="ttname"><a href="classDRAMCtrl.html#a8cfb671aa6e52625c88c9a632ca4adec">DRAMCtrl::init</a></div><div class="ttdeci">virtual void init() override</div><div class="ttdoc">Initialise this memory. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00191">dram_ctrl.cc:191</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ad6684ae946f5a232382514f73a3cb3b4"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ad6684ae946f5a232382514f73a3cb3b4">DRAMCtrl::Rank::outstandingEvents</a></div><div class="ttdeci">uint8_t outstandingEvents</div><div class="ttdoc">Number of ACT, RD, and WR events currently scheduled Incremented when a refresh event is started as w...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00422">dram_ctrl.hh:422</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a9173f69c67cca2dd169ff083e37c6370"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a9173f69c67cca2dd169ff083e37c6370">DRAMCtrl::Rank::activateEvent</a></div><div class="ttdeci">EventFunctionWrapper activateEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00567">dram_ctrl.hh:567</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a7c9aac9d342bdb8e01316d76379083cf"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a7c9aac9d342bdb8e01316d76379083cf">DRAMCtrl::RankStats::writeEnergy</a></div><div class="ttdeci">Stats::Scalar writeEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00290">dram_ctrl.hh:290</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a4946d3adbcb3a634da71ec03a391fb5a"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a4946d3adbcb3a634da71ec03a391fb5a">DRAMCtrl::Rank::startup</a></div><div class="ttdeci">void startup(Tick ref_tick)</div><div class="ttdoc">Kick off accounting for power and refresh states and schedule initial refresh. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01730">dram_ctrl.cc:1730</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ae534c4b12ab4254b8272da8e8fb129f1"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ae534c4b12ab4254b8272da8e8fb129f1">DRAMCtrl::Rank::isQueueEmpty</a></div><div class="ttdeci">bool isQueueEmpty() const</div><div class="ttdoc">Check if the command queue of current rank is idle. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01754">dram_ctrl.cc:1754</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a47e404061e91a6e1997a7934b2300dce"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a47e404061e91a6e1997a7934b2300dce">DRAMCtrl::DRAMStats::dram</a></div><div class="ttdeci">DRAMCtrl &amp; dram</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01050">dram_ctrl.hh:1050</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_abb35437efe71e911365685b3cfb5cc7b"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">DRAMCtrl::Rank::numBanksActive</a></div><div class="ttdeci">unsigned int numBanksActive</div><div class="ttdoc">To track number of banks which are currently active for this rank. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00452">dram_ctrl.hh:452</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a55ec23463704b8da28298530bf54a173"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a55ec23463704b8da28298530bf54a173">DRAMCtrl::DRAMStats::perBankWrBursts</a></div><div class="ttdeci">Stats::Vector perBankWrBursts</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01060">dram_ctrl.hh:1060</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a53a1465105090b202706f97b7411b7cc"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a53a1465105090b202706f97b7411b7cc">DRAMCtrl::DRAMStats::peakBW</a></div><div class="ttdeci">Stats::Formula peakBW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01104">dram_ctrl.hh:1104</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_abdcd64989c345d9ac773cedb52965565"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#abdcd64989c345d9ac773cedb52965565">DRAMCtrl::MemoryPort::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a functional request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02800">dram_ctrl.cc:2800</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a8a67548a130229c2a7be4383f9082c85"><div class="ttname"><a href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">DRAMCtrl::isTimingMode</a></div><div class="ttdeci">bool isTimingMode</div><div class="ttdoc">Remember if the memory system is in timing mode. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00136">dram_ctrl.hh:136</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a03b1182bed8b479db428b61a7d828fa6"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a03b1182bed8b479db428b61a7d828fa6">DRAMCtrl::Rank::processWriteDoneEvent</a></div><div class="ttdeci">void processWriteDoneEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01848">dram_ctrl.cc:1848</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ad516646978d5575d5f5d7453a28eea5d"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ad516646978d5575d5f5d7453a28eea5d">DRAMCtrl::DRAMStats::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02502">dram_ctrl.cc:2502</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250a04eb0e9176fce5364a49e029c1d46f9e"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a04eb0e9176fce5364a49e029c1d46f9e">DRAMCtrl::REF_SREF_EXIT</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00267">dram_ctrl.hh:267</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a3af3a2b6d494f359a544ce0ceac2f3de"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a3af3a2b6d494f359a544ce0ceac2f3de">DRAMCtrl::DRAMStats::numWrRetry</a></div><div class="ttdeci">Stats::Scalar numWrRetry</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01077">dram_ctrl.hh:1077</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a29719d011b23c89180048e7a7d13542e"><div class="ttname"><a href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">ArmISA::b</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; b</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00355">miscregs_types.hh:355</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html">DRAMCtrl::Bank</a></div><div class="ttdoc">A basic class to track the bank state, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00170">dram_ctrl.hh:170</a></div></div>
<div class="ttc" id="classPacket_html_aaf1f26587ac7e1e5790b04931e35f64d"><div class="ttname"><a href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">Packet::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00736">packet.hh:736</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a48cce9b0709ddc8b80e5e53900c00478"><div class="ttname"><a href="classDRAMCtrl.html#a48cce9b0709ddc8b80e5e53900c00478">DRAMCtrl::getCtrlAddr</a></div><div class="ttdeci">Addr getCtrlAddr(Addr addr)</div><div class="ttdoc">Get an address in a dense range which starts from 0. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00830">dram_ctrl.hh:830</a></div></div>
<div class="ttc" id="base_2types_8hh_html_abe940b1b328825e234da719447e15ca5"><div class="ttname"><a href="base_2types_8hh.html#abe940b1b328825e234da719447e15ca5">MaxTick</a></div><div class="ttdeci">const Tick MaxTick</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a6d55563dc2570e3f302a5aa09e86847a"><div class="ttname"><a href="classDRAMCtrl.html#a6d55563dc2570e3f302a5aa09e86847a">DRAMCtrl::tCCD_L_WR</a></div><div class="ttdeci">const Tick tCCD_L_WR</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00980">dram_ctrl.hh:980</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a9b7d1e35f9bf63be72006cb67691d3ef"><div class="ttname"><a href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">DRAMCtrl::maxAccessesPerRow</a></div><div class="ttdeci">const uint32_t maxAccessesPerRow</div><div class="ttdoc">Max column accesses (read and write) per row, before forcefully closing it. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01012">dram_ctrl.hh:1012</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a146a0c2b6b2fc67b55d32c07336835ee"><div class="ttname"><a href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">DRAMCtrl::bankGroupsPerRank</a></div><div class="ttdeci">const uint32_t bankGroupsPerRank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00960">dram_ctrl.hh:960</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a845143aad659120f25f1d26c06574660"><div class="ttname"><a href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">DRAMCtrl::tREFI</a></div><div class="ttdeci">const Tick tREFI</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00989">dram_ctrl.hh:989</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_a7a20196c9f7f031ceef14ccf38c03b33"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#a7a20196c9f7f031ceef14ccf38c03b33">DRAMCtrl::MemoryPort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02815">dram_ctrl.cc:2815</a></div></div>
<div class="ttc" id="classClocked_html_a90eb2e088ca3c76399571b0cbc013f51"><div class="ttname"><a href="classClocked.html#a90eb2e088ca3c76399571b0cbc013f51">Clocked::tick</a></div><div class="ttdeci">Tick tick</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00071">clocked_object.hh:71</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ac1a336c10cc8d22aba5dee3584874d8a"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ac1a336c10cc8d22aba5dee3584874d8a">DRAMCtrl::DRAMStats::masterReadBytes</a></div><div class="ttdeci">Stats::Vector masterReadBytes</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01114">dram_ctrl.hh:1114</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250a4f9c775424c96c37105ac392fe1b76e7"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250a4f9c775424c96c37105ac392fe1b76e7">DRAMCtrl::REF_DRAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00265">dram_ctrl.hh:265</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a0190da0af74310a407ffaf1935afe671"><div class="ttname"><a href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">DRAMCtrl::memSchedPolicy</a></div><div class="ttdeci">Enums::MemSched memSchedPolicy</div><div class="ttdoc">Memory controller configuration initialized based on parameter values. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01004">dram_ctrl.hh:1004</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classPacket_html_abb255770a0a1278960af6ffa1e0ceb64"><div class="ttname"><a href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet::needsResponse</a></div><div class="ttdeci">bool needsResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00542">packet.hh:542</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aa0144008a2be698cd3e1dc05d442cb5e"><div class="ttname"><a href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">DRAMCtrl::backendLatency</a></div><div class="ttdeci">const Tick backendLatency</div><div class="ttdoc">Pipeline latency of the backend and PHY. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01026">dram_ctrl.hh:1026</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a42f91475d98d37aa76dfa33880b2ef05"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a42f91475d98d37aa76dfa33880b2ef05">DRAMCtrl::Rank::prechargeEvent</a></div><div class="ttdeci">EventFunctionWrapper prechargeEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00570">dram_ctrl.hh:570</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_af0741fb44edf7ae9099c3ce77d2866ee"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#af0741fb44edf7ae9099c3ce77d2866ee">DRAMCtrl::DRAMStats::wrQLenPdf</a></div><div class="ttdeci">Stats::Vector wrQLenPdf</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01088">dram_ctrl.hh:1088</a></div></div>
<div class="ttc" id="classPacket_html_ae035c719eee7a7713ab831a11e9e7406"><div class="ttname"><a href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">Packet::headerDelay</a></div><div class="ttdeci">uint32_t headerDelay</div><div class="ttdoc">The extra delay from seeing the packet until the header is transmitted. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00366">packet.hh:366</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a883322fd74ea67847ce9e9f71629cc41"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a883322fd74ea67847ce9e9f71629cc41">DRAMCtrl::Rank::processPowerEvent</a></div><div class="ttdeci">void processPowerEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02203">dram_ctrl.cc:2203</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a93637a214ccc634af1f2c360a9b21b90"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a93637a214ccc634af1f2c360a9b21b90">DRAMCtrl::DRAMStats::servicedByWrQ</a></div><div class="ttdeci">Stats::Scalar servicedByWrQ</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01056">dram_ctrl.hh:1056</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html_a99f59dcf30fb949b9c2ff72928e23a97"><div class="ttname"><a href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">QueuedSlavePort::schedTimingResp</a></div><div class="ttdeci">void schedTimingResp(PacketPtr pkt, Tick when)</div><div class="ttdoc">Schedule the sending of a timing response. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00092">qport.hh:92</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a989ec86491b77ec1d1febb9f4eba287b"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a989ec86491b77ec1d1febb9f4eba287b">DRAMCtrl::DRAMPacket::burstHelper</a></div><div class="ttdeci">BurstHelper * burstHelper</div><div class="ttdoc">A pointer to the BurstHelper if this DRAMPacket is a split packet If not a split packet (common case)...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00658">dram_ctrl.hh:658</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a1edd216a091aa2ec675985c16134d626"><div class="ttname"><a href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">DRAMCtrl::tRP</a></div><div class="ttdeci">const Tick tRP</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00984">dram_ctrl.hh:984</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a1b4486326786655058c8971e3d155d6e"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a1b4486326786655058c8971e3d155d6e">DRAMCtrl::Bank::actAllowedAt</a></div><div class="ttdeci">Tick actAllowedAt</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00184">dram_ctrl.hh:184</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a0fec8a93057d0a3fc2096fe4e6cba9bb"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a0fec8a93057d0a3fc2096fe4e6cba9bb">DRAMCtrl::Rank::banks</a></div><div class="ttdeci">std::vector&lt; Bank &gt; banks</div><div class="ttdoc">Vector of Banks. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00446">dram_ctrl.hh:446</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1Command_html_a0511c4b778c6bc5f434f1a225ff985d2"><div class="ttname"><a href="structDRAMCtrl_1_1Command.html#a0511c4b778c6bc5f434f1a225ff985d2">DRAMCtrl::Command::timeStamp</a></div><div class="ttdeci">Tick timeStamp</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00153">dram_ctrl.hh:153</a></div></div>
<div class="ttc" id="bitfields_8hh_html_aefaf886fe6a8977a1a887fb491a6e82c"><div class="ttname"><a href="bitfields_8hh.html#aefaf886fe6a8977a1a887fb491a6e82c">RD</a></div><div class="ttdeci">#define RD</div><div class="ttdef"><b>Definition:</b> <a href="bitfields_8hh_source.html#l00014">bitfields.hh:14</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="intmath_8hh_html_a4e6a30fd4eed8d942ab7fa676da00e69"><div class="ttname"><a href="intmath_8hh.html#a4e6a30fd4eed8d942ab7fa676da00e69">power</a></div><div class="ttdeci">uint64_t power(uint32_t n, uint32_t e)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00040">intmath.hh:40</a></div></div>
<div class="ttc" id="classPacket_html_a873cf94ccd31edf1acc095f1b9015554"><div class="ttname"><a href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">Packet::qosValue</a></div><div class="ttdeci">uint8_t qosValue() const</div><div class="ttdoc">QoS Value getter Returns 0 if QoS value was never set (constructor default). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00701">packet.hh:701</a></div></div>
<div class="ttc" id="dram__ctrl_8hh_html"><div class="ttname"><a href="dram__ctrl_8hh.html">dram_ctrl.hh</a></div><div class="ttdoc">DRAMCtrl declaration. </div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a93b393d43fe870baa25417c38e06d333"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a93b393d43fe870baa25417c38e06d333">DRAMCtrl::DRAMPacket::qosValue</a></div><div class="ttdeci">void qosValue(const uint8_t qv)</div><div class="ttdoc">Set the packet QoS value (interface compatibility with Packet) </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00671">dram_ctrl.hh:671</a></div></div>
<div class="ttc" id="classPacket_html_ae116431868d1c7f6b0dd127bbb7faeab"><div class="ttname"><a href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">Packet::isResponse</a></div><div class="ttdeci">bool isResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00532">packet.hh:532</a></div></div>
<div class="ttc" id="classPacket_html_ad28d4bd566aee12a370dc9180e064bea"><div class="ttname"><a href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">Packet::popLabel</a></div><div class="ttdeci">void popLabel()</div><div class="ttdoc">Pop label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01336">packet.hh:1336</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ac90c937ee6cffca7fa9c89b96d56e047"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ac90c937ee6cffca7fa9c89b96d56e047">DRAMCtrl::DRAMStats::avgGap</a></div><div class="ttdeci">Stats::Formula avgGap</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01111">dram_ctrl.hh:1111</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_aabe86e89ac0bc14e74cedf4adde85038"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#aabe86e89ac0bc14e74cedf4adde85038">DRAMCtrl::Rank::pwrState</a></div><div class="ttdeci">PowerState pwrState</div><div class="ttdoc">Current power state. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00390">dram_ctrl.hh:390</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ab4979bc1fc1405816aefe658af9e1da2"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ab4979bc1fc1405816aefe658af9e1da2">DRAMCtrl::Rank::checkDrainDone</a></div><div class="ttdeci">void checkDrainDone()</div><div class="ttdoc">Let the rank check if it was waiting for requests to drain to allow it to transition states...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01764">dram_ctrl.cc:1764</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a96f7f0fdba5770e87c163fa3052c7671"><div class="ttname"><a href="classDRAMCtrl.html#a96f7f0fdba5770e87c163fa3052c7671">DRAMCtrl::respondEvent</a></div><div class="ttdeci">EventFunctionWrapper respondEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00736">dram_ctrl.hh:736</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a2b9f54ce812fcea38c81066446d435b3"><div class="ttname"><a href="classStats_1_1Group.html#a2b9f54ce812fcea38c81066446d435b3">Stats::Group::Group</a></div><div class="ttdeci">Group()=delete</div></div>
<div class="ttc" id="bitfield_8hh_html_a30dba2ad0c639652769dd990b20f6350"><div class="ttname"><a href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a></div><div class="ttdeci">void replaceBits(T &amp;val, int first, int last, B bit_val)</div><div class="ttdoc">A convenience function to replace bits first to last of val with bit_val in place. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00157">bitfield.hh:157</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aad8f72c5b11730c9346de00a53d108fe"><div class="ttname"><a href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">DRAMCtrl::tRFC</a></div><div class="ttdeci">const Tick tRFC</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00988">dram_ctrl.hh:988</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a3a8b748a94c3123372928564f00a5d57"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a3a8b748a94c3123372928564f00a5d57">DRAMCtrl::Rank::actTicks</a></div><div class="ttdeci">std::deque&lt; Tick &gt; actTicks</div><div class="ttdoc">List to keep track of activate ticks. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00455">dram_ctrl.hh:455</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a9ecc1c367ef79328c7cf0f74ee826a38"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a9ecc1c367ef79328c7cf0f74ee826a38">DRAMCtrl::DRAMStats::masterWriteAccesses</a></div><div class="ttdeci">Stats::Vector masterWriteAccesses</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01123">dram_ctrl.hh:1123</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a34e0ae31f6be822137bac2c61a157e2c"><div class="ttname"><a href="classStats_1_1Group.html#a34e0ae31f6be822137bac2c61a157e2c">Stats::Group::preDumpStats</a></div><div class="ttdeci">virtual void preDumpStats()</div><div class="ttdoc">Callback before stats are dumped. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00097">group.cc:97</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_addf2de17b92d50a00cb242f716ff1163"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#addf2de17b92d50a00cb242f716ff1163">DRAMCtrl::DRAMStats::DRAMStats</a></div><div class="ttdeci">DRAMStats(DRAMCtrl &amp;dram)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02401">dram_ctrl.cc:2401</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a4f8bf048c846bef573325f47a0603b09"><div class="ttname"><a href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">AbstractMemory::access</a></div><div class="ttdeci">void access(PacketPtr pkt)</div><div class="ttdoc">Perform an untimed memory access and update all the state (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8cc_source.html#l00348">abstract_mem.cc:348</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a814fd74ac86e22454d2d9eeb27020212"><div class="ttname"><a href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">DRAMCtrl::timeStampOffset</a></div><div class="ttdeci">uint64_t timeStampOffset</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01143">dram_ctrl.hh:1143</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a3cdb4c9068c2bdaa645e30d8ec16da46"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a3cdb4c9068c2bdaa645e30d8ec16da46">DRAMCtrl::DRAMStats::readRowHitRate</a></div><div class="ttdeci">Stats::Formula readRowHitRate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01082">dram_ctrl.hh:1082</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a4d3b012622ff13ffe46cd0ae7af21f1b"><div class="ttname"><a href="classStats_1_1Group.html#a4d3b012622ff13ffe46cd0ae7af21f1b">Stats::Group::resetStats</a></div><div class="ttdeci">virtual void resetStats()</div><div class="ttdoc">Callback to reset stats. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00084">group.cc:84</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a8fb00031658fc6c390eb18bdb3e67476"><div class="ttname"><a href="classDRAMCtrl.html#a8fb00031658fc6c390eb18bdb3e67476">DRAMCtrl::readQueue</a></div><div class="ttdeci">std::vector&lt; DRAMPacketQueue &gt; readQueue</div><div class="ttdoc">The controller&amp;#39;s main read and write queues, with support for QoS reordering. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00917">dram_ctrl.hh:917</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a663a30bc895982bb4f71d420e51d818c"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a663a30bc895982bb4f71d420e51d818c">DRAMCtrl::DRAMStats::rdQLenPdf</a></div><div class="ttdeci">Stats::Vector rdQLenPdf</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01087">dram_ctrl.hh:1087</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a00911b4a7a7ca32499578e086fa5283a"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a00911b4a7a7ca32499578e086fa5283a">DRAMCtrl::Bank::rdAllowedAt</a></div><div class="ttdeci">Tick rdAllowedAt</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00181">dram_ctrl.hh:181</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a7814700d7f197a5693cb7586d3bd6112"><div class="ttname"><a href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">DRAMCtrl::writesThisTime</a></div><div class="ttdeci">uint32_t writesThisTime</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00969">dram_ctrl.hh:969</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ac7b995cf927981c78b27aaf7734e1cf6"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ac7b995cf927981c78b27aaf7734e1cf6">DRAMCtrl::DRAMStats::totQLat</a></div><div class="ttdeci">Stats::Scalar totQLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01067">dram_ctrl.hh:1067</a></div></div>
<div class="ttc" id="classPacket_html_a389afe9616729132378ab8228a74441d"><div class="ttname"><a href="classPacket.html#a389afe9616729132378ab8228a74441d">Packet::hasData</a></div><div class="ttdeci">bool hasData() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00548">packet.hh:548</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a3ddb47f5fb5188a2f7c63ae3b6fb6adb"><div class="ttname"><a href="classDRAMCtrl.html#a3ddb47f5fb5188a2f7c63ae3b6fb6adb">DRAMCtrl::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00263">dram_ctrl.cc:263</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a680a2a39548e49ce0f2395710b095567"><div class="ttname"><a href="classDRAMCtrl.html#a680a2a39548e49ce0f2395710b095567">DRAMCtrl::tRTP</a></div><div class="ttdeci">const Tick tRTP</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00987">dram_ctrl.hh:987</a></div></div>
<div class="ttc" id="classPacket_html_a41f5b1c9a747b4bf94bc3d1993467f65"><div class="ttname"><a href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">Packet::masterId</a></div><div class="ttdeci">MasterID masterId() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00712">packet.hh:712</a></div></div>
<div class="ttc" id="intmath_8hh_html_a24d23012d2c82d7b5b15df1418017bff"><div class="ttname"><a href="intmath_8hh.html#a24d23012d2c82d7b5b15df1418017bff">isPowerOf2</a></div><div class="ttdeci">bool isPowerOf2(const T &amp;n)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00146">intmath.hh:146</a></div></div>
<div class="ttc" id="logging_8hh_html_a2127c4f5f05a25aea5ffc00677fc3ffe"><div class="ttname"><a href="logging_8hh.html#a2127c4f5f05a25aea5ffc00677fc3ffe">fatal_if</a></div><div class="ttdeci">#define fatal_if(cond,...)</div><div class="ttdoc">Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00203">logging.hh:203</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a15d8b6f1b678e5fbf9595c713b9351b5"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a15d8b6f1b678e5fbf9595c713b9351b5">DRAMCtrl::DRAMStats::writeReqs</a></div><div class="ttdeci">Stats::Scalar writeReqs</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01053">dram_ctrl.hh:1053</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a158cf6d9d4c6a7cac88d2437fb49ca6b"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a158cf6d9d4c6a7cac88d2437fb49ca6b">DRAMCtrl::DRAMStats::readReqs</a></div><div class="ttdeci">Stats::Scalar readReqs</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01052">dram_ctrl.hh:1052</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4def275ba4104b3c5213f2e40e3933cf"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">QoS::MemCtrl::busState</a></div><div class="ttdeci">BusState busState</div><div class="ttdoc">Bus state used to control the read/write switching and drive the scheduling of the next request...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00121">mem_ctrl.hh:121</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a1d30b2cc9fe4551b8fd871737089962b"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">QoS::MemCtrl::recordTurnaroundStats</a></div><div class="ttdeci">void recordTurnaroundStats()</div><div class="ttdoc">Record statistics on turnarounds based on busStateNext and busState values. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00355">mem_ctrl.cc:355</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a6f708378c437910d9d2126aec7192cba"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a6f708378c437910d9d2126aec7192cba">DRAMCtrl::RankStats::readEnergy</a></div><div class="ttdeci">Stats::Scalar readEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00289">dram_ctrl.hh:289</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a248a3867bbc32605daeb33032f153091"><div class="ttname"><a href="classDRAMCtrl.html#a248a3867bbc32605daeb33032f153091">DRAMCtrl::rdToWrDly</a></div><div class="ttdeci">const Tick rdToWrDly</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00998">dram_ctrl.hh:998</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a403ec3ddcff8ab4f7e48b687ef99469c"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a403ec3ddcff8ab4f7e48b687ef99469c">DRAMCtrl::DRAMStats::masterReadAvgLat</a></div><div class="ttdeci">Stats::Formula masterReadAvgLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01130">dram_ctrl.hh:1130</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_af895f26ee9ce9f7f781dbe054d6484f9"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#af895f26ee9ce9f7f781dbe054d6484f9">DRAMCtrl::Rank::pwrStateTick</a></div><div class="ttdeci">Tick pwrStateTick</div><div class="ttdoc">Track when we transitioned to the current power state. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00364">dram_ctrl.hh:364</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a51979f091beb20d235a366ee7b70313a"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a51979f091beb20d235a366ee7b70313a">DRAMCtrl::DRAMStats::masterReadAccesses</a></div><div class="ttdeci">Stats::Vector masterReadAccesses</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01122">dram_ctrl.hh:1122</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_afa82102903a92f1bea20bca7d2eaad68"><div class="ttname"><a href="classDRAMCtrl.html#afa82102903a92f1bea20bca7d2eaad68">DRAMCtrl::sortTime</a></div><div class="ttdeci">static bool sortTime(const Command &amp;cmd, const Command &amp;cmd_next)</div><div class="ttdoc">Function for sorting Command structures based on timeStamp. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01175">dram_ctrl.hh:1175</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a0fdbf585b3969e851df72ea8bfff4b7e"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">QoS::MemCtrl::totalWriteQueueSize</a></div><div class="ttdeci">uint64_t totalWriteQueueSize</div><div class="ttdoc">Total write request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00115">mem_ctrl.hh:115</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a43034c782e24577ca1e175237ab93e9d"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a43034c782e24577ca1e175237ab93e9d">DRAMCtrl::RankStats::prePowerDownEnergy</a></div><div class="ttdeci">Stats::Scalar prePowerDownEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00311">dram_ctrl.hh:311</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ad4fbb9a5c7894588305a56d89fc6d8ec"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ad4fbb9a5c7894588305a56d89fc6d8ec">DRAMCtrl::DRAMStats::resetStats</a></div><div class="ttdeci">void resetStats() override</div><div class="ttdoc">Callback to reset stats. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02641">dram_ctrl.cc:2641</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a729af6e893e79dd0d488fa62ef3f6e28"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a729af6e893e79dd0d488fa62ef3f6e28">DRAMCtrl::DRAMStats::bytesReadWrQ</a></div><div class="ttdeci">Stats::Scalar bytesReadWrQ</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01094">dram_ctrl.hh:1094</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a4ab0792403f8bda8d1b009d456c8c957"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a4ab0792403f8bda8d1b009d456c8c957">DRAMCtrl::DRAMStats::avgMemAccLat</a></div><div class="ttdeci">Stats::Formula avgMemAccLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01074">dram_ctrl.hh:1074</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_afe64a5e12da34c6c351a4de7b9c67000"><div class="ttname"><a href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">Stats::DataWrap::precision</a></div><div class="ttdeci">Derived &amp; precision(int _precision)</div><div class="ttdoc">Set the precision and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00324">statistics.hh:324</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a></div><div class="ttdoc">Draining buffers pending serialization/handover. </div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classPacket_html_a672f63108880c72376276d9ed01b3fc3"><div class="ttname"><a href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">Packet::payloadDelay</a></div><div class="ttdeci">uint32_t payloadDelay</div><div class="ttdoc">The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00384">packet.hh:384</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_af6c7d3ce331371125f2b38f3626d7408"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#af6c7d3ce331371125f2b38f3626d7408">DRAMCtrl::Bank::bankgr</a></div><div class="ttdeci">uint8_t bankgr</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00179">dram_ctrl.hh:179</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a6cef5fd4eeb110180f7c4e2e5ac7cc1e"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a6cef5fd4eeb110180f7c4e2e5ac7cc1e">DRAMCtrl::DRAMPacket::rank</a></div><div class="ttdeci">const uint8_t rank</div><div class="ttdoc">Will be populated by address decoder. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00629">dram_ctrl.hh:629</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a6f2918ec23ddd901e763de2ebfe987c2"><div class="ttname"><a href="classDRAMCtrl.html#a6f2918ec23ddd901e763de2ebfe987c2">DRAMCtrl::activateBank</a></div><div class="ttdeci">void activateBank(Rank &amp;rank_ref, Bank &amp;bank_ref, Tick act_tick, uint32_t row)</div><div class="ttdoc">Keep track of when row activations happen, in order to enforce the maximum number of activations in t...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00924">dram_ctrl.cc:924</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a454c225610e39458a91ff22c1a24479a"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a454c225610e39458a91ff22c1a24479a">DRAMCtrl::Rank::pwrStatePostRefresh</a></div><div class="ttdeci">PowerState pwrStatePostRefresh</div><div class="ttdoc">Previous low-power state, which will be re-entered after refresh. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00359">dram_ctrl.hh:359</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_a695943604b988bd8923569ce22a2adad"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#a695943604b988bd8923569ce22a2adad">DRAMCtrl::MemoryPort::queue</a></div><div class="ttdeci">RespPacketQueue queue</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00108">dram_ctrl.hh:108</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a7273c4b539ed79e3931eb372656edcf0"><div class="ttname"><a href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">DRAMCtrl::tCS</a></div><div class="ttdeci">const Tick tCS</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00978">dram_ctrl.hh:978</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a84edadf633285a26a1ff5ae6e6987cbd"><div class="ttname"><a href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">DRAMCtrl::tCK</a></div><div class="ttdeci">const Tick M5_CLASS_VAR_USED tCK</div><div class="ttdoc">Basic memory timing parameters initialized based on parameter values. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00976">dram_ctrl.hh:976</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a7f63b73d26a0983897390882b7f3a186"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a7f63b73d26a0983897390882b7f3a186">DRAMCtrl::DRAMPacket::isRead</a></div><div class="ttdeci">bool isRead() const</div><div class="ttdoc">Return true if its a read packet (interface compatibility with Packet) </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00701">dram_ctrl.hh:701</a></div></div>
<div class="ttc" id="classStats_1_1Group_html"><div class="ttname"><a href="classStats_1_1Group.html">Stats::Group</a></div><div class="ttdoc">Statistics container. </div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00085">group.hh:85</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a09e5bd352964c6bf73b92e4c7805f1f8"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a09e5bd352964c6bf73b92e4c7805f1f8">DRAMCtrl::Rank::processRefreshEvent</a></div><div class="ttdeci">void processRefreshEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01859">dram_ctrl.cc:1859</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae83ae07b698fa2ed71175f43edc3852f"><div class="ttname"><a href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">DRAMCtrl::prevArrival</a></div><div class="ttdeci">Tick prevArrival</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01033">dram_ctrl.hh:1033</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a8b5745696b5e93ecd5bde0a1c827362b"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a8b5745696b5e93ecd5bde0a1c827362b">DRAMCtrl::RankStats::averagePower</a></div><div class="ttdeci">Stats::Scalar averagePower</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00319">dram_ctrl.hh:319</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a548a59c51b5f2db7cbdd9848b932912f"><div class="ttname"><a href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">DRAMCtrl::tXAW</a></div><div class="ttdeci">const Tick tXAW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00992">dram_ctrl.hh:992</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a78116b4aed3964a0811ba11199f85b3e"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a78116b4aed3964a0811ba11199f85b3e">DRAMCtrl::DRAMPacket::row</a></div><div class="ttdeci">const uint32_t row</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00631">dram_ctrl.hh:631</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1BurstHelper_html_a2a40d96d3fee08b5469243c26e05f9e7"><div class="ttname"><a href="classDRAMCtrl_1_1BurstHelper.html#a2a40d96d3fee08b5469243c26e05f9e7">DRAMCtrl::BurstHelper::burstCount</a></div><div class="ttdeci">const unsigned int burstCount</div><div class="ttdoc">Number of DRAM bursts requred for a system packet. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00596">dram_ctrl.hh:596</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a712af966c9b96d2bc3cc0d25361bdfc1"><div class="ttname"><a href="classDRAMCtrl.html#a712af966c9b96d2bc3cc0d25361bdfc1">DRAMCtrl::pendingDelete</a></div><div class="ttdeci">std::unique_ptr&lt; Packet &gt; pendingDelete</div><div class="ttdoc">Upstream caches need this packet until true is returned, so hold it for deletion until a subsequent c...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01155">dram_ctrl.hh:1155</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a637e6d86494bd6ee839df478a9025427"><div class="ttname"><a href="classDRAMCtrl.html#a637e6d86494bd6ee839df478a9025427">DRAMCtrl::addToWriteQueue</a></div><div class="ttdeci">void addToWriteQueue(PacketPtr pkt, unsigned int pktCount)</div><div class="ttdoc">Decode the incoming pkt, create a dram_pkt and push to the back of the write queue. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00487">dram_ctrl.cc:487</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Bank_html_a81fa13164d43b203076fcdacde0fb6c8"><div class="ttname"><a href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">DRAMCtrl::Bank::NO_ROW</a></div><div class="ttdeci">static const uint32_t NO_ROW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00175">dram_ctrl.hh:175</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a1bda0f1e662b24759e050ed828b9f0c2"><div class="ttname"><a href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">DRAMCtrl::rowBufferSize</a></div><div class="ttdeci">const uint32_t rowBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00956">dram_ctrl.hh:956</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a5e17e48f5057c8687e8fc9ca916249cf"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a5e17e48f5057c8687e8fc9ca916249cf">DRAMCtrl::RankStats::RankStats</a></div><div class="ttdeci">RankStats(DRAMCtrl &amp;memory, Rank &amp;rank)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02646">dram_ctrl.cc:2646</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ab811614cc5632a1c325998a40a3f8825"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ab811614cc5632a1c325998a40a3f8825">DRAMCtrl::Rank::inRefIdleState</a></div><div class="ttdeci">bool inRefIdleState() const</div><div class="ttdoc">Check if there is no refresh and no preparation of refresh ongoing i.e. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00483">dram_ctrl.hh:483</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a72d0aec53605ee36ff410dd8970a0eaa"><div class="ttname"><a href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">DRAMCtrl::devicesPerRank</a></div><div class="ttdeci">const uint32_t devicesPerRank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00954">dram_ctrl.hh:954</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aacbff663d73bb8810454f2e094f3d1f2"><div class="ttname"><a href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">MipsISA::fill</a></div><div class="ttdeci">fill</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00056">pra_constants.hh:56</a></div></div>
<div class="ttc" id="classSystem_html_a3bc92c6265d68a68a8e200fff429ded8"><div class="ttname"><a href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">System::maxMasters</a></div><div class="ttdeci">MasterID maxMasters()</div><div class="ttdoc">Get the number of masters registered in the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00409">system.hh:409</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ad29fab6a3b46686b09be87f38049dee0"><div class="ttname"><a href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">DRAMCtrl::rowsPerBank</a></div><div class="ttdeci">uint32_t rowsPerBank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00963">dram_ctrl.hh:963</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a64786ca5d8dc142b2aeaff9c8d4ddf45"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a64786ca5d8dc142b2aeaff9c8d4ddf45">DRAMCtrl::Rank::pwrStateTrans</a></div><div class="ttdeci">PowerState pwrStateTrans</div><div class="ttdoc">Since we are taking decisions out of order, we need to keep track of what power transition is happeni...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00354">dram_ctrl.hh:354</a></div></div>
<div class="ttc" id="classstd_1_1deque_html"><div class="ttname"><a href="classstd_1_1deque.html">std::deque</a></div><div class="ttdoc">STL deque class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00047">stl.hh:47</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a0afdc6290b613e9d1fc3154c5158cb02"><div class="ttname"><a href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">DRAMCtrl::minWritesPerSwitch</a></div><div class="ttdeci">const uint32_t minWritesPerSwitch</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00968">dram_ctrl.hh:968</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a822578836ca1b0cc4220323975414aa3"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a822578836ca1b0cc4220323975414aa3">DRAMCtrl::Rank::suspend</a></div><div class="ttdeci">void suspend()</div><div class="ttdoc">Stop the refresh events. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01742">dram_ctrl.cc:1742</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a9aa131e6abff3124b26404c230601a2f"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a9aa131e6abff3124b26404c230601a2f">DRAMCtrl::DRAMStats::masterWriteRate</a></div><div class="ttdeci">Stats::Formula masterWriteRate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01119">dram_ctrl.hh:1119</a></div></div>
<div class="ttc" id="namespaceQoS_html"><div class="ttname"><a href="namespaceQoS.html">QoS</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00044">mem_ctrl.cc:44</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_aaa93024068493c8856d1875bcec2bc20"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#aaa93024068493c8856d1875bcec2bc20">DRAMCtrl::Rank::schedulePowerEvent</a></div><div class="ttdeci">void schedulePowerEvent(PowerState pwr_state, Tick tick)</div><div class="ttdoc">Schedule a power state transition in the future, and potentially override an already scheduled transi...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02061">dram_ctrl.cc:2061</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2d8b5823fa1899c3eb0e3a0aed1663f6"><div class="ttname"><a href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">DRAMCtrl::accessAndRespond</a></div><div class="ttdeci">void accessAndRespond(PacketPtr pkt, Tick static_latency)</div><div class="ttdoc">When a packet reaches its &quot;readyTime&quot; in the response Q, use the &quot;access()&quot; method in AbstractMemory ...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00887">dram_ctrl.cc:887</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a4750792f7625537213d529569a66da73"><div class="ttname"><a href="classDRAMCtrl.html#a4750792f7625537213d529569a66da73">DRAMCtrl::deviceBusWidth</a></div><div class="ttdeci">const uint32_t deviceBusWidth</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00951">dram_ctrl.hh:951</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a44a299190150358cb8883d49da5451d2"><div class="ttname"><a href="classDRAMCtrl.html#a44a299190150358cb8883d49da5451d2">DRAMCtrl::tXS</a></div><div class="ttdeci">const Tick tXS</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00994">dram_ctrl.hh:994</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a0f8110799496557cbe18387de86b9613"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a0f8110799496557cbe18387de86b9613">DRAMCtrl::DRAMStats::bytesReadSys</a></div><div class="ttdeci">Stats::Scalar bytesReadSys</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01096">dram_ctrl.hh:1096</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_aed909e8baaf6f88003952f4e43fbadb7"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#aed909e8baaf6f88003952f4e43fbadb7">DRAMCtrl::DRAMStats::avgRdBWSys</a></div><div class="ttdeci">Stats::Formula avgRdBWSys</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01102">dram_ctrl.hh:1102</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_addbf0460fd32dd1854d9839eae5fc229"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">DRAMCtrl::Rank::updatePowerStats</a></div><div class="ttdeci">void updatePowerStats()</div><div class="ttdoc">Function to update Power Stats. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02336">dram_ctrl.cc:2336</a></div></div>
<div class="ttc" id="classClockedObject_html_ae7b38b9aab9d44ddfec847b92df80d65"><div class="ttname"><a href="classClockedObject.html#ae7b38b9aab9d44ddfec847b92df80d65">ClockedObject::pwrState</a></div><div class="ttdeci">Enums::PwrState pwrState() const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00253">clocked_object.hh:253</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a639de140b7aef6ef6321aca850ebe8cd"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a639de140b7aef6ef6321aca850ebe8cd">DRAMCtrl::Rank::powerEvent</a></div><div class="ttdeci">EventFunctionWrapper powerEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00576">dram_ctrl.hh:576</a></div></div>
<div class="ttc" id="classEventManager_html_a766c5f955dfa1609696955f075492687"><div class="ttname"><a href="classEventManager.html#a766c5f955dfa1609696955f075492687">EventManager::reschedule</a></div><div class="ttdeci">void reschedule(Event &amp;event, Tick when, bool always=false)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00756">eventq.hh:756</a></div></div>
<div class="ttc" id="group_8hh_html_a8e84258d15eaf00db7d50aaf6a051211"><div class="ttname"><a href="group_8hh.html#a8e84258d15eaf00db7d50aaf6a051211">ADD_STAT</a></div><div class="ttdeci">#define ADD_STAT(n,...)</div><div class="ttdoc">Convenience macro to add a stat to a statistics group. </div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00069">group.hh:69</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a461dae592dd96034616faabf931d2fdf"><div class="ttname"><a href="classAbstractMemory.html#a461dae592dd96034616faabf931d2fdf">AbstractMemory::range</a></div><div class="ttdeci">AddrRange range</div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00112">abstract_mem.hh:112</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac6eef2ce959ef8ca4921f645cc89763d"><div class="ttname"><a href="classDRAMCtrl.html#ac6eef2ce959ef8ca4921f645cc89763d">DRAMCtrl::writeHighThreshold</a></div><div class="ttdeci">const uint32_t writeHighThreshold</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00966">dram_ctrl.hh:966</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a062d374384c092ae901cd1316684799b"><div class="ttname"><a href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">DRAMCtrl::addrMapping</a></div><div class="ttdeci">Enums::AddrMap addrMapping</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01005">dram_ctrl.hh:1005</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_adbacf8863a807c97c1a157b085c49d4f"><div class="ttname"><a href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">DRAMCtrl::nextReqTime</a></div><div class="ttdeci">Tick nextReqTime</div><div class="ttdoc">The soonest you have to start thinking about the next request is the longest access time that can occ...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01041">dram_ctrl.hh:1041</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2a1f3b0c6c9413871b2ae708b155bc74"><div class="ttname"><a href="classDRAMCtrl.html#a2a1f3b0c6c9413871b2ae708b155bc74">DRAMCtrl::allRanksDrained</a></div><div class="ttdeci">bool allRanksDrained() const</div><div class="ttdoc">Return true once refresh is complete for all ranks and there are no additional commands enqueued...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02753">dram_ctrl.cc:2753</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250aeb19d4613ce64bba5d8ef214447fe4e5"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250aeb19d4613ce64bba5d8ef214447fe4e5">DRAMCtrl::REF_RUN</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00270">dram_ctrl.hh:270</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a0f96ce871df4cd5981c5e1503b3173fd"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a0f96ce871df4cd5981c5e1503b3173fd">DRAMCtrl::Rank::processPrechargeEvent</a></div><div class="ttdeci">void processPrechargeEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01817">dram_ctrl.cc:1817</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a9f6dbf5bb1cfb5e439a211a8488f6d13"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a9f6dbf5bb1cfb5e439a211a8488f6d13">DRAMCtrl::Rank::powerDownSleep</a></div><div class="ttdeci">void powerDownSleep(PowerState pwr_state, Tick tick)</div><div class="ttdoc">Schedule a transition to power-down (sleep) </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02082">dram_ctrl.cc:2082</a></div></div>
<div class="ttc" id="classAbstractMemory_html_aaeec6c5b86eb73df035506852b6ae4f4"><div class="ttname"><a href="classAbstractMemory.html#aaeec6c5b86eb73df035506852b6ae4f4">AbstractMemory::system</a></div><div class="ttdeci">System * system() const</div><div class="ttdoc">read the system pointer Implemented for completeness with the setter </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00250">abstract_mem.hh:250</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a1a064089f807df919d2e17e8b8993057"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a1a064089f807df919d2e17e8b8993057">DRAMCtrl::RankStats::preBackEnergy</a></div><div class="ttdeci">Stats::Scalar preBackEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00301">dram_ctrl.hh:301</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac39aa285ac9e493331132691102d1c90"><div class="ttname"><a href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">DRAMCtrl::tRTW</a></div><div class="ttdeci">const Tick tRTW</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00977">dram_ctrl.hh:977</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_acd4b59aed508d9d1029aa7c81f40c04f"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#acd4b59aed508d9d1029aa7c81f40c04f">DRAMCtrl::DRAMPacket::bankRef</a></div><div class="ttdeci">Bank &amp; bankRef</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00659">dram_ctrl.hh:659</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a57050ef69ac483041c40a9959e64369c"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a57050ef69ac483041c40a9959e64369c">DRAMCtrl::DRAMStats::totBusLat</a></div><div class="ttdeci">Stats::Scalar totBusLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01068">dram_ctrl.hh:1068</a></div></div>
<div class="ttc" id="classAddrRange_html_ab17cc11f25132b98646ec45bc782ac79"><div class="ttname"><a href="classAddrRange.html#ab17cc11f25132b98646ec45bc782ac79">AddrRange::interleaved</a></div><div class="ttdeci">bool interleaved() const</div><div class="ttdoc">Determine if the range is interleaved or not. </div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00250">addr_range.hh:250</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a334ff962fede74679d7c27b7728c01db"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a334ff962fede74679d7c27b7728c01db">DRAMCtrl::DRAMStats::avgRdQLen</a></div><div class="ttdeci">Stats::Average avgRdQLen</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01063">dram_ctrl.hh:1063</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a125d0448871e83c0d0a352ea170ca263"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a125d0448871e83c0d0a352ea170ca263">DRAMCtrl::Rank::wakeUpEvent</a></div><div class="ttdeci">EventFunctionWrapper wakeUpEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00579">dram_ctrl.hh:579</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_ad370277b01d45ac2f50207c6e3f4d649"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">DRAMCtrl::Rank::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00459">dram_ctrl.hh:459</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a99c79d1cc4e1f102070e3ee3e228fa6f"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a99c79d1cc4e1f102070e3ee3e228fa6f">DRAMCtrl::Rank::processActivateEvent</a></div><div class="ttdeci">void processActivateEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01807">dram_ctrl.cc:1807</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a11e25ae277318dee1b35ecd5dc7a0b44"><div class="ttname"><a href="classDRAMCtrl.html#a11e25ae277318dee1b35ecd5dc7a0b44">DRAMCtrl::decodeAddr</a></div><div class="ttdeci">DRAMPacket * decodeAddr(const PacketPtr pkt, Addr dramPktAddr, unsigned int size, bool isRead) const</div><div class="ttdoc">Address decoder to figure out physical mapping onto ranks, banks, and rows. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00304">dram_ctrl.cc:304</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a5dadc766e862bdda629646cea3aa8d96"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a5dadc766e862bdda629646cea3aa8d96">DRAMCtrl::Rank::power</a></div><div class="ttdeci">DRAMPower power</div><div class="ttdoc">One DRAMPower instance per rank. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00432">dram_ctrl.hh:432</a></div></div>
<div class="ttc" id="classSlavePort_html_a67844082a8044c21d26a4bc4669ccdc2"><div class="ttname"><a href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">SlavePort::sendRetryReq</a></div><div class="ttdeci">void sendRetryReq()</div><div class="ttdoc">Send a retry to the master port that previously attempted a sendTimingReq to this slave port and fail...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00380">port.hh:380</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a4421f56ee7a75fff239467a7e86d6d31"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a4421f56ee7a75fff239467a7e86d6d31">DRAMCtrl::DRAMStats::writeRowHits</a></div><div class="ttdeci">Stats::Scalar writeRowHits</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01081">dram_ctrl.hh:1081</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a61b0f782c771dc93719e9b22629040eb"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a61b0f782c771dc93719e9b22629040eb">DRAMCtrl::RankStats::totalIdleTime</a></div><div class="ttdeci">Stats::Scalar totalIdleTime</div><div class="ttdoc">Stat to track total DRAM idle time. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00325">dram_ctrl.hh:325</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a5a598180d4af2be89f5f209b40b9d03e"><div class="ttname"><a href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">DRAMCtrl::tCCD_L</a></div><div class="ttdeci">const Tick tCCD_L</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00981">dram_ctrl.hh:981</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a17e2d5a19da072575f94b1d8ff25b355"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">QoS::MemCtrl::logRequest</a></div><div class="ttdeci">void logRequest(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries)</div><div class="ttdoc">Called upon receiving a request or updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00088">mem_ctrl.cc:88</a></div></div>
<div class="ttc" id="classAbstractMemory_html_adc1b7a013c7163bf1c33377432f75866"><div class="ttname"><a href="classAbstractMemory.html#adc1b7a013c7163bf1c33377432f75866">AbstractMemory::size</a></div><div class="ttdeci">uint64_t size() const</div><div class="ttdoc">Get the memory size. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00278">abstract_mem.hh:278</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a3803160a3f0bd4f03b214cf68441dd16"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a3803160a3f0bd4f03b214cf68441dd16">DRAMCtrl::Rank::wakeUpAllowedAt</a></div><div class="ttdeci">Tick wakeUpAllowedAt</div><div class="ttdoc">delay power-down and self-refresh exit until this requirement is met </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00427">dram_ctrl.hh:427</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_afa10ee2f85e9b8053412b507566e4aa4"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#afa10ee2f85e9b8053412b507566e4aa4">DRAMCtrl::DRAMStats::busUtilWrite</a></div><div class="ttdeci">Stats::Formula busUtilWrite</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01108">dram_ctrl.hh:1108</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a18f186b1cabff32f7b969d3de6a96be9"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a18f186b1cabff32f7b969d3de6a96be9">DRAMCtrl::DRAMStats::writeRowHitRate</a></div><div class="ttdeci">Stats::Formula writeRowHitRate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01083">dram_ctrl.hh:1083</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_ab3656c635c8efdda5369ccd7f0b9651c"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#ab3656c635c8efdda5369ccd7f0b9651c">DRAMCtrl::RankStats::resetStats</a></div><div class="ttdeci">void resetStats() override</div><div class="ttdoc">Callback to reset stats. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02686">dram_ctrl.cc:2686</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ad44eb7aa821b2e88ebaf1a81ff3cb970"><div class="ttname"><a href="classDRAMCtrl.html#ad44eb7aa821b2e88ebaf1a81ff3cb970">DRAMCtrl::processNextReqEvent</a></div><div class="ttdeci">void processNextReqEvent()</div><div class="ttdoc">Bunch of things requires to setup &quot;events&quot; in gem5 When event &quot;respondEvent&quot; occurs for example...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01302">dram_ctrl.cc:1302</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_acded713f8b98a3c0b8faaeaa8c55c8d0"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#acded713f8b98a3c0b8faaeaa8c55c8d0">DRAMCtrl::RankStats::actEnergy</a></div><div class="ttdeci">Stats::Scalar actEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00287">dram_ctrl.hh:287</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a97a59786e615b235a26a229840108775"><div class="ttname"><a href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">AbstractMemory::_system</a></div><div class="ttdeci">System * _system</div><div class="ttdoc">Pointer to the System object. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00168">abstract_mem.hh:168</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_acd7a56e6f9a4a9ac9bd439f1c73b3ef4"><div class="ttname"><a href="classDRAMCtrl.html#acd7a56e6f9a4a9ac9bd439f1c73b3ef4">DRAMCtrl::isInWriteQueue</a></div><div class="ttdeci">std::unordered_set&lt; Addr &gt; isInWriteQueue</div><div class="ttdoc">To avoid iterating over the write queue to check for overlapping transactions, maintain a set of burs...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00927">dram_ctrl.hh:927</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae187868f5c8a209363ab6b5d0ad721e6"><div class="ttname"><a href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">DRAMCtrl::columnsPerRowBuffer</a></div><div class="ttdeci">const uint32_t columnsPerRowBuffer</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00957">dram_ctrl.hh:957</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a34fd9e9861ef8b240d80ea18f7bc2707"><div class="ttname"><a href="classDRAMCtrl.html#a34fd9e9861ef8b240d80ea18f7bc2707">DRAMCtrl::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02702">dram_ctrl.cc:2702</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_adb2807b8b762511811f231321b9cc9f2"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#adb2807b8b762511811f231321b9cc9f2">DRAMCtrl::DRAMStats::bytesPerActivate</a></div><div class="ttdeci">Stats::Histogram bytesPerActivate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01089">dram_ctrl.hh:1089</a></div></div>
<div class="ttc" id="intmath_8hh_html_a0c6fd920faa51be7c8bfad727b78b890"><div class="ttname"><a href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a></div><div class="ttdeci">T divCeil(const T &amp;a, const U &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00153">intmath.hh:153</a></div></div>
<div class="ttc" id="namespaceStats_html"><div class="ttname"><a href="namespaceStats.html">Stats</a></div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00062">statistics.cc:62</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad32bd0958e27afc71a73b6b9325be0d4">DRAMCtrl::REF_PRE</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00268">dram_ctrl.hh:268</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a00eeaf0883dc633e71e80a2180b5e9ad"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a00eeaf0883dc633e71e80a2180b5e9ad">DRAMCtrl::DRAMStats::masterWriteAvgLat</a></div><div class="ttdeci">Stats::Formula masterWriteAvgLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01131">dram_ctrl.hh:1131</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_a54093e9bf65a538ff04865466e8ca77a"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#a54093e9bf65a538ff04865466e8ca77a">DRAMCtrl::RankStats::actBackEnergy</a></div><div class="ttdeci">Stats::Scalar actBackEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00296">dram_ctrl.hh:296</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_af2d82f0fd17aec7b685eed3617b147dd"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#af2d82f0fd17aec7b685eed3617b147dd">DRAMCtrl::Rank::refreshEvent</a></div><div class="ttdeci">EventFunctionWrapper refreshEvent</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00573">dram_ctrl.hh:573</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aac2e9d7261bfe724e35f179152b588b1"><div class="ttname"><a href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">DRAMCtrl::readsThisTime</a></div><div class="ttdeci">uint32_t readsThisTime</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00970">dram_ctrl.hh:970</a></div></div>
<div class="ttc" id="structmemory_html"><div class="ttname"><a href="structmemory.html">memory</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_8h_source.html#l00038">mem.h:38</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a6c2f3d6cfccfd92ce2b00c44eba0c8c7"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a6c2f3d6cfccfd92ce2b00c44eba0c8c7">DRAMCtrl::DRAMStats::readRowHits</a></div><div class="ttdeci">Stats::Scalar readRowHits</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01080">dram_ctrl.hh:1080</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1Command_html"><div class="ttname"><a href="structDRAMCtrl_1_1Command.html">DRAMCtrl::Command</a></div><div class="ttdoc">Simple structure to hold the values needed to keep track of commands for DRAMPower. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00150">dram_ctrl.hh:150</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_aa4f6e474c78430cf3a5d95c2a5cea66e"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#aa4f6e474c78430cf3a5d95c2a5cea66e">DRAMCtrl::DRAMStats::masterReadRate</a></div><div class="ttdeci">Stats::Formula masterReadRate</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01118">dram_ctrl.hh:1118</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a636fd29eaee1f6fa23c223e4dda388bc"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a636fd29eaee1f6fa23c223e4dda388bc">DRAMCtrl::Rank::processWakeUpEvent</a></div><div class="ttdeci">void processWakeUpEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02185">dram_ctrl.cc:2185</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a377540fe2bbf8f3465c13f27f37d228c"><div class="ttname"><a href="classDRAMCtrl.html#a377540fe2bbf8f3465c13f27f37d228c">DRAMCtrl::deviceSize</a></div><div class="ttdeci">const uint32_t deviceSize</div><div class="ttdoc">The following are basic design parameters of the memory controller, and are initialized based on para...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00950">dram_ctrl.hh:950</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac8f112decf864fe3a7877790f950ebb9"><div class="ttname"><a href="classDRAMCtrl.html#ac8f112decf864fe3a7877790f950ebb9">DRAMCtrl::activeRank</a></div><div class="ttdeci">uint8_t activeRank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01140">dram_ctrl.hh:1140</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a546ed0750ea703015acecc31c4a80aa8"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a546ed0750ea703015acecc31c4a80aa8">DRAMCtrl::DRAMStats::avgWrQLen</a></div><div class="ttdeci">Stats::Average avgWrQLen</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01064">dram_ctrl.hh:1064</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2c9ad0a1d078016e85f7c91e8166e003"><div class="ttname"><a href="classDRAMCtrl.html#a2c9ad0a1d078016e85f7c91e8166e003">DRAMCtrl::writeQueue</a></div><div class="ttdeci">std::vector&lt; DRAMPacketQueue &gt; writeQueue</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00918">dram_ctrl.hh:918</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a0e877f5f0c8f6742e273914cfc3fe014"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a0e877f5f0c8f6742e273914cfc3fe014">DRAMCtrl::DRAMPacket::readyTime</a></div><div class="ttdeci">Tick readyTime</div><div class="ttdoc">When will request leave the controller. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00618">dram_ctrl.hh:618</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a2c4b08a55047b3c2ca605d75843fba4e"><div class="ttname"><a href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">DRAMCtrl::columnsPerStripe</a></div><div class="ttdeci">const uint32_t columnsPerStripe</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00958">dram_ctrl.hh:958</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a00f5de249d25e2b65cb590810002decf"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a00f5de249d25e2b65cb590810002decf">DRAMCtrl::DRAMStats::totMemAccLat</a></div><div class="ttdeci">Stats::Scalar totMemAccLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01069">dram_ctrl.hh:1069</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a52d6e506cbb321c70721be83d9d4bc55"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a52d6e506cbb321c70721be83d9d4bc55">DRAMCtrl::DRAMPacket::bank</a></div><div class="ttdeci">const uint8_t bank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00630">dram_ctrl.hh:630</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1Command_html_a582e7963ea4d0e3db5d6b8cd4fbaed4b"><div class="ttname"><a href="structDRAMCtrl_1_1Command.html#a582e7963ea4d0e3db5d6b8cd4fbaed4b">DRAMCtrl::Command::type</a></div><div class="ttdeci">Data::MemCommand::cmds type</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00151">dram_ctrl.hh:151</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_ab6577d7367da11fe8985df3df6faa6e8"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#ab6577d7367da11fe8985df3df6faa6e8">DRAMCtrl::RankStats::preDumpStats</a></div><div class="ttdeci">void preDumpStats() override</div><div class="ttdoc">Callback before stats are dumped. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02694">dram_ctrl.cc:2694</a></div></div>
<div class="ttc" id="classPacketQueue_html_a2049a69f86e2f03ad7ec562a3d117c1f"><div class="ttname"><a href="classPacketQueue.html#a2049a69f86e2f03ad7ec562a3d117c1f">PacketQueue::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr pkt)</div><div class="ttdoc">Check the list of buffered packets against the supplied functional request. </div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8cc_source.html#l00087">packet_queue.cc:87</a></div></div>
<div class="ttc" id="classSystem_html_a19aafc70a86bba48addec9d92ad70605"><div class="ttname"><a href="classSystem.html#a19aafc70a86bba48addec9d92ad70605">System::isTimingMode</a></div><div class="ttdeci">bool isTimingMode() const</div><div class="ttdoc">Is the system in timing mode? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00150">system.hh:150</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ac3db80681a77505861ccae9aa53e204e"><div class="ttname"><a href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">DRAMCtrl::nextBurstAt</a></div><div class="ttdeci">Tick nextBurstAt</div><div class="ttdoc">Till when must we wait before issuing next RD/WR burst? </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01031">dram_ctrl.hh:1031</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="classPacket_html_a1f0f371dc0969b06e80c0fd4fa558b1a"><div class="ttname"><a href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">Packet::cmdString</a></div><div class="ttdeci">const std::string &amp; cmdString() const</div><div class="ttdoc">Return the string name of the cmd field (for debugging and tracing). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00523">packet.hh:523</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a0609a3945562267e6f92748621e835d9"><div class="ttname"><a href="classDRAMCtrl.html#a0609a3945562267e6f92748621e835d9">DRAMCtrl::processRespondEvent</a></div><div class="ttdeci">void processRespondEvent()</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00650">dram_ctrl.cc:650</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aab40112977e0294a7a000ca34beda431"><div class="ttname"><a href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">DRAMCtrl::writeBufferSize</a></div><div class="ttdeci">const uint32_t writeBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00965">dram_ctrl.hh:965</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aea223ae7e8fb2b419dbac03552af660d"><div class="ttname"><a href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">DRAMCtrl::burstSize</a></div><div class="ttdeci">const uint32_t burstSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00955">dram_ctrl.hh:955</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ab0f57be4e4ae5504efb9cea61676367b"><div class="ttname"><a href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">DRAMCtrl::banksPerRank</a></div><div class="ttdeci">const uint32_t banksPerRank</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00962">dram_ctrl.hh:962</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ab4f3dbe59b69329fe8d70a8951771f74"><div class="ttname"><a href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">DRAMCtrl::readBufferSize</a></div><div class="ttdeci">const uint32_t readBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00964">dram_ctrl.hh:964</a></div></div>
<div class="ttc" id="classDRAMPower_html"><div class="ttname"><a href="classDRAMPower.html">DRAMPower</a></div><div class="ttdoc">DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the system...</div><div class="ttdef"><b>Definition:</b> <a href="drampower_8hh_source.html#l00055">drampower.hh:55</a></div></div>
<div class="ttc" id="namespaceStats_html_a00451440f3857f3f127f9493cfe6eede"><div class="ttname"><a href="namespaceStats.html#a00451440f3857f3f127f9493cfe6eede">Stats::nozero</a></div><div class="ttdeci">const FlagsType nozero</div><div class="ttdoc">Don&amp;#39;t print if this is zero. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00059">info.hh:59</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10ad4d29429737622df26a182ae4c1b494e">DRAMCtrl::PWR_SREF</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00227">dram_ctrl.hh:227</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a45b442edfd5e743e0ab20184e03b6ea2"><div class="ttname"><a href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">DRAMCtrl::tRRD_L</a></div><div class="ttdeci">const Tick tRRD_L</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00991">dram_ctrl.hh:991</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a751343aaa124fd02a15b2c7cc89d88b4"><div class="ttname"><a href="classDRAMCtrl.html#a751343aaa124fd02a15b2c7cc89d88b4">DRAMCtrl::drainResume</a></div><div class="ttdeci">virtual void drainResume() override</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02768">dram_ctrl.cc:2768</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981"><div class="ttname"><a href="classDRAMCtrl.html#a378fea1a752b74358f15de395ecc6b10a9981d899be4c8a016cda8bc45e364981">DRAMCtrl::PWR_REF</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00226">dram_ctrl.hh:226</a></div></div>
<div class="ttc" id="classEventManager_html"><div class="ttname"><a href="classEventManager.html">EventManager</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00726">eventq.hh:726</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_ae701453291e19f7333cef5bf14209250ad8481e0f0ece9801ccc375d8793e4b12"><div class="ttname"><a href="classDRAMCtrl.html#ae701453291e19f7333cef5bf14209250ad8481e0f0ece9801ccc375d8793e4b12">DRAMCtrl::REF_IDLE</a></div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00264">dram_ctrl.hh:264</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a07b7a46679325610cf5293863351dca0"><div class="ttname"><a href="classDRAMCtrl.html#a07b7a46679325610cf5293863351dca0">DRAMCtrl::startup</a></div><div class="ttdeci">virtual void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00239">dram_ctrl.cc:239</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a270ca9d90cbc513d5b143eca3b5453d4"><div class="ttname"><a href="classDRAMCtrl.html#a270ca9d90cbc513d5b143eca3b5453d4">DRAMCtrl::burstAlign</a></div><div class="ttdeci">Addr burstAlign(Addr addr) const</div><div class="ttdoc">Burst-align an address. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00912">dram_ctrl.hh:912</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a4de2ed54d48a55b14792ca8f53c16877"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a4de2ed54d48a55b14792ca8f53c16877">DRAMCtrl::DRAMStats::masterWriteBytes</a></div><div class="ttdeci">Stats::Vector masterWriteBytes</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01115">dram_ctrl.hh:1115</a></div></div>
<div class="ttc" id="classStats_1_1ScalarBase_html_a453ffa9a0e4f542ace4fa1778fa3485e"><div class="ttname"><a href="classStats_1_1ScalarBase.html#a453ffa9a0e4f542ace4fa1778fa3485e">Stats::ScalarBase::value</a></div><div class="ttdeci">Counter value() const</div><div class="ttdoc">Return the current value of this stat as its base type. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00703">statistics.hh:703</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_ad2d9477bf7b2fbcce3f1c4694ca2d8ef"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#ad2d9477bf7b2fbcce3f1c4694ca2d8ef">DRAMCtrl::DRAMStats::readPktSize</a></div><div class="ttdeci">Stats::Vector readPktSize</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01085">dram_ctrl.hh:1085</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_af01026fb9b7335850d07abd168b696b7"><div class="ttname"><a href="classDRAMCtrl.html#af01026fb9b7335850d07abd168b696b7">DRAMCtrl::wrToRdDly</a></div><div class="ttdeci">const Tick wrToRdDly</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00997">dram_ctrl.hh:997</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a89ace0260a5feca88628aa2bd678642c"><div class="ttname"><a href="classDRAMCtrl.html#a89ace0260a5feca88628aa2bd678642c">DRAMCtrl::addToReadQueue</a></div><div class="ttdeci">void addToReadQueue(PacketPtr pkt, unsigned int pktCount)</div><div class="ttdoc">When a new read comes in, first check if the write q has a pending request to the same address...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00380">dram_ctrl.cc:380</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_abcf28ed9c1d6ed1f44f3e0072463e8c1"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#abcf28ed9c1d6ed1f44f3e0072463e8c1">DRAMCtrl::RankStats::actPowerDownEnergy</a></div><div class="ttdeci">Stats::Scalar actPowerDownEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00306">dram_ctrl.hh:306</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_acdf60060401567d0d445e7b06799c572"><div class="ttname"><a href="classDRAMCtrl.html#acdf60060401567d0d445e7b06799c572">DRAMCtrl::printQs</a></div><div class="ttdeci">void printQs() const</div><div class="ttdoc">Used for debugging to observe the contents of the queues. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00561">dram_ctrl.cc:561</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad7d8f69ebce236cefcc81d34c406b7f2"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">QoS::MemCtrl::schedule</a></div><div class="ttdeci">uint8_t schedule(MasterID m_id, uint64_t data)</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00214">mem_ctrl.cc:214</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_a4d186ded748a2484124a5888f9f4db1e"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#a4d186ded748a2484124a5888f9f4db1e">DRAMCtrl::DRAMPacket::size</a></div><div class="ttdeci">unsigned int size</div><div class="ttdoc">The size of this dram packet in bytes It is always equal or smaller than DRAM burst size...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00652">dram_ctrl.hh:652</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1MemoryPort_html_a543418bc71badde8a2d0140b3418a9f1"><div class="ttname"><a href="classDRAMCtrl_1_1MemoryPort.html#a543418bc71badde8a2d0140b3418a9f1">DRAMCtrl::MemoryPort::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr)</div><div class="ttdoc">Receive a timing request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02821">dram_ctrl.cc:2821</a></div></div>
<div class="ttc" id="classStats_1_1DistBase_html_af90c2e330c98bf517d3ad40265647e74"><div class="ttname"><a href="classStats_1_1DistBase.html#af90c2e330c98bf517d3ad40265647e74">Stats::DistBase::sample</a></div><div class="ttdeci">void sample(const U &amp;v, int n=1)</div><div class="ttdoc">Add a value to the distribtion n times. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l01901">statistics.hh:1901</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a0f8e4a158ae37c8d2925a9fa327691f0"><div class="ttname"><a href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">DRAMCtrl::bankGroupArch</a></div><div class="ttdeci">const bool bankGroupArch</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00961">dram_ctrl.hh:961</a></div></div>
<div class="ttc" id="namespaceStats_html_aae30a3d195d8a3309f663b3edd3d10a6"><div class="ttname"><a href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6">Stats::init</a></div><div class="ttdeci">const FlagsType init</div><div class="ttdoc">This Stat is Initialized. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00047">info.hh:47</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_af1dc315f71ca994a9c6d7eb185bc7d9a"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#af1dc315f71ca994a9c6d7eb185bc7d9a">DRAMCtrl::DRAMStats::masterWriteTotalLat</a></div><div class="ttdeci">Stats::Vector masterWriteTotalLat</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01127">dram_ctrl.hh:1127</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a3f8042f87549b825ac78c441ad95ca4e"><div class="ttname"><a href="classDRAMCtrl.html#a3f8042f87549b825ac78c441ad95ca4e">DRAMCtrl::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02709">dram_ctrl.cc:2709</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_af13766b3bb021881240d0f441937517a"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#af13766b3bb021881240d0f441937517a">DRAMCtrl::DRAMStats::writeBursts</a></div><div class="ttdeci">Stats::Scalar writeBursts</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01055">dram_ctrl.hh:1055</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1DRAMPacket_html_ae6bba118f1ee6c4b311cf6c586067acb"><div class="ttname"><a href="classDRAMCtrl_1_1DRAMPacket.html#ae6bba118f1ee6c4b311cf6c586067acb">DRAMCtrl::DRAMPacket::pkt</a></div><div class="ttdeci">const PacketPtr pkt</div><div class="ttdoc">This comes from the outside world. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00621">dram_ctrl.hh:621</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a3c334186386ffb732a4221110a070919"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a3c334186386ffb732a4221110a070919">DRAMCtrl::Rank::scheduleWakeUpEvent</a></div><div class="ttdeci">void scheduleWakeUpEvent(Tick exit_delay)</div><div class="ttdoc">schedule and event to wake-up from power-down or self-refresh and update bank timing parameters ...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l02133">dram_ctrl.cc:2133</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a06eb89e7b6f98e324c18527e636874c4"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a06eb89e7b6f98e324c18527e636874c4">DRAMCtrl::DRAMStats::rdPerTurnAround</a></div><div class="ttdeci">Stats::Histogram rdPerTurnAround</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01090">dram_ctrl.hh:1090</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html">DRAMCtrl::Rank</a></div><div class="ttdoc">Rank class includes a vector of banks. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00340">dram_ctrl.hh:340</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1DRAMStats_html_a5f40b0a24e32c8e5eec8020b32cc29c5"><div class="ttname"><a href="structDRAMCtrl_1_1DRAMStats.html#a5f40b0a24e32c8e5eec8020b32cc29c5">DRAMCtrl::DRAMStats::bytesWritten</a></div><div class="ttdeci">Stats::Scalar bytesWritten</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l01095">dram_ctrl.hh:1095</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a710c9f0a0e279762eaa75a08cf163e93"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a710c9f0a0e279762eaa75a08cf163e93">DRAMCtrl::Rank::inLowPowerState</a></div><div class="ttdeci">bool inLowPowerState</div><div class="ttdoc">rank is in or transitioning to power-down or self-refresh </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00400">dram_ctrl.hh:400</a></div></div>
<div class="ttc" id="classDRAMPower_html_a183c619d03d630fa64b31d0ee57803ed"><div class="ttname"><a href="classDRAMPower.html#a183c619d03d630fa64b31d0ee57803ed">DRAMPower::powerlib</a></div><div class="ttdeci">libDRAMPower powerlib</div><div class="ttdef"><b>Definition:</b> <a href="drampower_8hh_source.html#l00096">drampower.hh:96</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad5d83b6a8fe17603c38b65071d8ba8ce"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">QoS::MemCtrl::selectNextBusState</a></div><div class="ttdeci">BusState selectNextBusState()</div><div class="ttdoc">Returns next bus direction (READ or WRITE) based on configured policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00243">mem_ctrl.cc:243</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a87ee1aa46b80d77aea809cf3d00dbc31"><div class="ttname"><a href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">DRAMCtrl::port</a></div><div class="ttdeci">MemoryPort port</div><div class="ttdoc">Our incoming port, for a multi-ported controller add a crossbar in front of it. </div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00131">dram_ctrl.hh:131</a></div></div>
<div class="ttc" id="classDRAMCtrl_1_1Rank_html_a3444a5c0f2e8695ce3f2091f138a062f"><div class="ttname"><a href="classDRAMCtrl_1_1Rank.html#a3444a5c0f2e8695ce3f2091f138a062f">DRAMCtrl::Rank::flushCmdList</a></div><div class="ttdeci">void flushCmdList()</div><div class="ttdoc">Push command out of cmdList queue that are scheduled at or before curTick() to DRAMPower library All ...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l01779">dram_ctrl.cc:1779</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_aab4d9d3128f0373a72c28be6a4d02923"><div class="ttname"><a href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">DRAMCtrl::tBURST</a></div><div class="ttdeci">const Tick tBURST</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00979">dram_ctrl.hh:979</a></div></div>
<div class="ttc" id="structDRAMCtrl_1_1RankStats_html_afe37c18896f33faa18d1a6c2ce4d6067"><div class="ttname"><a href="structDRAMCtrl_1_1RankStats.html#afe37c18896f33faa18d1a6c2ce4d6067">DRAMCtrl::RankStats::refreshEnergy</a></div><div class="ttdeci">Stats::Scalar refreshEnergy</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8hh_source.html#l00291">dram_ctrl.hh:291</a></div></div>
<div class="ttc" id="classDRAMCtrl_html_a07dbfacee4a54c00ecf3f3aa7013fa16"><div class="ttname"><a href="classDRAMCtrl.html#a07dbfacee4a54c00ecf3f3aa7013fa16">DRAMCtrl::chooseNext</a></div><div class="ttdeci">DRAMPacketQueue::iterator chooseNext(DRAMPacketQueue &amp;queue, Tick extra_col_delay)</div><div class="ttdoc">The memory schduler/arbiter - picks which request needs to go next, based on the specified policy suc...</div><div class="ttdef"><b>Definition:</b> <a href="dram__ctrl_8cc_source.html#l00742">dram_ctrl.cc:742</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
