Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 18 22:28:25 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (20)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                  211        0.140        0.000                      0                  211        4.020        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.416        0.000                      0                  211        0.140        0.000                      0                  211        4.020        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.186ns (26.058%)  route 3.365ns (73.942%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          1.150     6.756    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     6.880 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.737     7.617    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.150     7.767 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_18/O
                         net (fo=1, routed)           0.435     8.202    CLOCK_Mode/bin/hr/hrs_ones[3]_i_18_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.332     8.534 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_6/O
                         net (fo=6, routed)           1.044     9.578    CLOCK_Mode/bin/hr/hrs_ones[3]_i_6_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.702 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     9.702    CLOCK_Mode_n_18
    SLICE_X3Y18          FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509    14.850    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_ones_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.029    15.118    hrs_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.214ns (26.510%)  route 3.365ns (73.490%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          1.150     6.756    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     6.880 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.737     7.617    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.150     7.767 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_18/O
                         net (fo=1, routed)           0.435     8.202    CLOCK_Mode/bin/hr/hrs_ones[3]_i_18_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.332     8.534 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_6/O
                         net (fo=6, routed)           1.044     9.578    CLOCK_Mode/bin/hr/hrs_ones[3]_i_6_n_0
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.152     9.730 r  CLOCK_Mode/bin/hr/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     9.730    CLOCK_Mode_n_12
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509    14.850    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.075    15.164    hrs_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/seconds_gear/counter_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.828ns (20.568%)  route 3.198ns (79.432%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.157    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.305     6.919    CLOCK_Mode/bin/seconds_gear/counter_reg[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.043 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5/O
                         net (fo=1, routed)           0.433     7.476    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.600 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.405     8.005    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.054     9.183    CLOCK_Mode/bin/seconds_gear/clk_out_reg
    SLICE_X0Y16          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.512    14.853    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[25]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    CLOCK_Mode/bin/seconds_gear/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/seconds_gear/counter_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.300%)  route 3.059ns (78.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.157    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.305     6.919    CLOCK_Mode/bin/seconds_gear/counter_reg[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.043 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5/O
                         net (fo=1, routed)           0.433     7.476    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.600 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.405     8.005    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.916     9.045    CLOCK_Mode/bin/seconds_gear/clk_out_reg
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.513    14.854    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    CLOCK_Mode/bin/seconds_gear/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/seconds_gear/counter_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.300%)  route 3.059ns (78.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.157    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.305     6.919    CLOCK_Mode/bin/seconds_gear/counter_reg[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.043 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5/O
                         net (fo=1, routed)           0.433     7.476    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.600 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.405     8.005    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.916     9.045    CLOCK_Mode/bin/seconds_gear/clk_out_reg
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.513    14.854    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    CLOCK_Mode/bin/seconds_gear/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/seconds_gear/counter_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.300%)  route 3.059ns (78.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.157    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.305     6.919    CLOCK_Mode/bin/seconds_gear/counter_reg[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.043 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5/O
                         net (fo=1, routed)           0.433     7.476    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.600 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.405     8.005    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.916     9.045    CLOCK_Mode/bin/seconds_gear/clk_out_reg
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.513    14.854    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    CLOCK_Mode/bin/seconds_gear/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/seconds_gear/counter_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.300%)  route 3.059ns (78.700%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.157    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[4]/Q
                         net (fo=2, routed)           1.305     6.919    CLOCK_Mode/bin/seconds_gear/counter_reg[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.043 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5/O
                         net (fo=1, routed)           0.433     7.476    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.600 f  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3/O
                         net (fo=1, routed)           0.405     8.005    CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.129 r  CLOCK_Mode/bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.916     9.045    CLOCK_Mode/bin/seconds_gear/clk_out_reg
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.513    14.854    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/counter_reg_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    CLOCK_Mode/bin/seconds_gear/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.952ns (21.727%)  route 3.430ns (78.273%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          1.150     6.756    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     6.880 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.739     7.619    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     7.743 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_12/O
                         net (fo=1, routed)           0.402     8.145    CLOCK_Mode/bin/hr/hrs_ones[3]_i_12_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_4/O
                         net (fo=6, routed)           1.139     9.408    CLOCK_Mode/bin/hr/hrs_ones[3]_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     9.532 r  CLOCK_Mode/bin/hr/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     9.532    CLOCK_Mode_n_15
    SLICE_X2Y18          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509    14.850    clk_100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  hrs_tens_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.077    15.166    hrs_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.890ns (23.781%)  route 2.853ns (76.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.615     5.136    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.810     6.465    seg7/timer[25]
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.589 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.164    seg7/timer[25]_i_6_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.288 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.485     7.772    seg7/timer[25]_i_3_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.982     8.879    seg7/elapsed_half1_out
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[17]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.524    14.558    seg7/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.890ns (23.781%)  route 2.853ns (76.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.615     5.136    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.810     6.465    seg7/timer[25]
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.589 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.164    seg7/timer[25]_i_6_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.288 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.485     7.772    seg7/timer[25]_i_3_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.982     8.879    seg7/elapsed_half1_out
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[18]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.524    14.558    seg7/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    CLOCK_Mode/bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  CLOCK_Mode/bin/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_Mode/bin/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.087     1.702    CLOCK_Mode/bin/neg_U/sig_prev
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  CLOCK_Mode/bin/neg_U/pulse_i_1__3/O
                         net (fo=1, routed)           0.000     1.747    CLOCK_Mode/bin/neg_U/pulse_i_1__3_n_0
    SLICE_X2Y14          FDRE                                         r  CLOCK_Mode/bin/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    CLOCK_Mode/bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  CLOCK_Mode/bin/neg_U/pulse_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.607    CLOCK_Mode/bin/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.582%)  route 0.098ns (34.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.098     1.711    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  CLOCK_Mode/bin/hr/hrs_ctr[5]_i_3/O
                         net (fo=1, routed)           0.000     1.756    CLOCK_Mode/bin/hr/hrs_ctr[5]_i_3_n_0
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.606    CLOCK_Mode/bin/hr/hrs_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.100     1.713    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.758 r  CLOCK_Mode/bin/hr/hrs_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    CLOCK_Mode/bin/hr/hrs_ctr[4]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.606    CLOCK_Mode/bin/hr/hrs_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 neg_D/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  neg_D/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  neg_D/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.654    neg_D/sig_prev
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.099     1.753 r  neg_D/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    neg_D/pulse_i_1__0_n_0
    SLICE_X1Y18          FDRE                                         r  neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  neg_D/pulse_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091     1.562    neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/neg_D/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  CLOCK_Mode/bin/neg_D/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  CLOCK_Mode/bin/neg_D/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.657    CLOCK_Mode/bin/neg_D/sig_prev
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.099     1.756 r  CLOCK_Mode/bin/neg_D/pulse_i_1__4/O
                         net (fo=1, routed)           0.000     1.756    CLOCK_Mode/bin/neg_D/pulse_i_1__4_n_0
    SLICE_X1Y15          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.565    CLOCK_Mode/bin/neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.148     1.761    CLOCK_Mode/bin/hr/hrs_ctr_reg[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.048     1.809 r  CLOCK_Mode/bin/hr/hrs_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    CLOCK_Mode/bin/hr/hrs_ctr[3]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131     1.616    CLOCK_Mode/bin/hr/hrs_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 neg_U/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_mode/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  neg_U/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  neg_U/pulse_reg/Q
                         net (fo=2, routed)           0.117     1.729    neg_U/l_neg
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.774 r  neg_U/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    sys_mode/FSM_sequential_state_reg[0]_2
    SLICE_X1Y17          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.577    sys_mode/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.148     1.761    CLOCK_Mode/bin/hr/hrs_ctr_reg[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  CLOCK_Mode/bin/hr/hrs_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    CLOCK_Mode/bin/hr/hrs_ctr[2]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.606    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sys_mode/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.318%)  route 0.144ns (43.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  sys_mode/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.144     1.757    CLOCK_Mode/bin/min/state[0]
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  CLOCK_Mode/bin/min/mins_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    CLOCK_Mode_n_16
    SLICE_X3Y16          FDRE                                         r  mins_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    clk_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  mins_tens_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     1.579    mins_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bL/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    bL/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bL/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  bL/temp3_reg/Q
                         net (fo=4, routed)           0.149     1.761    neg_U/dcl_db
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  neg_U/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.806    neg_U/pulse_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  neg_U/pulse_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.092     1.576    neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y18    hrs_ones_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y19    hrs_ones_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    hrs_ones_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    hrs_ones_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    hrs_tens_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    hrs_tens_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    hrs_tens_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    hrs_tens_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y16    mins_ones_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y15    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y15    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y18    hrs_ones_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y18    hrs_ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y19    hrs_ones_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y19    hrs_ones_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y18    hrs_ones_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y18    hrs_ones_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    hrs_ones_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    hrs_ones_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y15    bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y15    bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y18    hrs_ones_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y18    hrs_ones_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y19    hrs_ones_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y19    hrs_ones_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y18    hrs_ones_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y18    hrs_ones_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    hrs_ones_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    hrs_ones_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 4.296ns (54.354%)  route 3.608ns (45.646%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X7Y18          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           3.608     4.375    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.904 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.904    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.344ns (56.132%)  route 3.395ns (43.868%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X8Y19          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           3.395     4.228    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.738 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.738    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 4.271ns (55.294%)  route 3.453ns (44.706%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X7Y18          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           3.453     4.220    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.725 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.725    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.353ns (56.537%)  route 3.346ns (43.463%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X8Y18          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           3.346     4.179    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.699 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.699    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 4.302ns (56.307%)  route 3.338ns (43.693%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X7Y18          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           3.338     4.105    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.641 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.641    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.564ns  (logic 4.369ns (57.755%)  route 3.195ns (42.245%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X8Y19          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           3.195     4.028    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.564 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.564    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 4.298ns (59.769%)  route 2.893ns (40.231%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X7Y18          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           2.893     3.660    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.192 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.192    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.515ns  (logic 0.580ns (38.278%)  route 0.935ns (61.722%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.935     1.391    CLOCK_Mode/bin/sec/sec_ctr_reg[4]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     1.515 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    CLOCK_Mode/bin/sec/p_0_in[2]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.580ns (38.461%)  route 0.928ns (61.539%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.928     1.384    CLOCK_Mode/bin/sec/sec_ctr_reg[4]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.508    CLOCK_Mode/bin/sec/p_0_in[3]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.454ns  (logic 0.580ns (39.898%)  route 0.874ns (60.102%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.874     1.330    CLOCK_Mode/bin/sec/sec_ctr_reg[2]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     1.454 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.454    CLOCK_Mode/bin/sec/p_0_in[4]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.087     0.228    CLOCK_Mode/bin/sec/sec_ctr_reg[4]
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.045     0.273 r  CLOCK_Mode/bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    CLOCK_Mode/bin/sec/p_0_in[0]
    SLICE_X5Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.088     0.229    CLOCK_Mode/bin/sec/sec_ctr_reg[4]
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.274 r  CLOCK_Mode/bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    CLOCK_Mode/bin/sec/p_0_in[5]
    SLICE_X5Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.618%)  route 0.126ns (40.382%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.126     0.267    CLOCK_Mode/bin/sec/sec_ctr_reg[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.312 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.312    CLOCK_Mode/bin/sec/p_0_in[4]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.399%)  route 0.127ns (40.601%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.127     0.268    CLOCK_Mode/bin/sec/sec_ctr_reg[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.313 r  CLOCK_Mode/bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.313    CLOCK_Mode/bin/sec/p_0_in[1]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.165     0.306    CLOCK_Mode/bin/sec/sec_ctr_reg[5]
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    CLOCK_Mode/bin/sec/p_0_in[2]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.166     0.307    CLOCK_Mode/bin/sec/sec_ctr_reg[5]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    CLOCK_Mode/bin/sec/p_0_in[3]
    SLICE_X4Y15          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.457ns (61.010%)  route 0.931ns (38.990%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X7Y18          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           0.931     1.156    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.389 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.389    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.481ns (57.113%)  route 1.112ns (42.887%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X8Y19          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           1.112     1.357    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.594 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.594    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.466ns (55.251%)  route 1.187ns (44.749%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X8Y18          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           1.187     1.432    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.653 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.653    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.457ns (54.861%)  route 1.199ns (45.139%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X8Y19          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           1.199     1.444    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.655 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.655    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.453ns (48.813%)  route 4.670ns (51.187%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.622     5.143    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.147     6.709    seg7/anode_select[1]
    SLICE_X7Y20          LUT4 (Prop_lut4_I2_O)        0.322     7.031 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.523    10.554    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.267 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.267    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 4.238ns (46.645%)  route 4.848ns (53.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.622     5.143    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.147     6.709    seg7/anode_select[1]
    SLICE_X7Y20          LUT4 (Prop_lut4_I2_O)        0.296     7.005 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.701    10.706    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.229 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.229    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.500ns (50.392%)  route 4.430ns (49.608%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.626     5.147    clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  vis_selected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.478     5.625 f  vis_selected_reg[1]/Q
                         net (fo=2, routed)           0.876     6.501    seg7/AN[3][0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.321     6.822 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.554    10.376    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    14.078 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.078    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.276ns (48.296%)  route 4.578ns (51.704%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.626     5.147    clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  vis_selected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.478     5.625 f  vis_selected_reg[1]/Q
                         net (fo=2, routed)           0.876     6.501    seg7/AN[3][0]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.295     6.796 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.702    10.498    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.001 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.001    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_clk/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.482ns (54.792%)  route 3.698ns (45.208%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    modetog_clk/clk_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  modetog_clk/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  modetog_clk/q_reg/Q
                         net (fo=7, routed)           1.000     6.571    modetog_clk/clock_mode
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.326     6.897 r  modetog_clk/led1_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.697     9.594    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.737    13.331 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    13.331    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.089ns (55.867%)  route 3.230ns (44.133%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          1.415     7.021    sys_mode/sysmode_OBUF[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.145 r  sys_mode/sysmode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.815     8.960    sysmode_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.469 r  sysmode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.469    sysmode[1]
    V19                                                               r  sysmode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.961ns (66.967%)  route 1.954ns (33.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=8, routed)           1.954     7.565    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.070 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.070    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.957ns (69.259%)  route 1.756ns (30.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          1.756     7.363    sysmode_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.864 r  sysmode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.864    sysmode[0]
    U19                                                               r  sysmode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 0.839ns (24.718%)  route 2.555ns (75.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.622     5.143    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.139     6.702    seg7/anode_select[1]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.296     6.998 f  seg7/seg_reg[0]_i_3/O
                         net (fo=7, routed)           0.794     7.791    seg7/show_number__17[0]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124     7.915 r  seg7/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.622     8.538    seg7/seg_reg[2]_i_1_n_0
    SLICE_X7Y18          LDCE                                         r  seg7/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mins_tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.343ns  (logic 0.794ns (23.754%)  route 2.549ns (76.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    clk_100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  mins_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  mins_tens_reg[1]/Q
                         net (fo=1, routed)           1.093     6.762    seg7/mins_tens[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124     6.886 r  seg7/seg_reg[0]_i_6/O
                         net (fo=8, routed)           0.839     7.725    seg7/show_number__17[1]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.152     7.877 r  seg7/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.617     8.494    seg7/seg_reg[6]_i_1_n_0
    SLICE_X7Y18          LDCE                                         r  seg7/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.148ns (40.701%)  route 0.216ns (59.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.216     1.838    CLOCK_Mode/bin/sec/reset_db
    SLICE_X5Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.148ns (40.701%)  route 0.216ns (59.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.216     1.838    CLOCK_Mode/bin/sec/reset_db
    SLICE_X5Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.148ns (40.220%)  route 0.220ns (59.780%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.220     1.842    CLOCK_Mode/bin/sec/reset_db
    SLICE_X4Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.148ns (40.220%)  route 0.220ns (59.780%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.220     1.842    CLOCK_Mode/bin/sec/reset_db
    SLICE_X4Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.148ns (40.220%)  route 0.220ns (59.780%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.220     1.842    CLOCK_Mode/bin/sec/reset_db
    SLICE_X4Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.148ns (40.220%)  route 0.220ns (59.780%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  bReset/temp3_reg/Q
                         net (fo=10, routed)          0.220     1.842    CLOCK_Mode/bin/sec/reset_db
    SLICE_X4Y15          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.227ns (48.635%)  route 0.240ns (51.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    CLOCK_Mode/bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 f  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.091     1.690    CLOCK_Mode/bin/editdigit/state[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.099     1.789 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.149     1.938    CLOCK_Mode/bin/editdigit/next_state__0[0]
    SLICE_X0Y17          LDCE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bR/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.194%)  route 0.289ns (60.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    bR/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  bR/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  bR/temp3_reg/Q
                         net (fo=4, routed)           0.144     1.756    CLOCK_Mode/bin/editdigit/dcr_db
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.144     1.946    CLOCK_Mode/bin/editdigit/next_state__0[1]
    SLICE_X0Y17          LDCE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.278ns (47.255%)  route 0.310ns (52.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  hrs_tens_reg[1]/Q
                         net (fo=1, routed)           0.140     1.740    seg7/hrs_tens[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.099     1.839 r  seg7/seg_reg[0]_i_6/O
                         net (fo=8, routed)           0.170     2.008    seg7/show_number__17[1]
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.051     2.059 r  seg7/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.059    seg7/seg_reg[5]_i_1_n_0
    SLICE_X7Y18          LDCE                                         r  seg7/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mins_tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.272ns (40.433%)  route 0.401ns (59.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.586     1.469    clk_100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  mins_tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  mins_tens_reg[0]/Q
                         net (fo=1, routed)           0.061     1.658    seg7/mins_tens[0]
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.099     1.757 r  seg7/seg_reg[0]_i_3/O
                         net (fo=7, routed)           0.224     1.981    seg7/show_number__17[0]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  seg7/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.142    seg7/seg_reg[1]_i_1_n_0
    SLICE_X7Y18          LDCE                                         r  seg7/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.528ns  (logic 2.689ns (25.541%)  route 7.839ns (74.459%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.749     7.554    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.737     8.415    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.150     8.565 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_18/O
                         net (fo=1, routed)           0.435     9.000    CLOCK_Mode/bin/hr/hrs_ones[3]_i_18_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.332     9.332 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_6/O
                         net (fo=6, routed)           1.044    10.376    CLOCK_Mode/bin/hr/hrs_ones[3]_i_6_n_0
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.152    10.528 r  CLOCK_Mode/bin/hr/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    10.528    CLOCK_Mode_n_12
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509     4.850    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[1]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.500ns  (logic 2.661ns (25.343%)  route 7.839ns (74.657%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.749     7.554    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.737     8.415    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.150     8.565 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_18/O
                         net (fo=1, routed)           0.435     9.000    CLOCK_Mode/bin/hr/hrs_ones[3]_i_18_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.332     9.332 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_6/O
                         net (fo=6, routed)           1.044    10.376    CLOCK_Mode/bin/hr/hrs_ones[3]_i_6_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    10.500 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    10.500    CLOCK_Mode_n_18
    SLICE_X3Y18          FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509     4.850    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_ones_reg[2]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.477ns  (logic 2.427ns (23.163%)  route 8.050ns (76.837%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.950     7.755    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_25/O
                         net (fo=3, routed)           0.654     8.533    CLOCK_Mode/bin/hr/hrs_ones[3]_i_25_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.657 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_11/O
                         net (fo=1, routed)           0.433     9.090    CLOCK_Mode/bin/hr/hrs_ones[3]_i_11_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.214 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_4/O
                         net (fo=6, routed)           1.139    10.353    CLOCK_Mode/bin/hr/hrs_ones[3]_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  CLOCK_Mode/bin/hr/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    10.477    CLOCK_Mode_n_15
    SLICE_X2Y18          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509     4.850    clk_100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  hrs_tens_reg[0]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.247ns  (logic 2.427ns (23.683%)  route 7.820ns (76.317%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.950     7.755    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_25/O
                         net (fo=3, routed)           0.654     8.533    CLOCK_Mode/bin/hr/hrs_ones[3]_i_25_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.657 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_11/O
                         net (fo=1, routed)           0.433     9.090    CLOCK_Mode/bin/hr/hrs_ones[3]_i_11_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.214 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_4/O
                         net (fo=6, routed)           0.909    10.123    CLOCK_Mode/bin/hr/hrs_ones[3]_i_4_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.124    10.247 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    10.247    CLOCK_Mode_n_13
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509     4.850    clk_100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  hrs_tens_reg[2]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.196ns  (logic 2.661ns (26.098%)  route 7.535ns (73.902%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.749     7.554    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.678 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_26/O
                         net (fo=4, routed)           0.737     8.415    CLOCK_Mode/bin/hr/hrs_ones[3]_i_26_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.150     8.565 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_18/O
                         net (fo=1, routed)           0.435     9.000    CLOCK_Mode/bin/hr/hrs_ones[3]_i_18_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.332     9.332 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_6/O
                         net (fo=6, routed)           0.740    10.072    CLOCK_Mode/bin/hr/hrs_ones[3]_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124    10.196 r  CLOCK_Mode/bin/hr/hrs_ones[1]_i_1/O
                         net (fo=1, routed)           0.000    10.196    CLOCK_Mode_n_11
    SLICE_X3Y19          FDRE                                         r  hrs_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508     4.849    clk_100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  hrs_ones_reg[1]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 2.427ns (24.434%)  route 7.505ns (75.566%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=5)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 f  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.950     7.755    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_25/O
                         net (fo=3, routed)           0.654     8.533    CLOCK_Mode/bin/hr/hrs_ones[3]_i_25_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.657 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_11/O
                         net (fo=1, routed)           0.433     9.090    CLOCK_Mode/bin/hr/hrs_ones[3]_i_11_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.214 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_4/O
                         net (fo=6, routed)           0.594     9.808    CLOCK_Mode/bin/hr/hrs_ones[3]_i_4_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124     9.932 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     9.932    CLOCK_Mode_n_10
    SLICE_X2Y19          FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508     4.849    clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  hrs_ones_reg[3]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            hrs_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.545ns  (logic 2.083ns (24.374%)  route 6.463ns (75.626%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.037     5.490    CLOCK_Mode/bin/hr/sw_IBUF[10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.152     5.642 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_6/O
                         net (fo=1, routed)           0.837     6.479    CLOCK_Mode/bin/hr/hrs_ones[0]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.326     6.805 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=6, routed)           0.965     7.770    CLOCK_Mode/bin/hr/hrs_ones[0]_i_2_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.152     7.922 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_1/O
                         net (fo=1, routed)           0.623     8.545    CLOCK_Mode_n_17
    SLICE_X4Y18          FDRE                                         r  hrs_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.507     4.848    clk_100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  hrs_ones_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.577ns (38.952%)  route 2.471ns (61.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.489     2.942    seg7/reset_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.124     3.066 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.982     4.048    seg7/elapsed_half1_out
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503     4.844    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.577ns (38.952%)  route 2.471ns (61.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.489     2.942    seg7/reset_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.124     3.066 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.982     4.048    seg7/elapsed_half1_out
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503     4.844    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.577ns (38.952%)  route 2.471ns (61.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.489     2.942    seg7/reset_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.124     3.066 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.982     4.048    seg7/elapsed_half1_out
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503     4.844    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  seg7/timer_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.203ns (60.559%)  route 0.132ns (39.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.132     0.290    CLOCK_Mode/bin/hr/Q[1]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.340%)  route 0.156ns (45.660%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.156     0.297    CLOCK_Mode/bin/sec/sec_ctr_reg[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  CLOCK_Mode/bin/sec/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     0.342    CLOCK_Mode/bin/pos_sec_count/pulse_reg_0
    SLICE_X3Y15          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.614%)  route 0.168ns (47.386%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    CLOCK_Mode/bin/sec/sec_ctr_reg[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  CLOCK_Mode/bin/sec/sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.354    CLOCK_Mode/bin/pos_sec_count/w_inc_mins
    SLICE_X3Y15          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.203ns (50.226%)  route 0.201ns (49.774%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/Selected_reg[1]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.201     0.359    CLOCK_Mode/bin/min/min_ctr_reg[1]_2[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  CLOCK_Mode/bin/min/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    CLOCK_Mode/bin/min/min_ctr[1]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (47.027%)  route 0.229ns (52.973%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.229     0.387    CLOCK_Mode/bin/editdigit/open/Q[0]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.432 r  CLOCK_Mode/bin/editdigit/open/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.432    CLOCK_Mode/bin/editdigit/open_n_2
    SLICE_X0Y18          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    CLOCK_Mode/bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.202ns (42.171%)  route 0.277ns (57.829%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.277     0.435    CLOCK_Mode/bin/editdigit/open/Q[1]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.044     0.479 r  CLOCK_Mode/bin/editdigit/open/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.479    CLOCK_Mode/bin/editdigit/open_n_1
    SLICE_X0Y18          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    CLOCK_Mode/bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            bL/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.219ns (42.755%)  route 0.294ns (57.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.513    bL/btnL_IBUF
    SLICE_X1Y17          FDRE                                         r  bL/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    bL/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bL/temp1_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bU/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.222ns (39.682%)  route 0.337ns (60.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.559    bU/btnU_IBUF
    SLICE_X2Y14          FDRE                                         r  bU/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    bU/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  bU/temp1_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bC/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.210ns (34.609%)  route 0.396ns (65.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.605    bC/btnC_IBUF
    SLICE_X3Y14          FDRE                                         r  bC/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    bC/clk_100MHz_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  bC/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bReset/temp2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.221ns (35.861%)  route 0.395ns (64.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=24, routed)          0.395     0.616    bReset/reset_IBUF
    SLICE_X2Y15          SRL16E                                       r  bReset/temp2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          SRL16E                                       r  bReset/temp2_reg_srl2/CLK





