// Seed: 1967947377
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output logic id_3
    , id_5, id_6,
    output id_4
);
  logic id_7;
  always @(id_5 or posedge id_5) id_4 = 1'b0;
endmodule
