#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ce71f0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x1cfca20_0 .var "clk", 0 0;
v0x1cfcae0_0 .var "clr", 0 0;
v0x1cfcbb0_0 .var "enable", 0 0;
v0x1cfccb0_0 .var "in1", 31 0;
v0x1cfcd80_0 .var "in2", 31 0;
v0x1cfce70_0 .net "out1", 31 0, v0x1cfc740_0;  1 drivers
v0x1cfcf40_0 .net "out2", 31 0, v0x1cfc820_0;  1 drivers
S_0x1ce7370 .scope module, "reg2" "reg_d" 2 32, 3 15 0, S_0x1ce71f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x1ce46b0_0 .net "clk", 0 0, v0x1cfca20_0;  1 drivers
v0x1cfc3a0_0 .net "clr", 0 0, v0x1cfcae0_0;  1 drivers
v0x1cfc460_0 .net "enable", 0 0, v0x1cfcbb0_0;  1 drivers
v0x1cfc530_0 .net "in1", 31 0, v0x1cfccb0_0;  1 drivers
v0x1cfc610_0 .net "in2", 31 0, v0x1cfcd80_0;  1 drivers
v0x1cfc740_0 .var "out1", 31 0;
v0x1cfc820_0 .var "out2", 31 0;
E_0x1ce7bd0 .event posedge, v0x1ce46b0_0;
    .scope S_0x1ce7370;
T_0 ;
    %wait E_0x1ce7bd0;
    %load/vec4 v0x1cfc3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cfc740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cfc820_0, 0;
T_0.0 ;
    %load/vec4 v0x1cfc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1cfc530_0;
    %assign/vec4 v0x1cfc740_0, 0;
    %load/vec4 v0x1cfc610_0;
    %assign/vec4 v0x1cfc820_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ce71f0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x1cfca20_0;
    %inv;
    %store/vec4 v0x1cfca20_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ce71f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cfca20_0, 0, 1;
    %pushi/vec4 2457, 0, 32;
    %store/vec4 v0x1cfccb0_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 286261248, 0, 32;
    %store/vec4 v0x1cfcd80_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 23 "$monitor", "clk is %d, enable is %d, clr is %d, input1 is %x, input2 is %x, output1 is %x, output2 is %x", v0x1cfca20_0, v0x1cfcbb0_0, v0x1cfcae0_0, v0x1cfccb0_0, v0x1cfcd80_0, v0x1cfce70_0, v0x1cfcf40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cfcbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfcae0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfcbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cfcae0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1cfccb0_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x1cfcd80_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cfcbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfcae0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_d_test.v";
    "./../src/reg_d.v";
