Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 12 02:07:40 2020
| Host         : DESKTOP-LUFQO37 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: s_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.043       -0.043                      1                  162        0.112        0.000                      0                  162        3.000        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0       {0.000 4.632}        9.263           107.955         
  clkfbout_clk_wiz_0       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0            -0.043       -0.043                      1                  162        0.112        0.000                      0                  162        4.132        0.000                       0                    69  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.043ns,  Total Violation       -0.043ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 3.632ns (41.857%)  route 5.045ns (58.143%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.857 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 r  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 r  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 f  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 f  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          0.837     7.409    vga1/eqOp
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.124     7.533 r  vga1/geqOp__47_carry_i_3/O
                         net (fo=1, routed)           0.520     8.053    vga1/geqOp__47_carry_i_3_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.560 r  vga1/geqOp__47_carry/CO[3]
                         net (fo=1, routed)           0.000     8.560    vga1/geqOp__47_carry_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.674 r  vga1/geqOp__47_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.674    vga1/geqOp__47_carry__0_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.788 r  vga1/geqOp__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.788    vga1/geqOp__47_carry__1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.902 r  vga1/geqOp__47_carry__2/CO[3]
                         net (fo=1, routed)           0.899     9.800    vga1/geqOp0_in
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  vga1/v_sync_i_1/O
                         net (fo=1, routed)           0.478    10.403    vga1/v_sync0
    SLICE_X5Y101         FDRE                                         r  vga1/v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.591    10.857    vga1/clk_out2
    SLICE_X5Y101         FDRE                                         r  vga1/v_sync_reg/C
                         clock pessimism             -0.001    10.856    
                         clock uncertainty           -0.067    10.788    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429    10.359    vga1/v_sync_reg
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 vga1/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/h_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 3.444ns (42.615%)  route 4.638ns (57.385%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 10.859 - 9.263 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.722     1.724    vga1/clk_out2
    SLICE_X2Y92          FDRE                                         r  vga1/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     2.242 r  vga1/h_count_reg[0]/Q
                         net (fo=6, routed)           0.628     2.870    vga1/h_count_reg_n_0_[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.450 r  vga1/L_carry/CO[3]
                         net (fo=1, routed)           0.000     3.450    vga1/L_carry_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.564 r  vga1/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.564    vga1/L_carry__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.678 r  vga1/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.678    vga1/L_carry__1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  vga1/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.792    vga1/L_carry__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  vga1/L_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.906    vga1/L_carry__3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.254 f  vga1/L_carry__4/O[1]
                         net (fo=5, routed)           0.744     4.998    vga1/L[22]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.303     5.301 r  vga1/h_count[31]_i_6/O
                         net (fo=1, routed)           0.312     5.613    vga1/h_count[31]_i_6_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     5.737 f  vga1/h_count[31]_i_2/O
                         net (fo=1, routed)           0.573     6.310    vga1/h_count[31]_i_2_n_0
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.434 r  vga1/h_count[31]_i_1/O
                         net (fo=166, routed)         0.770     7.204    vga1/eqOp__61
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     7.328 r  vga1/geqOp__15_carry_i_4/O
                         net (fo=1, routed)           0.000     7.328    vga1/geqOp__15_carry_i_4_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.729 r  vga1/geqOp__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.729    vga1/geqOp__15_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.843 r  vga1/geqOp__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.843    vga1/geqOp__15_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  vga1/geqOp__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.957    vga1/geqOp__15_carry__1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.071 r  vga1/geqOp__15_carry__2/CO[3]
                         net (fo=1, routed)           1.224     9.295    vga1/geqOp2_in
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     9.419 r  vga1/h_sync_i_1/O
                         net (fo=1, routed)           0.387     9.806    vga1/h_sync0
    SLICE_X3Y100         FDRE                                         r  vga1/h_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.593    10.859    vga1/clk_out2
    SLICE_X3Y100         FDRE                                         r  vga1/h_sync_reg/C
                         clock pessimism             -0.001    10.858    
                         clock uncertainty           -0.067    10.790    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    10.361    vga1/h_sync_reg
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.684ns (36.916%)  route 4.587ns (63.084%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 10.870 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.896     8.996    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.603    10.870    vga1/clk_out2
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[17]/C
                         clock pessimism              0.095    10.965    
                         clock uncertainty           -0.067    10.897    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.732    10.165    vga1/v_count_reg[17]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.684ns (36.916%)  route 4.587ns (63.084%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 10.870 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.896     8.996    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.603    10.870    vga1/clk_out2
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[18]/C
                         clock pessimism              0.095    10.965    
                         clock uncertainty           -0.067    10.897    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.732    10.165    vga1/v_count_reg[18]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.684ns (36.916%)  route 4.587ns (63.084%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 10.870 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.896     8.996    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.603    10.870    vga1/clk_out2
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[19]/C
                         clock pessimism              0.095    10.965    
                         clock uncertainty           -0.067    10.897    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.732    10.165    vga1/v_count_reg[19]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.684ns (36.916%)  route 4.587ns (63.084%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 10.870 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.896     8.996    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.603    10.870    vga1/clk_out2
    SLICE_X2Y98          FDRE                                         r  vga1/v_count_reg[20]/C
                         clock pessimism              0.095    10.965    
                         clock uncertainty           -0.067    10.897    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.732    10.165    vga1/v_count_reg[20]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.684ns (36.818%)  route 4.606ns (63.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 10.869 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.916     9.015    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.602    10.869    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[1]/C
                         clock pessimism              0.120    10.989    
                         clock uncertainty           -0.067    10.921    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.732    10.189    vga1/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.684ns (36.818%)  route 4.606ns (63.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 10.869 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.916     9.015    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.602    10.869    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
                         clock pessimism              0.120    10.989    
                         clock uncertainty           -0.067    10.921    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.732    10.189    vga1/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.684ns (36.818%)  route 4.606ns (63.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 10.869 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.916     9.015    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.602    10.869    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[3]/C
                         clock pessimism              0.120    10.989    
                         clock uncertainty           -0.067    10.921    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.732    10.189    vga1/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 vga1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out2_clk_wiz_0 rise@9.263ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.684ns (36.818%)  route 4.606ns (63.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 10.869 - 9.263 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.723     1.725    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     2.243 r  vga1/v_count_reg[2]/Q
                         net (fo=5, routed)           0.601     2.845    vga1/v_count_reg_n_0_[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.502 r  vga1/L__60_carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga1/L__60_carry_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga1/L__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga1/L__60_carry__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga1/L__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga1/L__60_carry__1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga1/L__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga1/L__60_carry__2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga1/L__60_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga1/L__60_carry__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.088    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.320 f  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.824     5.144    vga1/L__60_carry__5_n_7
    SLICE_X5Y100         LUT4 (Prop_lut4_I0_O)        0.295     5.439 f  vga1/v_count[31]_i_8/O
                         net (fo=1, routed)           0.310     5.749    vga1/v_count[31]_i_8_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     5.873 r  vga1/v_count[31]_i_4/O
                         net (fo=1, routed)           0.574     6.448    vga1/v_count[31]_i_4_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.572 r  vga1/v_count[31]_i_2/O
                         net (fo=52, routed)          1.379     7.951    vga1/eqOp
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.149     8.100 r  vga1/v_count[31]_i_1/O
                         net (fo=31, routed)          0.916     9.015    vga1/v_count[31]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.263     9.263 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.263 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    10.946    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     7.252 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     9.175    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.266 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          1.602    10.869    vga1/clk_out2
    SLICE_X2Y94          FDRE                                         r  vga1/v_count_reg[4]/C
                         clock pessimism              0.120    10.989    
                         clock uncertainty           -0.067    10.921    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.732    10.189    vga1/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.117 r  vga1/L__60_carry__5/O[0]
                         net (fo=5, routed)           0.000     1.117    vga1/L__60_carry__5_n_7
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[25]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.130 r  vga1/L__60_carry__5/O[2]
                         net (fo=5, routed)           0.000     1.130    vga1/L__60_carry__5_n_5
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[27]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.153 r  vga1/L__60_carry__5/O[1]
                         net (fo=5, routed)           0.000     1.153    vga1/L__60_carry__5_n_6
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[26]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.672%)  route 0.139ns (25.328%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.155 r  vga1/L__60_carry__5/O[3]
                         net (fo=5, routed)           0.000     1.155    vga1/L__60_carry__5_n_4
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y100         FDRE                                         r  vga1/v_count_reg[28]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.104 r  vga1/L__60_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.104    vga1/L__60_carry__5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.157 r  vga1/L__60_carry__6/O[0]
                         net (fo=5, routed)           0.000     1.157    vga1/L__60_carry__6_n_7
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[29]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.104 r  vga1/L__60_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.104    vga1/L__60_carry__5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.170 r  vga1/L__60_carry__6/O[2]
                         net (fo=5, routed)           0.000     1.170    vga1/L__60_carry__6_n_5
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[31]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga1/v_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/v_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.449ns (76.308%)  route 0.139ns (23.692%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X2Y99          FDRE                                         r  vga1/v_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  vga1/v_count_reg[23]/Q
                         net (fo=4, routed)           0.139     0.907    vga1/v_count_reg_n_0_[23]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.063 r  vga1/L__60_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.064    vga1/L__60_carry__4_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.104 r  vga1/L__60_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.104    vga1/L__60_carry__5_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.193 r  vga1/L__60_carry__6/O[1]
                         net (fo=5, routed)           0.000     1.193    vga1/L__60_carry__6_n_6
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.873     0.875    vga1/clk_out2
    SLICE_X2Y101         FDRE                                         r  vga1/v_count_reg[30]/C
                         clock pessimism              0.000     0.875    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.130     1.005    vga1/v_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga1/h_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/h_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X3Y97          FDRE                                         r  vga1/h_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  vga1/h_count_reg[24]/Q
                         net (fo=1, routed)           0.108     0.854    vga1/h_count_reg_n_0_[24]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.962 r  vga1/L_carry__4/O[3]
                         net (fo=5, routed)           0.000     0.962    vga1/L[24]
    SLICE_X3Y97          FDRE                                         r  vga1/h_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.876     0.878    vga1/clk_out2
    SLICE_X3Y97          FDRE                                         r  vga1/h_count_reg[24]/C
                         clock pessimism             -0.273     0.605    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.102     0.707    vga1/h_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga1/h_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/h_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.603     0.605    vga1/clk_out2
    SLICE_X3Y98          FDRE                                         r  vga1/h_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  vga1/h_count_reg[28]/Q
                         net (fo=1, routed)           0.108     0.854    vga1/h_count_reg_n_0_[28]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.962 r  vga1/L_carry__5/O[3]
                         net (fo=5, routed)           0.000     0.962    vga1/L[28]
    SLICE_X3Y98          FDRE                                         r  vga1/h_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.876     0.878    vga1/clk_out2
    SLICE_X3Y98          FDRE                                         r  vga1/h_count_reg[28]/C
                         clock pessimism             -0.273     0.605    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.102     0.707    vga1/h_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            vga1/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.601     0.603    vga1/clk_out2
    SLICE_X3Y92          FDRE                                         r  vga1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga1/h_count_reg[4]/Q
                         net (fo=1, routed)           0.108     0.852    vga1/h_count_reg_n_0_[4]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.960 r  vga1/L_carry/O[3]
                         net (fo=4, routed)           0.000     0.960    vga1/L[4]
    SLICE_X3Y92          FDRE                                         r  vga1/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  s_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=67, routed)          0.874     0.876    vga1/clk_out2
    SLICE_X3Y92          FDRE                                         r  vga1/h_count_reg[4]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.102     0.705    vga1/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.263       8.014      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y97      vga1/h_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y97      vga1/h_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y97      vga1/h_count_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y97      vga1/h_count_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y98      vga1/h_count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y98      vga1/h_count_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y98      vga1/h_count_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X3Y98      vga1/h_count_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.263       204.097    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y99      vga1/h_count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y99      vga1/h_count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y97      vga1/h_count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y98      vga1/h_count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y99      vga1/h_count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X3Y92      vga1/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



