<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4880" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4880{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4880{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4880{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4880{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t5_4880{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_4880{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4880{left:428px;bottom:979px;letter-spacing:-0.14px;}
#t8_4880{left:521px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t9_4880{left:81px;bottom:955px;letter-spacing:-0.18px;}
#ta_4880{left:142px;bottom:955px;letter-spacing:-0.15px;}
#tb_4880{left:189px;bottom:955px;letter-spacing:-0.16px;}
#tc_4880{left:428px;bottom:955px;letter-spacing:-0.13px;}
#td_4880{left:521px;bottom:955px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_4880{left:81px;bottom:930px;letter-spacing:-0.15px;}
#tf_4880{left:142px;bottom:930px;letter-spacing:-0.17px;}
#tg_4880{left:189px;bottom:930px;letter-spacing:-0.15px;}
#th_4880{left:428px;bottom:930px;letter-spacing:-0.14px;}
#ti_4880{left:521px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_4880{left:81px;bottom:906px;letter-spacing:-0.17px;}
#tk_4880{left:142px;bottom:906px;letter-spacing:-0.17px;}
#tl_4880{left:189px;bottom:906px;letter-spacing:-0.16px;}
#tm_4880{left:428px;bottom:906px;letter-spacing:-0.12px;}
#tn_4880{left:521px;bottom:906px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_4880{left:521px;bottom:885px;letter-spacing:-0.12px;}
#tp_4880{left:521px;bottom:868px;letter-spacing:-0.11px;}
#tq_4880{left:189px;bottom:843px;letter-spacing:-0.13px;}
#tr_4880{left:521px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4880{left:521px;bottom:822px;letter-spacing:-0.11px;}
#tt_4880{left:521px;bottom:805px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#tu_4880{left:521px;bottom:788px;letter-spacing:-0.12px;}
#tv_4880{left:189px;bottom:764px;letter-spacing:-0.15px;}
#tw_4880{left:521px;bottom:764px;letter-spacing:-0.12px;}
#tx_4880{left:189px;bottom:739px;letter-spacing:-0.12px;}
#ty_4880{left:521px;bottom:739px;letter-spacing:-0.13px;}
#tz_4880{left:521px;bottom:718px;letter-spacing:-0.11px;}
#t10_4880{left:189px;bottom:694px;letter-spacing:-0.12px;}
#t11_4880{left:521px;bottom:694px;letter-spacing:-0.15px;}
#t12_4880{left:521px;bottom:672px;letter-spacing:-0.12px;}
#t13_4880{left:189px;bottom:648px;letter-spacing:-0.12px;}
#t14_4880{left:521px;bottom:648px;letter-spacing:-0.14px;}
#t15_4880{left:521px;bottom:626px;letter-spacing:-0.11px;}
#t16_4880{left:189px;bottom:602px;letter-spacing:-0.13px;}
#t17_4880{left:521px;bottom:602px;letter-spacing:-0.12px;}
#t18_4880{left:521px;bottom:580px;letter-spacing:-0.11px;}
#t19_4880{left:521px;bottom:564px;letter-spacing:-0.11px;}
#t1a_4880{left:521px;bottom:547px;letter-spacing:-0.11px;}
#t1b_4880{left:189px;bottom:522px;letter-spacing:-0.15px;}
#t1c_4880{left:521px;bottom:522px;letter-spacing:-0.12px;}
#t1d_4880{left:81px;bottom:498px;letter-spacing:-0.17px;}
#t1e_4880{left:142px;bottom:498px;letter-spacing:-0.17px;}
#t1f_4880{left:189px;bottom:498px;letter-spacing:-0.14px;}
#t1g_4880{left:428px;bottom:498px;letter-spacing:-0.14px;}
#t1h_4880{left:521px;bottom:498px;letter-spacing:-0.12px;}
#t1i_4880{left:521px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_4880{left:189px;bottom:452px;letter-spacing:-0.11px;}
#t1k_4880{left:521px;bottom:452px;letter-spacing:-0.12px;}
#t1l_4880{left:189px;bottom:428px;letter-spacing:-0.14px;}
#t1m_4880{left:521px;bottom:428px;letter-spacing:-0.14px;}
#t1n_4880{left:189px;bottom:403px;letter-spacing:-0.12px;}
#t1o_4880{left:521px;bottom:403px;letter-spacing:-0.12px;}
#t1p_4880{left:189px;bottom:379px;letter-spacing:-0.11px;}
#t1q_4880{left:521px;bottom:379px;letter-spacing:-0.11px;}
#t1r_4880{left:189px;bottom:354px;letter-spacing:-0.12px;}
#t1s_4880{left:521px;bottom:354px;letter-spacing:-0.14px;}
#t1t_4880{left:189px;bottom:330px;letter-spacing:-0.1px;}
#t1u_4880{left:521px;bottom:330px;letter-spacing:-0.09px;}
#t1v_4880{left:189px;bottom:305px;letter-spacing:-0.12px;}
#t1w_4880{left:521px;bottom:305px;letter-spacing:-0.1px;}
#t1x_4880{left:189px;bottom:281px;letter-spacing:-0.15px;}
#t1y_4880{left:521px;bottom:281px;letter-spacing:-0.13px;}
#t1z_4880{left:189px;bottom:257px;letter-spacing:-0.12px;}
#t20_4880{left:521px;bottom:257px;letter-spacing:-0.12px;}
#t21_4880{left:189px;bottom:232px;letter-spacing:-0.12px;}
#t22_4880{left:521px;bottom:232px;letter-spacing:-0.1px;}
#t23_4880{left:189px;bottom:208px;letter-spacing:-0.14px;}
#t24_4880{left:521px;bottom:208px;letter-spacing:-0.15px;}
#t25_4880{left:189px;bottom:183px;letter-spacing:-0.15px;}
#t26_4880{left:521px;bottom:183px;letter-spacing:-0.12px;}
#t27_4880{left:81px;bottom:159px;letter-spacing:-0.17px;}
#t28_4880{left:142px;bottom:159px;letter-spacing:-0.17px;}
#t29_4880{left:189px;bottom:159px;letter-spacing:-0.14px;}
#t2a_4880{left:428px;bottom:159px;letter-spacing:-0.14px;}
#t2b_4880{left:521px;bottom:159px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2c_4880{left:81px;bottom:134px;letter-spacing:-0.17px;}
#t2d_4880{left:142px;bottom:134px;letter-spacing:-0.17px;}
#t2e_4880{left:189px;bottom:134px;letter-spacing:-0.14px;}
#t2f_4880{left:428px;bottom:134px;letter-spacing:-0.14px;}
#t2g_4880{left:521px;bottom:134px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_4880{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2i_4880{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2j_4880{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2k_4880{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t2l_4880{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2m_4880{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2n_4880{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2o_4880{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2p_4880{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t2q_4880{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2r_4880{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2s_4880{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4880{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4880{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4880{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4880{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4880{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4880" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4880Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4880" style="-webkit-user-select: none;"><object width="935" height="1210" data="4880/4880.svg" type="image/svg+xml" id="pdf4880" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4880" class="t s1_4880">2-358 </span><span id="t2_4880" class="t s1_4880">Vol. 4 </span>
<span id="t3_4880" class="t s2_4880">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4880" class="t s3_4880">176H </span><span id="t5_4880" class="t s3_4880">374 </span><span id="t6_4880" class="t s3_4880">IA32_SYSENTER_EIP </span><span id="t7_4880" class="t s3_4880">Thread </span><span id="t8_4880" class="t s3_4880">See Table 2-2. </span>
<span id="t9_4880" class="t s3_4880">179H </span><span id="ta_4880" class="t s3_4880">377 </span><span id="tb_4880" class="t s3_4880">IA32_MCG_CAP </span><span id="tc_4880" class="t s3_4880">Thread </span><span id="td_4880" class="t s3_4880">See Table 2-2. </span>
<span id="te_4880" class="t s3_4880">17AH </span><span id="tf_4880" class="t s3_4880">378 </span><span id="tg_4880" class="t s3_4880">IA32_MCG_STATUS </span><span id="th_4880" class="t s3_4880">Thread </span><span id="ti_4880" class="t s3_4880">See Table 2-2. </span>
<span id="tj_4880" class="t s3_4880">17DH </span><span id="tk_4880" class="t s3_4880">381 </span><span id="tl_4880" class="t s3_4880">MSR_SMM_MCA_CAP </span><span id="tm_4880" class="t s3_4880">Thread </span><span id="tn_4880" class="t s3_4880">Enhanced SMM Capabilities (SMM-RO) </span>
<span id="to_4880" class="t s3_4880">Reports SMM capability Enhancement. Accessible only </span>
<span id="tp_4880" class="t s3_4880">while in SMM. </span>
<span id="tq_4880" class="t s3_4880">31:0 </span><span id="tr_4880" class="t s3_4880">Bank Support (SMM-RO) </span>
<span id="ts_4880" class="t s3_4880">One bit per MCA bank. If the bit is set, that bank </span>
<span id="tt_4880" class="t s3_4880">supports Enhanced MCA (Default all 0; does not support </span>
<span id="tu_4880" class="t s3_4880">EMCA). </span>
<span id="tv_4880" class="t s3_4880">55:32 </span><span id="tw_4880" class="t s3_4880">Reserved </span>
<span id="tx_4880" class="t s3_4880">56 </span><span id="ty_4880" class="t s3_4880">Targeted SMI (SMM-RO) </span>
<span id="tz_4880" class="t s3_4880">Set if targeted SMI is supported. </span>
<span id="t10_4880" class="t s3_4880">57 </span><span id="t11_4880" class="t s3_4880">SMM_CPU_SVRSTR (SMM-RO) </span>
<span id="t12_4880" class="t s3_4880">Set if SMM SRAM save/restore feature is supported. </span>
<span id="t13_4880" class="t s3_4880">58 </span><span id="t14_4880" class="t s3_4880">SMM_CODE_ACCESS_CHK (SMM-RO) </span>
<span id="t15_4880" class="t s3_4880">Set if SMM code access check feature is supported. </span>
<span id="t16_4880" class="t s3_4880">59 </span><span id="t17_4880" class="t s3_4880">Long_Flow_Indication (SMM-RO) </span>
<span id="t18_4880" class="t s3_4880">If set to 1, indicates that the SMM long flow indicator is </span>
<span id="t19_4880" class="t s3_4880">supported and a host-space interface available to SMM </span>
<span id="t1a_4880" class="t s3_4880">handler. </span>
<span id="t1b_4880" class="t s3_4880">63:60 </span><span id="t1c_4880" class="t s3_4880">Reserved </span>
<span id="t1d_4880" class="t s3_4880">186H </span><span id="t1e_4880" class="t s3_4880">390 </span><span id="t1f_4880" class="t s3_4880">IA32_PERFEVTSEL0 </span><span id="t1g_4880" class="t s3_4880">Thread </span><span id="t1h_4880" class="t s3_4880">Performance Monitoring Event Select Register (R/W) </span>
<span id="t1i_4880" class="t s3_4880">See Table 2-2. </span>
<span id="t1j_4880" class="t s3_4880">7:0 </span><span id="t1k_4880" class="t s3_4880">Event Select </span>
<span id="t1l_4880" class="t s3_4880">15:8 </span><span id="t1m_4880" class="t s3_4880">UMask </span>
<span id="t1n_4880" class="t s3_4880">16 </span><span id="t1o_4880" class="t s3_4880">USR </span>
<span id="t1p_4880" class="t s3_4880">17 </span><span id="t1q_4880" class="t s3_4880">OS </span>
<span id="t1r_4880" class="t s3_4880">18 </span><span id="t1s_4880" class="t s3_4880">Edge </span>
<span id="t1t_4880" class="t s3_4880">19 </span><span id="t1u_4880" class="t s3_4880">PC </span>
<span id="t1v_4880" class="t s3_4880">20 </span><span id="t1w_4880" class="t s3_4880">INT </span>
<span id="t1x_4880" class="t s3_4880">21 </span><span id="t1y_4880" class="t s3_4880">AnyThread </span>
<span id="t1z_4880" class="t s3_4880">22 </span><span id="t20_4880" class="t s3_4880">EN </span>
<span id="t21_4880" class="t s3_4880">23 </span><span id="t22_4880" class="t s3_4880">INV </span>
<span id="t23_4880" class="t s3_4880">31:24 </span><span id="t24_4880" class="t s3_4880">CMASK </span>
<span id="t25_4880" class="t s3_4880">63:32 </span><span id="t26_4880" class="t s3_4880">Reserved </span>
<span id="t27_4880" class="t s3_4880">187H </span><span id="t28_4880" class="t s3_4880">391 </span><span id="t29_4880" class="t s3_4880">IA32_PERFEVTSEL1 </span><span id="t2a_4880" class="t s3_4880">Thread </span><span id="t2b_4880" class="t s3_4880">See Table 2-2. </span>
<span id="t2c_4880" class="t s3_4880">198H </span><span id="t2d_4880" class="t s3_4880">408 </span><span id="t2e_4880" class="t s3_4880">IA32_PERF_STATUS </span><span id="t2f_4880" class="t s3_4880">Package </span><span id="t2g_4880" class="t s3_4880">See Table 2-2. </span>
<span id="t2h_4880" class="t s4_4880">Table 2-53. </span><span id="t2i_4880" class="t s4_4880">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2j_4880" class="t s4_4880">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2k_4880" class="t s4_4880">(Contd.) </span>
<span id="t2l_4880" class="t s5_4880">Register </span>
<span id="t2m_4880" class="t s5_4880">Address </span><span id="t2n_4880" class="t s5_4880">Register Name / Bit Fields </span>
<span id="t2o_4880" class="t s5_4880">(Former MSR Name) </span>
<span id="t2p_4880" class="t s5_4880">Scope </span><span id="t2q_4880" class="t s5_4880">Bit Description </span>
<span id="t2r_4880" class="t s5_4880">Hex </span><span id="t2s_4880" class="t s5_4880">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
