Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: FSM_Modo_Reto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM_Modo_Reto.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM_Modo_Reto"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : FSM_Modo_Reto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\LabFinalTaller2\Timer_1_Segundo.v" into library work
Parsing module <Timer_1Segundo>.
Analyzing Verilog file "H:\LabFinalTaller2\ROM_Seg.v" into library work
Parsing module <ROM_Seg>.
Analyzing Verilog file "H:\LabFinalTaller2\Contador_Random_Dir.v" into library work
Parsing module <Contador_Random_Dir>.
Analyzing Verilog file "H:\LabFinalTaller2\FSM_Modo_Reto.v" into library work
Parsing module <FSM_Modo_Reto>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FSM_Modo_Reto>.

Elaborating module <Timer_1Segundo>.

Elaborating module <Contador_Random_Dir>.
WARNING:HDLCompiler:413 - "H:\LabFinalTaller2\Contador_Random_Dir.v" Line 38: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ROM_Seg>.
WARNING:HDLCompiler:413 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 241: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 263: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 281: Signal <notaUsuario> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 309: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 312: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 315: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 318: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 321: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 324: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 327: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 330: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 333: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 336: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "H:\LabFinalTaller2\FSM_Modo_Reto.v" Line 339: Signal <busNotas> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM_Modo_Reto>.
    Related source file is "H:\LabFinalTaller2\FSM_Modo_Reto.v".
        uno = 1'b1
        cero = 1'b0
        nota0 = 3'b000
        nota1 = 3'b001
        nota2 = 3'b010
        nota3 = 3'b011
        nota4 = 3'b100
        a = 4'b0001
        b = 4'b0010
        c = 4'b0011
        d = 4'b0100
        e = 4'b0101
        f = 4'b0110
        g = 4'b0111
        h = 4'b1000
        i = 4'b1001
        j = 4'b1010
        k = 4'b1011
        l = 4'b1100
        A = 8'b01100001
        B = 8'b01100010
        C = 8'b01100011
        D = 8'b01100100
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <finJuego>.
    Found 1-bit register for signal <contarNotas>.
    Found 4-bit register for signal <cuenta>.
    Found 1-bit register for signal <conto>.
    Found 1-bit register for signal <inicioTimer>.
    Found 3-bit register for signal <notaSalida>.
    Found 1-bit register for signal <juegoListo>.
    Found 1-bit register for signal <cargarSecuencia>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cuenta[3]_GND_1_o_add_18_OUT> created at line 263.
    Found 3-bit 12-to-1 multiplexer for signal <notaActualMemoria> created at line 307.
    Found 3-bit comparator equal for signal <notaActualUsuario[2]_notaActualMemoria[2]_equal_8_o> created at line 164
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Modo_Reto> synthesized.

Synthesizing Unit <Timer_1Segundo>.
    Related source file is "H:\LabFinalTaller2\Timer_1_Segundo.v".
    Found 1-bit register for signal <termino>.
    Found 1-bit register for signal <listo>.
    Found 32-bit register for signal <cuenta>.
    Found 32-bit adder for signal <cuenta[31]_GND_2_o_add_4_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <Timer_1Segundo> synthesized.

Synthesizing Unit <Contador_Random_Dir>.
    Related source file is "H:\LabFinalTaller2\Contador_Random_Dir.v".
    Found 4-bit register for signal <posicion>.
    Found 4-bit register for signal <contador>.
    Found 4-bit adder for signal <contador[3]_GND_3_o_add_2_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <Contador_Random_Dir> synthesized.

Synthesizing Unit <ROM_Seg>.
    Related source file is "H:\LabFinalTaller2\ROM_Seg.v".
    Found 30-bit register for signal <dato>.
    Found 16x30-bit Read Only RAM for signal <dir[3]_GND_4_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <ROM_Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x30-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 8
 3-bit register                                        : 1
 30-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 7
 3-bit 12-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <juegoListo> has a constant value of 0 in block <FSM_Modo_Reto>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Contador_Random_Dir>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <Contador_Random_Dir> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_Seg>.
INFO:Xst:3231 - The small RAM <Mram_dir[3]_GND_4_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 30-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dir>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM_Seg> synthesized (advanced).

Synthesizing (advanced) Unit <Timer_1Segundo>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <Timer_1Segundo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x30-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 7
 3-bit 12-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <juegoListo> has a constant value of 0 in block <FSM_Modo_Reto>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1000  | 1000
 0111  | 0111
 1100  | 1100
 1010  | 1010
 1001  | 1001
 1011  | 1011
-------------------

Optimizing unit <FSM_Modo_Reto> ...

Optimizing unit <ROM_Seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM_Modo_Reto, actual ratio is 1.
FlipFlop state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM_Modo_Reto.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 195
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 6
#      LUT3                        : 4
#      LUT4                        : 38
#      LUT5                        : 22
#      LUT6                        : 27
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 89
#      FD                          : 40
#      FDC                         : 4
#      FDE                         : 7
#      FDP                         : 1
#      FDR                         : 5
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 10
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  18224     0%  
 Number of Slice LUTs:                  130  out of   9112     1%  
    Number used as Logic:               130  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    134
   Number with an unused Flip Flop:      45  out of    134    33%  
   Number with an unused LUT:             4  out of    134     2%  
   Number of fully used LUT-FF pairs:    85  out of    134    63%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | BUFGP                           | 85    |
cargarSecuencia                    | NONE(contadorNumeros/posicion_3)| 4     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.443ns (Maximum Frequency: 225.089MHz)
   Minimum input arrival time before clock: 5.945ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.443ns (frequency: 225.089MHz)
  Total number of paths / destination ports: 2053 / 131
-------------------------------------------------------------------------
Delay:               4.443ns (Levels of Logic = 2)
  Source:            timerSegundo/cuenta_16 (FF)
  Destination:       timerSegundo/cuenta_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timerSegundo/cuenta_16 to timerSegundo/cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  timerSegundo/cuenta_16 (timerSegundo/cuenta_16)
     LUT6:I0->O            3   0.203   0.995  timerSegundo/cuenta[31]_GND_2_o_equal_2_o<31>11 (timerSegundo/cuenta[31]_GND_2_o_equal_2_o<31>11)
     LUT6:I1->O           32   0.203   1.291  timerSegundo/_n0024_inv1 (timerSegundo/_n0024_inv)
     FDRE:CE                   0.322          timerSegundo/cuenta_0
    ----------------------------------------
    Total                      4.443ns (1.175ns logic, 3.268ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 98 / 10
-------------------------------------------------------------------------
Offset:              5.945ns (Levels of Logic = 5)
  Source:            notaUsuario<7> (PAD)
  Destination:       state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: notaUsuario<7> to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  notaUsuario_7_IBUF (notaUsuario_7_IBUF)
     LUT5:I0->O            9   0.203   1.077  notaUsuario[7]_GND_1_o_equal_34_o<7>11 (notaUsuario[7]_GND_1_o_equal_34_o<7>1)
     LUT4:I0->O            1   0.203   0.944  cuenta<3>2_SW1 (N33)
     LUT6:I0->O            2   0.203   0.864  notaActualUsuario[2]_notaActualMemoria[2]_equal_8_o3111 (notaActualUsuario[2]_notaActualMemoria[2]_equal_8_o311)
     LUT6:I2->O            1   0.203   0.000  state_FSM_FFd4-In5 (state_FSM_FFd4-In)
     FDP:D                     0.102          state_FSM_FFd4
    ----------------------------------------
    Total                      5.945ns (2.136ns logic, 3.809ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            finJuego (FF)
  Destination:       finJuego (PAD)
  Source Clock:      clk rising

  Data Path: finJuego to finJuego
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  finJuego (finJuego_OBUF)
     OBUF:I->O                 2.571          finJuego_OBUF (finJuego)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cargarSecuencia
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cargarSecuencia|    2.263|         |         |         |
clk            |    4.443|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.37 secs
 
--> 

Total memory usage is 221332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

