<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>test_AXIM_read_xadc_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="MAXI_ADC"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.CLK_DOMAIN">test_maxi_adc_aclk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_BUSIF">MAXI_ADC</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_RESET">maxi_adc_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.CLK_DOMAIN">test_maxi_adc_aclk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>MAXI_ADC</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 17 11:11:16 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b859db15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b859db15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_AXIM_read_xadc_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 17 11:11:16 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b859db15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 17 11:11:16 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bbc7176</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_AXIM_read_xadc_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 17 11:11:16 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bbc7176</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 17 11:11:54 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b859db15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>val</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eoc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C MAXI ADC START DATA VALUE</spirit:displayName>
        <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C MAXI ADC TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x44A00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C MAXI ADC ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_DATA_WIDTH</spirit:name>
        <spirit:displayName>C MAXI ADC DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C MAXI ADC TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/550b/hdl/AXIM_read_xadc_v1_MAXI_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/550b/hdl/AXIM_read_xadc_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/test_AXIM_read_xadc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/550b/hdl/AXIM_read_xadc_v1_MAXI_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/550b/hdl/AXIM_read_xadc_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/test_AXIM_read_xadc_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>test_AXIM_read_xadc_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>test_AXIM_read_xadc_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>test_AXIM_read_xadc_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>test_AXIM_read_xadc_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>test_AXIM_read_xadc_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Reads the xadc values by axi</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C MAXI ADC START DATA VALUE</spirit:displayName>
      <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C MAXI ADC TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x44A00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C MAXI ADC ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MAXI_ADC_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_DATA_WIDTH</spirit:name>
      <spirit:displayName>C MAXI ADC DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MAXI_ADC_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C MAXI ADC TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_TRANSACTIONS_NUM" spirit:order="7">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_AXIM_read_xadc_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXIM_read_xadc</xilinx:displayName>
      <xilinx:coreRevision>38</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725c9744_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3f131c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fd815b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63132a64_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9faf690_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784fafee_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a14dad5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7179865a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c95a3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76289cf3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3249f3de_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4624ff3c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675d71f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35367bb7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da6ef9e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d863362_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e21614b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beadac2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a11e99_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737620a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647957b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff1944f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec63010_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f95f7ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389a6654_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd36258_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0eaa0a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62286baf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f81521f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587e7406_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce45f8c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab4ca69_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1165af72_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f15583b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55da4c77_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fdba09_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7434c9a3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4087ec98_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c022e7e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8b2cf2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77191744_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573a35f4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6d9c72_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38512262_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ca5002_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5eedf1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5c90e5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4f6d8a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f19c23b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd5c37d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25702206_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3ea083_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b7fcf9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ca51af_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc0b09c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1aa96e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a70f23_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c67207f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7887889e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c30c962_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36845ab_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69988632_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273b2c36_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffbd3fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18242ba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1167e5f7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589dcfcb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587e06b4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553bb330_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95c02c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2035b5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0fe6c5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377794db_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263b74c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8fa48d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331f2ef_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622515ab_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69141f0b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b18fa04_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f86bc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af01d7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e78301_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f803a70_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78716843_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593243cc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a01e92a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eade8a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fb2b7b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b960b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1939e2fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf7a3b7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449a7bfe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342900fa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56059b19_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2b1885_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bd5d2b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59aa6f6b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9adf1a8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7215f1ea_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aebfef6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366e720b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aec9f7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d5f33b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256ad1c4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a79a6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2073ed6d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738774c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7155cb46_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7567ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d7c69f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a05fae_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea6cbd3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a65791_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6feb8846_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df18cc9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428c5279_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff804c4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b22aa9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645dee64_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdceb63_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0a20bb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f965fc5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3693f98c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a17cb9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a4fb8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdeee47_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7b865e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab8b750_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d16cb4d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa9fbc1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e6f74a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d5283a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8213fa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b887081_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae2fa26_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ff4b9e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fb3db_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ebee48_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2868ef9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8b6a58_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f54d9f9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782cb855_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c75e961_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5787a081_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c79eec_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa174_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285e37fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b237a73_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d618cf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f0bccd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5745c1c0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b49e77_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc67bbd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3d76ed_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aada659_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eae98dc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ca8f1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a18f7d2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620098a8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e2edc1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66722a33_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5118080d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7ebfb8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2ef6e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6bc20b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487024a8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca17bb2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125f026_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ec483d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300033b7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e8b4a2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13520857_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e992c0f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dee9147_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca29c42_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4a74b9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc99c8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ffebb8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9b2e91_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b083e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327357ef_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7028d62_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439d67c6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362bd4f3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546817c0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227b43a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176ac27b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6488ff_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e162368_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1aa20a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d34378_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b94abb2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e66954_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be89411_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe87463_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0aa680_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28495d11_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb56022_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2a5d8d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566283cd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d95af38_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15812d91_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b28fb7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1948d1fc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604770f7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417918f8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae3afb4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5a3a4e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61001afb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d7185f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187d8b49_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1948842e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430a3657_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c46158_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15acd59_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ed180_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619431c7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e14512a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d806c41_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa555af_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24df31b4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482e08f7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745d130a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d95cadf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f1a34f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69aa9a06_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597db335_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35985147_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703c9720_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df2a199_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6737f43a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0fa554_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c42d4a1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35da9afe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db01771_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1da83f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a0d91a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c88fc0a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cb600b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fdc413_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f106b3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295ff359_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f194391_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@852a029_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208b075c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@decbb93_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b93d555_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76350d71_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524ba64e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3818436c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f557462_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434e0f08_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ecfcbd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6728fd66_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd4d11_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388b37cb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c861cf5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afbf121_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e4dd24_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d7cf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90df34e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b73f14_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8fd724_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f854aa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b9ede9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fcc873_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69294776_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574b36a5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f1719b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1a6564_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4208e7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602a856_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f33ea9e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573b9f36_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c549a6d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc7af2c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec7dcb6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7b2671_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e29c0cc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd4799f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d8d153_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae2ac26_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542af897_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccc6d8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792c5d90_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2138ae9c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d437e3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1c51dc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a43a77_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448987d5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213c02e7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f776c80_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688b9d8a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3c363_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae38a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb0890_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7c46_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2954a9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5713b555_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380577bb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a39cbb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf630e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284e4679_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a931bf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfd7e89_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47403caa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60eae658_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9670ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd05cd8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336471d4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b72e99_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e5c575_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608a5db2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bb9a1f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5152dde4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709aa52d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b3fa5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e150f00_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34174945_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f40aad_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d2be44_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215e1a53_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238848d9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632741cd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591bc09f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777eff79_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724828b2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef41cf2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b373250_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15af0d20_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b488e4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e508b5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cd0a2f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d26ab9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d909884_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f78a59_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6776f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e479bb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd86bb9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4327ee70_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e48d469_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cca7497_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383480c4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efdba6f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adc11ec_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f90b0c6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3047b228_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cc67f6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b96c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e124b22_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ae3cce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31116759_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d15a3d7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62cca7f8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7bad00_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7548f11e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cd4c91_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622d18da_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae568b9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8fd9ff_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85f9342_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b17a2f8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f81acb4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53faed28_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e426224_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1/test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62203153_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d44e17b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8d152b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adc11b4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab4e3a1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4291b1e9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21730fc3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb920a6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16abecfe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791daab5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c91a21_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bff9434_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb7cf13_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e7748_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad34bb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3621d820_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afb2de5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ips_tests/AXIM_read_xadc_1_test</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MAXI_ADC_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4433e72f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="46c35fc6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f0f08d88"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="17dc079d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2f5b6fed"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9c6cf192"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
