<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns:str="http://exslt.org/strings" xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <META http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Test Results &mdash; ModularMultTest</title>
        <style type="text/css">
          html {
            height: 100%
          }

          body {
            margin: 0 auto;
            padding: 0;
            text-align: left;
            height: 100%;
            font-family: myriad, arial, tahoma, verdana, sans-serif;
            color: #151515;
            font-size: 90%;
            line-height: 1.3em;
            background-color: #fff;
          }

          * {
            margin: 0;
            padding: 0
          }

          .clr {
            clear: both;
            overflow: hidden;
          }

          img {
            border: none
          }

          a {
            color: #0046b0;
            text-decoration: none;
          }

          a:hover {
            text-decoration: none;
          }

          a:focus, a:active {
            outline: none
          }

          .noborder {
            border: none
          }

          h1 {
            color: #151515;
            font-size: 180%;
            line-height: 1.1em;
            font-weight: bold;
          }

          h2 {
            color: #393D42;
            font-size: 160%;
            font-weight: normal
          }

          h3 {
            font-size: 120%;
            font-weight: bold;
            margin-bottom: .5em
          }

          h4 {
            font-size: 110%;
          }

          h5 {
            font-size: 110%;
          }

          span.failed {
            color: #ff0000
          }

          span.error {
            color: #ff0000
          }

          span.passed {
            color: #1d9d01
          }

          span.ignored {
            color: #fff600
          }

          span.skipped {
            color: #fff600
          }

          hr {
            background-color: blue
          }

          #container {
            min-width: 30em;
          }

          #header {
            padding: 0;
            position: fixed;
            width: 100%;
            z-index: 10;
            background-color: #c7ceda;
          }

          #header h1 {
            margin: 1em 3em 1em 1.7em;
          }

          #header h1 strong {
            white-space: nowrap;
          }

          #header .time {
            margin-top: 2.2em;
            margin-right: 3.4em;
            float: right;
          }

          #treecontrol {
            margin: 0;
            padding: .5em 3em .5em 0;
            text-align: right;
            background-color: #fff;
          }

          #treecontrol ul li {
            display: inline;
            list-style: none;
            color: #666;
          }

          #content {
            padding: 0 2.5em 2em 1.7em;
          }

          #content ul {
            margin: .4em 0 .1em 2em;
            list-style: none;
          }

          #content ul li.level {
            cursor: pointer;
          }

          #content ul li.level span {
            display: block;
            font-weight: bold;
          }

          #content ul li.level.top {
            margin-bottom: .3em;
          }

          #content ul li.level.top > span {
            padding: .5em 0 .5em 1em;
            font-size: 120%;
            color: #151515;
            background-color: #f2f2f2;
            border-left: solid 10px #93e078;
          }

          #content ul li.level.top.failed > span {
            border-left: solid 10px #f02525;
          }

          #content ul li.level.top.ignored > span {
            border-left: solid 10px #f8d216;
          }

          #content ul li.level.suite > span {
            margin-bottom: .8em;
            padding: 0 0 0 .8em;
            display: block;
            font-size: 110%;
            line-height: 1em;
            color: #151515;
            border-left: solid 15px #93e078;
          }

          #content ul li.level.suite.failed > span {
            border-left: solid 15px #f02525;
          }

          #content ul li.level.suite.ignored > span {
            border-left: solid 15px #f8d216;
          }

          #content ul li.level.suite > ul {
            margin-bottom: 1.5em;
          }

          #content ul li.level.test > span {
            padding: .3em 0 .3em 1em;
            color: #0046b0;
            font-size: 100%;
            border-left: solid 6px #93e078;
            border-bottom: solid 1px #dbdbdb;
          }

          #content ul li.level.test.failed > span {
            border-left: solid 6px #f02525;
          }

          #content ul li.level.test.ignored > span {
            border-left: solid 6px #f8d216;
          }

          #content ul li.text p, #content ul li.text span {
            margin-bottom: 1.5em;
            color: #151515 !important;
            font-size: 90% !important;
            font-weight: normal !important;
            overflow-x: auto;
            cursor: auto !important;
            background: none !important;
            border: none !important;
          }

          #content ul li.text span {
            margin-bottom: 0;
            display: block;
          }

          #content ul li.text span.stderr {
            color: #8b0000 !important;
          }

          #content ul li .time {
            margin-right: .5em;
            width: 5em;
            text-align: right;
            font-size: 13px;
            color: #151515;
            font-style: normal;
            font-weight: normal;
            float: right;
          }

          #content ul li span .status {
            width: 6em;
            font-size: 90%;
            color: #1d9d01;
            font-style: normal;
            font-weight: normal;
            float: right;
            text-align: right;
          }

          #content ul li.failed > span .status {
            color: #ff0000;
          }

          #content ul li.ignored > span .status {
            color: #d6b000;
          }

          #footer {
              height: 2em;
              background-color: #c7ceda;
          }
          #footer p {
              padding: .4em 0 0 3.6em;
              font-size: 80%;
          }
        </style>
        <script type="text/javascript">
eval(function(p,a,c,k,e,r){e=function(c){return(c<a?'':e(parseInt(c/a)))+((c=c%a)>35?String.fromCharCode(c+29):c.toString(36))};if(!''.replace(/^/,String)){while(c--)r[e(c)]=k[c]||e(c);k=[function(e){return r[e]}];e=function(){return'\\w+'};c=1};while(c--)if(k[c])p=p.replace(new RegExp('\\b'+e(c)+'\\b','g'),k[c]);return p}('(G(){9(1n E!="11")H w=E;H E=17.16=G(a,c){9(17==6||!6.4K)I 1q E(a,c);I 6.4K(a,c)};9(1n $!="11")H D=$;17.$=E;H u=/^[^<]*(<(.|\\s)+>)[^>]*$|^#(\\w+)$/;E.1b=E.3x={4K:G(a,c){a=a||U;9(1n a=="1M"){H m=u.2L(a);9(m&&(m[1]||!c)){9(m[1])a=E.4I([m[1]],c);J{H b=U.42(m[3]);9(b)9(b.1T!=m[3])I E().1X(a);J{6[0]=b;6.L=1;I 6}J a=[]}}J I 1q E(c).1X(a)}J 9(E.1p(a))I 1q E(U)[E.1b.2d?"2d":"37"](a);I 6.6u(a.1d==1C&&a||(a.4d||a.L&&a!=17&&!a.1z&&a[0]!=11&&a[0].1z)&&E.2h(a)||[a])},4d:"1.2",82:G(){I 6.L},L:0,28:G(a){I a==11?E.2h(6):6[a]},2v:G(a){H b=E(a);b.4Y=6;I b},6u:G(a){6.L=0;1C.3x.1a.15(6,a);I 6},O:G(a,b){I E.O(6,a,b)},4J:G(a){H b=-1;6.O(G(i){9(6==a)b=i});I b},1y:G(f,d,e){H c=f;9(f.1d==3T)9(d==11)I 6.L&&E[e||"1y"](6[0],f)||11;J{c={};c[f]=d}I 6.O(G(a){M(H b 1j c)E.1y(e?6.R:6,b,E.1c(6,c[b],e,a,b))})},18:G(b,a){I 6.1y(b,a,"3O")},2t:G(e){9(1n e!="5w"&&e!=S)I 6.4o().3e(U.6F(e));H t="";E.O(e||6,G(){E.O(6.2X,G(){9(6.1z!=8)t+=6.1z!=1?6.6x:E.1b.2t([6])})});I t},5l:G(b){9(6[0])E(b,6[0].3N).6t().38(6[0]).1W(G(){H a=6;1Y(a.1t)a=a.1t;I a}).3e(6);I 6},8p:G(a){I 6.O(G(){E(6).6p().5l(a)})},8h:G(a){I 6.O(G(){E(6).5l(a)})},3e:G(){I 6.3s(1k,Q,1,G(a){6.57(a)})},6k:G(){I 6.3s(1k,Q,-1,G(a){6.38(a,6.1t)})},6g:G(){I 6.3s(1k,P,1,G(a){6.14.38(a,6)})},53:G(){I 6.3s(1k,P,-1,G(a){6.14.38(a,6.2i)})},1B:G(){I 6.4Y||E([])},1X:G(t){H b=E.1W(6,G(a){I E.1X(t,a)});I 6.2v(/[^+>] [^+>]/.12(t)||t.1e("..")>-1?E.4V(b):b)},6t:G(e){H f=6.1W(G(){I 6.66?E(6.66)[0]:6.4S(Q)});9(e===Q){H d=f.1X("*").4Q();6.1X("*").4Q().O(G(i){H c=E.K(6,"2A");M(H a 1j c)M(H b 1j c[a])E.1h.1f(d[i],a,c[a][b],c[a][b].K)})}I f},1A:G(t){I 6.2v(E.1p(t)&&E.2T(6,G(b,a){I t.15(b,[a])})||E.3G(t,6))},5T:G(t){I 6.2v(t.1d==3T&&E.3G(t,6,Q)||E.2T(6,G(a){I(t.1d==1C||t.4d)?E.2S(a,t)<0:a!=t}))},1f:G(t){I 6.2v(E.1S(6.28(),t.1d==3T?E(t).28():t.L!=11&&(!t.Y||t.Y=="7t")?t:[t]))},3j:G(a){I a?E.3G(a,6).L>0:P},7g:G(a){I 6.3j("."+a)},2V:G(b){9(b==11){9(6.L){H c=6[0];9(E.Y(c,"24")){H e=c.4z,a=[],W=c.W,2P=c.N=="24-2P";9(e<0)I S;M(H i=2P?e:0,2Y=2P?e+1:W.L;i<2Y;i++){H d=W[i];9(d.29){H b=E.V.1g&&!d.70["1N"].9U?d.2t:d.1N;9(2P)I b;a.1a(b)}}I a}J I 6[0].1N.1o(/\\r/g,"")}}J I 6.O(G(){9(b.1d==1C&&/4s|5u/.12(6.N))6.2K=(E.2S(6.1N,b)>=0||E.2S(6.2J,b)>=0);J 9(E.Y(6,"24")){H a=b.1d==1C?b:[b];E("9m",6).O(G(){6.29=(E.2S(6.1N,a)>=0||E.2S(6.2t,a)>=0)});9(!a.L)6.4z=-1}J 6.1N=b})},4n:G(a){I a==11?(6.L?6[0].3D:S):6.4o().3e(a)},6H:G(a){I 6.53(a).2e()},2s:G(){I 6.2v(1C.3x.2s.15(6,1k))},1W:G(b){I 6.2v(E.1W(6,G(a,i){I b.3c(a,i,a)}))},4Q:G(){I 6.1f(6.4Y)},3s:G(f,d,g,e){H c=6.L>1,a;I 6.O(G(){9(!a){a=E.4I(f,6.3N);9(g<0)a.91()}H b=6;9(d&&E.Y(6,"1F")&&E.Y(a[0],"4k"))b=6.4q("1J")[0]||6.57(U.5r("1J"));E.O(a,G(){9(E.Y(6,"1P")){9(6.3g)E.3w({1u:6.3g,3h:P,1Z:"1P"});J E.5h(6.2t||6.6s||6.3D||"")}J e.15(b,[c?6.4S(Q):6])})})}};E.1i=E.1b.1i=G(){H c=1k[0]||{},a=1,2g=1k.L,5e=P;9(c.1d==8v){5e=c;c=1k[1]||{}}9(2g==1){c=6;a=0}H b;M(;a<2g;a++)9((b=1k[a])!=S)M(H i 1j b){9(c==b[i])6r;9(5e&&1n b[i]==\'5w\'&&c[i])E.1i(c[i],b[i]);J 9(b[i]!=11)c[i]=b[i]}I c};H F="16"+(1q 3v()).3u(),6q=0,5d={};E.1i({8k:G(a){17.$=D;9(a)17.16=w;I E},1p:G(a){I!!a&&1n a!="1M"&&!a.Y&&a.1d!=1C&&/G/i.12(a+"")},4a:G(a){I a.35&&!a.1K||a.34&&a.3N&&!a.3N.1K},5h:G(a){a=E.33(a);9(a){9(17.6o)17.6o(a);J 9(E.V.1H)17.58(a,0);J 3p.3c(17,a)}},Y:G(b,a){I b.Y&&b.Y.26()==a.26()},1I:{},K:G(c,d,b){c=c==17?5d:c;H a=c[F];9(!a)a=c[F]=++6q;9(d&&!E.1I[a])E.1I[a]={};9(b!=11)E.1I[a][d]=b;I d?E.1I[a][d]:a},30:G(c,b){c=c==17?5d:c;H a=c[F];9(b){9(E.1I[a]){2G E.1I[a][b];b="";M(b 1j E.1I[a])22;9(!b)E.30(c)}}J{2c{2G c[F]}27(e){9(c.54)c.54(F)}2G E.1I[a]}},O:G(a,b,c){9(c){9(a.L==11)M(H i 1j a)b.15(a[i],c);J M(H i=0,45=a.L;i<45;i++)9(b.15(a[i],c)===P)22}J{9(a.L==11)M(H i 1j a)b.3c(a[i],i,a[i]);J M(H i=0,45=a.L,2V=a[0];i<45&&b.3c(2V,i,2V)!==P;2V=a[++i]){}}I a},1c:G(c,b,d,e,a){9(E.1p(b))b=b.3c(c,[e]);H f=/z-?4J|7T-?7S|1v|69|7Q-?1G/i;I b&&b.1d==4X&&d=="3O"&&!f.12(a)?b+"2I":b},1m:{1f:G(b,c){E.O((c||"").2p(/\\s+/),G(i,a){9(!E.1m.3t(b.1m,a))b.1m+=(b.1m?" ":"")+a})},2e:G(b,c){b.1m=c!=11?E.2T(b.1m.2p(/\\s+/),G(a){I!E.1m.3t(c,a)}).65(" "):""},3t:G(t,c){I E.2S(c,(t.1m||t).3z().2p(/\\s+/))>-1}},2q:G(e,o,f){M(H i 1j o){e.R["3C"+i]=e.R[i];e.R[i]=o[i]}f.15(e,[]);M(H i 1j o)e.R[i]=e.R["3C"+i]},18:G(e,p){9(p=="1G"||p=="2E"){H b={},3Z,3Y,d=["7L","7K","7J","7G"];E.O(d,G(){b["7F"+6]=0;b["7D"+6+"61"]=0});E.2q(e,b,G(){9(E(e).3j(\':3X\')){3Z=e.7A;3Y=e.7z}J{e=E(e.4S(Q)).1X(":4s").5X("2K").1B().18({4v:"1O",2W:"4D",19:"2U",7w:"0",1R:"0"}).5P(e.14)[0];H a=E.18(e.14,"2W")||"3V";9(a=="3V")e.14.R.2W="7k";3Z=e.7h;3Y=e.7f;9(a=="3V")e.14.R.2W="3V";e.14.3k(e)}});I p=="1G"?3Z:3Y}I E.3O(e,p)},3O:G(h,j,i){H g,2u=[],2q=[];G 3l(a){9(!E.V.1H)I P;H b=U.3M.3P(a,S);I!b||b.4y("3l")==""}9(j=="1v"&&E.V.1g){g=E.1y(h.R,"1v");I g==""?"1":g}9(j.1U(/4r/i))j=y;9(!i&&h.R[j])g=h.R[j];J 9(U.3M&&U.3M.3P){9(j.1U(/4r/i))j="4r";j=j.1o(/([A-Z])/g,"-$1").2F();H d=U.3M.3P(h,S);9(d&&!3l(h))g=d.4y(j);J{M(H a=h;a&&3l(a);a=a.14)2u.4Z(a);M(a=0;a<2u.L;a++)9(3l(2u[a])){2q[a]=2u[a].R.19;2u[a].R.19="2U"}g=j=="19"&&2q[2u.L-1]!=S?"2j":U.3M.3P(h,S).4y(j)||"";M(a=0;a<2q.L;a++)9(2q[a]!=S)2u[a].R.19=2q[a]}9(j=="1v"&&g=="")g="1"}J 9(h.43){H f=j.1o(/\\-(\\w)/g,G(m,c){I c.26()});g=h.43[j]||h.43[f];9(!/^\\d+(2I)?$/i.12(g)&&/^\\d/.12(g)){H k=h.R.1R;H e=h.4t.1R;h.4t.1R=h.43.1R;h.R.1R=g||0;g=h.R.74+"2I";h.R.1R=k;h.4t.1R=e}}I g},4I:G(a,e){H r=[];e=e||U;E.O(a,G(i,d){9(!d)I;9(d.1d==4X)d=d.3z();9(1n d=="1M"){d=d.1o(/(<(\\w+)[^>]*?)\\/>/g,G(m,a,b){I b.1U(/^(71|6Z|5D|6Y|49|9S|9P|3f|9K|9I)$/i)?m:a+"></"+b+">"});H s=E.33(d).2F(),1r=e.5r("1r"),2x=[];H c=!s.1e("<9D")&&[1,"<24>","</24>"]||!s.1e("<9A")&&[1,"<6S>","</6S>"]||s.1U(/^<(9x|1J|9u|9t|9s)/)&&[1,"<1F>","</1F>"]||!s.1e("<4k")&&[2,"<1F><1J>","</1J></1F>"]||(!s.1e("<9r")||!s.1e("<9q"))&&[3,"<1F><1J><4k>","</4k></1J></1F>"]||!s.1e("<5D")&&[2,"<1F><1J></1J><6L>","</6L></1F>"]||E.V.1g&&[1,"1r<1r>","</1r>"]||[0,"",""];1r.3D=c[1]+d+c[2];1Y(c[0]--)1r=1r.5k;9(E.V.1g){9(!s.1e("<1F")&&s.1e("<1J")<0)2x=1r.1t&&1r.1t.2X;J 9(c[1]=="<1F>"&&s.1e("<1J")<0)2x=1r.2X;M(H n=2x.L-1;n>=0;--n)9(E.Y(2x[n],"1J")&&!2x[n].2X.L)2x[n].14.3k(2x[n]);9(/^\\s/.12(d))1r.38(e.6F(d.1U(/^\\s*/)[0]),1r.1t)}d=E.2h(1r.2X)}9(0===d.L&&(!E.Y(d,"3B")&&!E.Y(d,"24")))I;9(d[0]==11||E.Y(d,"3B")||d.W)r.1a(d);J r=E.1S(r,d)});I r},1y:G(c,d,a){H e=E.4a(c)?{}:E.5o;9(d=="29"&&E.V.1H)c.14.4z;9(e[d]){9(a!=11)c[e[d]]=a;I c[e[d]]}J 9(E.V.1g&&d=="R")I E.1y(c.R,"9g",a);J 9(a==11&&E.V.1g&&E.Y(c,"3B")&&(d=="9e"||d=="9d"))I c.9b(d).6x;J 9(c.34){9(a!=11){9(d=="N"&&E.Y(c,"49")&&c.14)6E"N 96 94\'t 93 92";c.90(d,a)}9(E.V.1g&&/6B|3g/.12(d)&&!E.4a(c))I c.4l(d,2);I c.4l(d)}J{9(d=="1v"&&E.V.1g){9(a!=11){c.69=1;c.1A=(c.1A||"").1o(/6A\\([^)]*\\)/,"")+(3K(a).3z()=="8V"?"":"6A(1v="+a*6z+")")}I c.1A?(3K(c.1A.1U(/1v=([^)]*)/)[1])/6z).3z():""}d=d.1o(/-([a-z])/8T,G(z,b){I b.26()});9(a!=11)c[d]=a;I c[d]}},33:G(t){I(t||"").1o(/^\\s+|\\s+$/g,"")},2h:G(a){H r=[];9(1n a!="8Q")M(H i=0,2g=a.L;i<2g;i++)r.1a(a[i]);J r=a.2s(0);I r},2S:G(b,a){M(H i=0,2g=a.L;i<2g;i++)9(a[i]==b)I i;I-1},1S:G(a,b){9(E.V.1g){M(H i=0;b[i];i++)9(b[i].1z!=8)a.1a(b[i])}J M(H i=0;b[i];i++)a.1a(b[i]);I a},4V:G(b){H r=[],2f={};2c{M(H i=0,6P=b.L;i<6P;i++){H a=E.K(b[i]);9(!2f[a]){2f[a]=Q;r.1a(b[i])}}}27(e){r=b}I r},2T:G(b,a,c){9(1n a=="1M")a=3p("P||G(a,i){I "+a+"}");H d=[];M(H i=0,4m=b.L;i<4m;i++)9(!c&&a(b[i],i)||c&&!a(b[i],i))d.1a(b[i]);I d},1W:G(c,b){9(1n b=="1M")b=3p("P||G(a){I "+b+"}");H d=[];M(H i=0,4m=c.L;i<4m;i++){H a=b(c[i],i);9(a!==S&&a!=11){9(a.1d!=1C)a=[a];d=d.8O(a)}}I d}});H v=8M.8K.2F();E.V={4f:(v.1U(/.+(?:8I|8H|8F|8E)[\\/: ]([\\d.]+)/)||[])[1],1H:/6T/.12(v),3a:/3a/.12(v),1g:/1g/.12(v)&&!/3a/.12(v),39:/39/.12(v)&&!/(8B|6T)/.12(v)};H y=E.V.1g?"4h":"5g";E.1i({5f:!E.V.1g||U.8A=="8z",4h:E.V.1g?"4h":"5g",5o:{"M":"8y","8x":"1m","4r":y,5g:y,4h:y,3D:"3D",1m:"1m",1N:"1N",36:"36",2K:"2K",8w:"8u",29:"29",8t:"8s"}});E.O({1D:"a.14",8r:"16.4e(a,\'14\')",8q:"16.2R(a,2,\'2i\')",8o:"16.2R(a,2,\'4c\')",8n:"16.4e(a,\'2i\')",8m:"16.4e(a,\'4c\')",8l:"16.5c(a.14.1t,a)",8j:"16.5c(a.1t)",6p:"16.Y(a,\'8i\')?a.8f||a.8e.U:16.2h(a.2X)"},G(i,n){E.1b[i]=G(a){H b=E.1W(6,n);9(a&&1n a=="1M")b=E.3G(a,b);I 6.2v(E.4V(b))}});E.O({5P:"3e",8d:"6k",38:"6g",8c:"53",8b:"6H"},G(i,n){E.1b[i]=G(){H a=1k;I 6.O(G(){M(H j=0,2g=a.L;j<2g;j++)E(a[j])[n](6)})}});E.O({5X:G(a){E.1y(6,a,"");6.54(a)},8a:G(c){E.1m.1f(6,c)},89:G(c){E.1m.2e(6,c)},88:G(c){E.1m[E.1m.3t(6,c)?"2e":"1f"](6,c)},2e:G(a){9(!a||E.1A(a,[6]).r.L){E.30(6);6.14.3k(6)}},4o:G(){E("*",6).O(G(){E.30(6)});1Y(6.1t)6.3k(6.1t)}},G(i,n){E.1b[i]=G(){I 6.O(n,1k)}});E.O(["87","61"],G(i,a){H n=a.2F();E.1b[n]=G(h){I 6[0]==17?E.V.1H&&3r["86"+a]||E.5f&&32.2Y(U.35["59"+a],U.1K["59"+a])||U.1K["59"+a]:6[0]==U?32.2Y(U.1K["6n"+a],U.1K["6m"+a]):h==11?(6.L?E.18(6[0],n):S):6.18(n,h.1d==3T?h:h+"2I")}});H C=E.V.1H&&3q(E.V.4f)<85?"(?:[\\\\w*56-]|\\\\\\\\.)":"(?:[\\\\w\\84-\\83*56-]|\\\\\\\\.)",6j=1q 47("^>\\\\s*("+C+"+)"),6i=1q 47("^("+C+"+)(#)("+C+"+)"),6h=1q 47("^([#.]?)("+C+"*)");E.1i({55:{"":"m[2]==\'*\'||16.Y(a,m[2])","#":"a.4l(\'1T\')==m[2]",":":{81:"i<m[3]-0",7Z:"i>m[3]-0",2R:"m[3]-0==i",7Y:"m[3]-0==i",3o:"i==0",3n:"i==r.L-1",6f:"i%2==0",6d:"i%2","3o-46":"a.14.4q(\'*\')[0]==a","3n-46":"16.2R(a.14.5k,1,\'4c\')==a","7X-46":"!16.2R(a.14.5k,2,\'4c\')",1D:"a.1t",4o:"!a.1t",7W:"(a.6s||a.7V||\'\').1e(m[3])>=0",3X:\'"1O"!=a.N&&16.18(a,"19")!="2j"&&16.18(a,"4v")!="1O"\',1O:\'"1O"==a.N||16.18(a,"19")=="2j"||16.18(a,"4v")=="1O"\',7U:"!a.36",36:"a.36",2K:"a.2K",29:"a.29||16.1y(a,\'29\')",2t:"\'2t\'==a.N",4s:"\'4s\'==a.N",5u:"\'5u\'==a.N",52:"\'52\'==a.N",51:"\'51\'==a.N",50:"\'50\'==a.N",6c:"\'6c\'==a.N",6b:"\'6b\'==a.N",2y:\'"2y"==a.N||16.Y(a,"2y")\',49:"/49|24|6a|2y/i.12(a.Y)",3t:"16.1X(m[3],a).L",7R:"/h\\\\d/i.12(a.Y)",7P:"16.2T(16.2Z,G(1b){I a==1b.T;}).L"}},68:[/^(\\[) *@?([\\w-]+) *([!*$^~=]*) *(\'?"?)(.*?)\\4 *\\]/,/^(:)([\\w-]+)\\("?\'?(.*?(\\(.*?\\))?[^(]*?)"?\'?\\)/,1q 47("^([:.#]*)("+C+"+)")],3G:G(a,c,b){H d,2b=[];1Y(a&&a!=d){d=a;H f=E.1A(a,c,b);a=f.t.1o(/^\\s*,\\s*/,"");2b=b?c=f.r:E.1S(2b,f.r)}I 2b},1X:G(t,o){9(1n t!="1M")I[t];9(o&&!o.1z)o=S;o=o||U;H d=[o],2f=[],3n;1Y(t&&3n!=t){H r=[];3n=t;t=E.33(t);H l=P;H g=6j;H m=g.2L(t);9(m){H p=m[1].26();M(H i=0;d[i];i++)M(H c=d[i].1t;c;c=c.2i)9(c.1z==1&&(p=="*"||c.Y.26()==p.26()))r.1a(c);d=r;t=t.1o(g,"");9(t.1e(" ")==0)6r;l=Q}J{g=/^([>+~])\\s*(\\w*)/i;9((m=g.2L(t))!=S){r=[];H p=m[2],1S={};m=m[1];M(H j=0,31=d.L;j<31;j++){H n=m=="~"||m=="+"?d[j].2i:d[j].1t;M(;n;n=n.2i)9(n.1z==1){H h=E.K(n);9(m=="~"&&1S[h])22;9(!p||n.Y.26()==p.26()){9(m=="~")1S[h]=Q;r.1a(n)}9(m=="+")22}}d=r;t=E.33(t.1o(g,""));l=Q}}9(t&&!l){9(!t.1e(",")){9(o==d[0])d.44();2f=E.1S(2f,d);r=d=[o];t=" "+t.67(1,t.L)}J{H k=6i;H m=k.2L(t);9(m){m=[0,m[2],m[3],m[1]]}J{k=6h;m=k.2L(t)}m[2]=m[2].1o(/\\\\/g,"");H f=d[d.L-1];9(m[1]=="#"&&f&&f.42&&!E.4a(f)){H q=f.42(m[2]);9((E.V.1g||E.V.3a)&&q&&1n q.1T=="1M"&&q.1T!=m[2])q=E(\'[@1T="\'+m[2]+\'"]\',f)[0];d=r=q&&(!m[3]||E.Y(q,m[3]))?[q]:[]}J{M(H i=0;d[i];i++){H a=m[1]=="#"&&m[3]?m[3]:m[1]!=""||m[0]==""?"*":m[2];9(a=="*"&&d[i].Y.2F()=="5w")a="3f";r=E.1S(r,d[i].4q(a))}9(m[1]==".")r=E.4W(r,m[2]);9(m[1]=="#"){H e=[];M(H i=0;r[i];i++)9(r[i].4l("1T")==m[2]){e=[r[i]];22}r=e}d=r}t=t.1o(k,"")}}9(t){H b=E.1A(t,r);d=r=b.r;t=E.33(b.t)}}9(t)d=[];9(d&&o==d[0])d.44();2f=E.1S(2f,d);I 2f},4W:G(r,m,a){m=" "+m+" ";H c=[];M(H i=0;r[i];i++){H b=(" "+r[i].1m+" ").1e(m)>=0;9(!a&&b||a&&!b)c.1a(r[i])}I c},1A:G(t,r,h){H d;1Y(t&&t!=d){d=t;H p=E.68,m;M(H i=0;p[i];i++){m=p[i].2L(t);9(m){t=t.7O(m[0].L);m[2]=m[2].1o(/\\\\/g,"");22}}9(!m)22;9(m[1]==":"&&m[2]=="5T")r=E.1A(m[3],r,Q).r;J 9(m[1]==".")r=E.4W(r,m[2],h);J 9(m[1]=="["){H g=[],N=m[3];M(H i=0,31=r.L;i<31;i++){H a=r[i],z=a[E.5o[m[2]]||m[2]];9(z==S||/6B|3g|29/.12(m[2]))z=E.1y(a,m[2])||\'\';9((N==""&&!!z||N=="="&&z==m[5]||N=="!="&&z!=m[5]||N=="^="&&z&&!z.1e(m[5])||N=="$="&&z.67(z.L-m[5].L)==m[5]||(N=="*="||N=="~=")&&z.1e(m[5])>=0)^h)g.1a(a)}r=g}J 9(m[1]==":"&&m[2]=="2R-46"){H e={},g=[],12=/(\\d*)n\\+?(\\d*)/.2L(m[3]=="6f"&&"2n"||m[3]=="6d"&&"2n+1"||!/\\D/.12(m[3])&&"n+"+m[3]||m[3]),3o=(12[1]||1)-0,d=12[2]-0;M(H i=0,31=r.L;i<31;i++){H j=r[i],14=j.14,1T=E.K(14);9(!e[1T]){H c=1;M(H n=14.1t;n;n=n.2i)9(n.1z==1)n.4U=c++;e[1T]=Q}H b=P;9(3o==1){9(d==0||j.4U==d)b=Q}J 9((j.4U+d)%3o==0)b=Q;9(b^h)g.1a(j)}r=g}J{H f=E.55[m[1]];9(1n f!="1M")f=E.55[m[1]][m[2]];f=3p("P||G(a,i){I "+f+"}");r=E.2T(r,f,h)}}I{r:r,t:t}},4e:G(b,c){H d=[];H a=b[c];1Y(a&&a!=U){9(a.1z==1)d.1a(a);a=a[c]}I d},2R:G(a,e,c,b){e=e||1;H d=0;M(;a;a=a[c])9(a.1z==1&&++d==e)22;I a},5c:G(n,a){H r=[];M(;n;n=n.2i){9(n.1z==1&&(!a||n!=a))r.1a(n)}I r}});E.1h={1f:G(g,e,c,h){9(E.V.1g&&g.41!=11)g=17;9(!c.2r)c.2r=6.2r++;9(h!=11){H d=c;c=G(){I d.15(6,1k)};c.K=h;c.2r=d.2r}H i=e.2p(".");e=i[0];c.N=i[1];H b=E.K(g,"2A")||E.K(g,"2A",{});H f=E.K(g,"2m",G(){H a;9(1n E=="11"||E.1h.4T)I a;a=E.1h.2m.15(g,1k);I a});H j=b[e];9(!j){j=b[e]={};9(g.4R)g.4R(e,f,P);J g.7N("40"+e,f)}j[c.2r]=c;6.23[e]=Q},2r:1,23:{},2e:G(d,c,b){H e=E.K(d,"2A"),2O,4J;9(1n c=="1M"){H a=c.2p(".");c=a[0]}9(e){9(c&&c.N){b=c.4P;c=c.N}9(!c){M(c 1j e)6.2e(d,c)}J 9(e[c]){9(b)2G e[c][b.2r];J M(b 1j e[c])9(!a[1]||e[c][b].N==a[1])2G e[c][b];M(2O 1j e[c])22;9(!2O){9(d.4O)d.4O(c,E.K(d,"2m"),P);J d.7M("40"+c,E.K(d,"2m"));2O=S;2G e[c]}}M(2O 1j e)22;9(!2O){E.30(d,"2A");E.30(d,"2m")}}},1L:G(d,b,e,c,f){b=E.2h(b||[]);9(!e){9(6.23[d])E("*").1f([17,U]).1L(d,b)}J{H a,2O,1b=E.1p(e[d]||S),4N=!b[0]||!b[0].2B;9(4N)b.4Z(6.4M({N:d,2o:e}));9(E.1p(E.K(e,"2m")))a=E.K(e,"2m").15(e,b);9(!1b&&e["40"+d]&&e["40"+d].15(e,b)===P)a=P;9(4N)b.44();9(f&&f.15(e,b)===P)a=P;9(1b&&c!==P&&a!==P&&!(E.Y(e,\'a\')&&d=="4L")){6.4T=Q;e[d]()}6.4T=P}I a},2m:G(d){H a;d=E.1h.4M(d||17.1h||{});H b=d.N.2p(".");d.N=b[0];H c=E.K(6,"2A")&&E.K(6,"2A")[d.N],3m=1C.3x.2s.3c(1k,1);3m.4Z(d);M(H j 1j c){3m[0].4P=c[j];3m[0].K=c[j].K;9(!b[1]||c[j].N==b[1]){H e=c[j].15(6,3m);9(a!==P)a=e;9(e===P){d.2B();d.3L()}}}9(E.V.1g)d.2o=d.2B=d.3L=d.4P=d.K=S;I a},4M:G(c){H a=c;c=E.1i({},a);c.2B=G(){9(a.2B)a.2B();a.7I=P};c.3L=G(){9(a.3L)a.3L();a.7H=Q};9(!c.2o&&c.64)c.2o=c.64;9(E.V.1H&&c.2o.1z==3)c.2o=a.2o.14;9(!c.4H&&c.4G)c.4H=c.4G==c.2o?c.7E:c.4G;9(c.63==S&&c.62!=S){H e=U.35,b=U.1K;c.63=c.62+(e&&e.2D||b.2D||0);c.7C=c.7B+(e&&e.2z||b.2z||0)}9(!c.3R&&(c.60||c.5Z))c.3R=c.60||c.5Z;9(!c.5Y&&c.5W)c.5Y=c.5W;9(!c.3R&&c.2y)c.3R=(c.2y&1?1:(c.2y&2?3:(c.2y&4?2:0)));I c}};E.1b.1i({3Q:G(c,a,b){I c=="5V"?6.2P(c,a,b):6.O(G(){E.1h.1f(6,c,b||a,b&&a)})},2P:G(d,b,c){I 6.O(G(){E.1h.1f(6,d,G(a){E(6).5U(a);I(c||b).15(6,1k)},c&&b)})},5U:G(a,b){I 6.O(G(){E.1h.2e(6,a,b)})},1L:G(c,a,b){I 6.O(G(){E.1h.1L(c,a,6,Q,b)})},7y:G(c,a,b){9(6[0])I E.1h.1L(c,a,6[0],P,b)},25:G(){H a=1k;I 6.4L(G(e){6.4E=0==6.4E?1:0;e.2B();I a[6.4E].15(6,[e])||P})},7x:G(f,g){G 4x(e){H p=e.4H;1Y(p&&p!=6)2c{p=p.14}27(e){p=6};9(p==6)I P;I(e.N=="4w"?f:g).15(6,[e])}I 6.4w(4x).5S(4x)},2d:G(f){5R();9(E.3W)f.15(U,[E]);J E.3i.1a(G(){I f.15(6,[E])});I 6}});E.1i({3W:P,3i:[],2d:G(){9(!E.3W){E.3W=Q;9(E.3i){E.O(E.3i,G(){6.15(U)});E.3i=S}9(E.V.39||E.V.3a)U.4O("5Q",E.2d,P);9(!17.7v.L)E(17).37(G(){E("#4C").2e()})}}});E.O(("7u,7o,37,7n,6n,5V,4L,7m,"+"7l,7j,7i,4w,5S,7p,24,"+"50,7q,7r,7s,3U").2p(","),G(i,o){E.1b[o]=G(f){I f?6.3Q(o,f):6.1L(o)}});H x=P;G 5R(){9(x)I;x=Q;9(E.V.39||E.V.3a)U.4R("5Q",E.2d,P);J 9(E.V.1g){U.7e("<7d"+"7c 1T=4C 7b=Q "+"3g=//:><\\/1P>");H a=U.42("4C");9(a)a.5O=G(){9(6.2C!="1l")I;E.2d()};a=S}J 9(E.V.1H)E.4B=41(G(){9(U.2C=="5N"||U.2C=="1l"){4A(E.4B);E.4B=S;E.2d()}},10);E.1h.1f(17,"37",E.2d)}E.1b.1i({37:G(g,d,c){9(E.1p(g))I 6.3Q("37",g);H e=g.1e(" ");9(e>=0){H i=g.2s(e,g.L);g=g.2s(0,e)}c=c||G(){};H f="4F";9(d)9(E.1p(d)){c=d;d=S}J{d=E.3f(d);f="5M"}H h=6;E.3w({1u:g,N:f,K:d,1l:G(a,b){9(b=="1E"||b=="5L")h.4n(i?E("<1r/>").3e(a.4p.1o(/<1P(.|\\s)*?\\/1P>/g,"")).1X(i):a.4p);58(G(){h.O(c,[a.4p,b,a])},13)}});I 6},7a:G(){I E.3f(6.5K())},5K:G(){I 6.1W(G(){I E.Y(6,"3B")?E.2h(6.79):6}).1A(G(){I 6.2J&&!6.36&&(6.2K||/24|6a/i.12(6.Y)||/2t|1O|51/i.12(6.N))}).1W(G(i,c){H b=E(6).2V();I b==S?S:b.1d==1C?E.1W(b,G(i,a){I{2J:c.2J,1N:a}}):{2J:c.2J,1N:b}}).28()}});E.O("5J,5I,5H,6e,5G,5F".2p(","),G(i,o){E.1b[o]=G(f){I 6.3Q(o,f)}});H B=(1q 3v).3u();E.1i({28:G(d,b,a,c){9(E.1p(b)){a=b;b=S}I E.3w({N:"4F",1u:d,K:b,1E:a,1Z:c})},78:G(b,a){I E.28(b,S,a,"1P")},77:G(c,b,a){I E.28(c,b,a,"3S")},76:G(d,b,a,c){9(E.1p(b)){a=b;b={}}I E.3w({N:"5M",1u:d,K:b,1E:a,1Z:c})},80:G(a){E.1i(E.4u,a)},4u:{23:Q,N:"4F",2H:0,5E:"75/x-73-3B-72",6l:Q,3h:Q,K:S},4b:{},3w:G(s){H f,48=/=(\\?|%3F)/g,1s,K;s=E.1i(Q,s,E.1i(Q,{},E.4u,s));9(s.K&&s.6l&&1n s.K!="1M")s.K=E.3f(s.K);H q=s.1u.1e("?");9(q>-1){s.K=(s.K?s.K+"&":"")+s.1u.2s(q+1);s.1u=s.1u.2s(0,q)}9(s.1Z=="5b"){9(!s.K||!s.K.1U(48))s.K=(s.K?s.K+"&":"")+(s.5b||"6X")+"=?";s.1Z="3S"}9(s.1Z=="3S"&&s.K&&s.K.1U(48)){f="5b"+B++;s.K=s.K.1o(48,"="+f);s.1Z="1P";17[f]=G(a){K=a;1E();17[f]=11;2c{2G 17[f]}27(e){}}}9(s.1Z=="1P"&&s.1I==S)s.1I=P;9(s.1I===P&&s.N.2F()=="28")s.K=(s.K?s.K+"&":"")+"56="+(1q 3v()).3u();9(s.K&&s.N.2F()=="28"){s.1u+="?"+s.K;s.K=S}9(s.23&&!E.5a++)E.1h.1L("5J");9(!s.1u.1e("6W")&&s.1Z=="1P"){H h=U.4q("8g")[0];H g=U.5r("1P");g.3g=s.1u;9(!f&&(s.1E||s.1l)){H j=P;g.9Q=g.5O=G(){9(!j&&(!6.2C||6.2C=="5N"||6.2C=="1l")){j=Q;1E();1l();h.3k(g)}}}h.57(g);I}H k=P;H i=17.6V?1q 6V("9O.9N"):1q 6U();i.9M(s.N,s.1u,s.3h);9(s.K)i.5B("9J-9H",s.5E);9(s.5A)i.5B("9G-5z-9F",E.4b[s.1u]||"9E, 9C 9B 9z 5v:5v:5v 9y");i.5B("X-9w-9v","6U");9(s.6R)s.6R(i);9(s.23)E.1h.1L("5F",[i,s]);H c=G(a){9(!k&&i&&(i.2C==4||a=="2H")){k=Q;9(d){4A(d);d=S}1s=a=="2H"&&"2H"||!E.6Q(i)&&"3U"||s.5A&&E.6O(i,s.1u)&&"5L"||"1E";9(1s=="1E"){2c{K=E.6N(i,s.1Z)}27(e){1s="5t"}}9(1s=="1E"){H b;2c{b=i.5i("6M-5z")}27(e){}9(s.5A&&b)E.4b[s.1u]=b;9(!f)1E()}J E.5s(s,i,1s);1l();9(s.3h)i=S}};9(s.3h){H d=41(c,13);9(s.2H>0)58(G(){9(i){i.9p();9(!k)c("2H")}},s.2H)}2c{i.9n(s.K)}27(e){E.5s(s,i,S,e)}9(!s.3h)c();I i;G 1E(){9(s.1E)s.1E(K,1s);9(s.23)E.1h.1L("5G",[i,s])}G 1l(){9(s.1l)s.1l(i,1s);9(s.23)E.1h.1L("5H",[i,s]);9(s.23&&!--E.5a)E.1h.1L("5I")}},5s:G(s,a,b,e){9(s.3U)s.3U(a,b,e);9(s.23)E.1h.1L("6e",[a,s,e])},5a:0,6Q:G(r){2c{I!r.1s&&9l.9k=="52:"||(r.1s>=6K&&r.1s<9j)||r.1s==6J||E.V.1H&&r.1s==11}27(e){}I P},6O:G(a,c){2c{H b=a.5i("6M-5z");I a.1s==6J||b==E.4b[c]||E.V.1H&&a.1s==11}27(e){}I P},6N:G(r,b){H c=r.5i("9i-N");H d=b=="6y"||!b&&c&&c.1e("6y")>=0;H a=d?r.9h:r.4p;9(d&&a.35.34=="5t")6E"5t";9(b=="1P")E.5h(a);9(b=="3S")a=3p("("+a+")");I a},3f:G(a){H s=[];9(a.1d==1C||a.4d)E.O(a,G(){s.1a(3b(6.2J)+"="+3b(6.1N))});J M(H j 1j a)9(a[j]&&a[j].1d==1C)E.O(a[j],G(){s.1a(3b(j)+"="+3b(6))});J s.1a(3b(j)+"="+3b(a[j]));I s.65("&").1o(/%20/g,"+")}});E.1b.1i({1x:G(b,a){I b?6.1V({1G:"1x",2E:"1x",1v:"1x"},b,a):6.1A(":1O").O(G(){6.R.19=6.3d?6.3d:"";9(E.18(6,"19")=="2j")6.R.19="2U"}).1B()},1w:G(b,a){I b?6.1V({1G:"1w",2E:"1w",1v:"1w"},b,a):6.1A(":3X").O(G(){6.3d=6.3d||E.18(6,"19");9(6.3d=="2j")6.3d="2U";6.R.19="2j"}).1B()},6G:E.1b.25,25:G(a,b){I E.1p(a)&&E.1p(b)?6.6G(a,b):a?6.1V({1G:"25",2E:"25",1v:"25"},a,b):6.O(G(){E(6)[E(6).3j(":1O")?"1x":"1w"]()})},9c:G(b,a){I 6.1V({1G:"1x"},b,a)},9a:G(b,a){I 6.1V({1G:"1w"},b,a)},99:G(b,a){I 6.1V({1G:"25"},b,a)},98:G(b,a){I 6.1V({1v:"1x"},b,a)},97:G(b,a){I 6.1V({1v:"1w"},b,a)},95:G(c,a,b){I 6.1V({1v:a},c,b)},1V:G(j,h,g,f){H i=E.6C(h,g,f);I 6[i.3I===P?"O":"3I"](G(){i=E.1i({},i);H d=E(6).3j(":1O"),3r=6;M(H p 1j j){9(j[p]=="1w"&&d||j[p]=="1x"&&!d)I E.1p(i.1l)&&i.1l.15(6);9(p=="1G"||p=="2E"){i.19=E.18(6,"19");i.2N=6.R.2N}}9(i.2N!=S)6.R.2N="1O";i.3H=E.1i({},j);E.O(j,G(c,a){H e=1q E.2w(3r,i,c);9(/25|1x|1w/.12(a))e[a=="25"?d?"1x":"1w":a](j);J{H b=a.3z().1U(/^([+-]?)([\\d.]+)(.*)$/),1Q=e.2b(Q)||0;9(b){1B=3K(b[2]),2k=b[3]||"2I";9(2k!="2I"){3r.R[c]=1B+2k;1Q=(1B/e.2b(Q))*1Q;3r.R[c]=1Q+2k}9(b[1])1B=((b[1]=="-"?-1:1)*1B)+1Q;e.3J(1Q,1B,2k)}J e.3J(1Q,a,"")}});I Q})},3I:G(a,b){9(!b){b=a;a="2w"}9(!1k.L)I A(6[0],a);I 6.O(G(){9(b.1d==1C)A(6,a,b);J{A(6,a).1a(b);9(A(6,a).L==1)b.15(6)}})},9f:G(){H a=E.2Z;I 6.O(G(){M(H i=0;i<a.L;i++)9(a[i].T==6)a.6D(i--,1)}).5p()}});H A=G(b,c,a){9(!b)I;H q=E.K(b,c+"3I");9(!q||a)q=E.K(b,c+"3I",a?E.2h(a):[]);I q};E.1b.5p=G(a){a=a||"2w";I 6.O(G(){H q=A(6,a);q.44();9(q.L)q[0].15(6)})};E.1i({6C:G(b,a,c){H d=b&&b.1d==8Z?b:{1l:c||!c&&a||E.1p(b)&&b,2a:b,3E:c&&a||a&&a.1d!=8Y&&a};d.2a=(d.2a&&d.2a.1d==4X?d.2a:{8X:8W,8U:6K}[d.2a])||9o;d.3C=d.1l;d.1l=G(){E(6).5p();9(E.1p(d.3C))d.3C.15(6)};I d},3E:{6I:G(p,n,b,a){I b+a*p},5q:G(p,n,b,a){I((-32.8S(p*32.8R)/2)+0.5)*a+b}},2Z:[],2w:G(b,c,a){6.W=c;6.T=b;6.1c=a;9(!c.3A)c.3A={}}});E.2w.3x={4j:G(){9(6.W.2M)6.W.2M.15(6.T,[6.2l,6]);(E.2w.2M[6.1c]||E.2w.2M.6w)(6);9(6.1c=="1G"||6.1c=="2E")6.T.R.19="2U"},2b:G(a){9(6.T[6.1c]!=S&&6.T.R[6.1c]==S)I 6.T[6.1c];H r=3K(E.3O(6.T,6.1c,a));I r&&r>-8P?r:3K(E.18(6.T,6.1c))||0},3J:G(c,b,e){6.5n=(1q 3v()).3u();6.1Q=c;6.1B=b;6.2k=e||6.2k||"2I";6.2l=6.1Q;6.4g=6.4i=0;6.4j();H f=6;G t(){I f.2M()}t.T=6.T;E.2Z.1a(t);9(E.2Z.L==1){H d=41(G(){H a=E.2Z;M(H i=0;i<a.L;i++)9(!a[i]())a.6D(i--,1);9(!a.L)4A(d)},13)}},1x:G(){6.W.3A[6.1c]=E.1y(6.T.R,6.1c);6.W.1x=Q;6.3J(0,6.2b());9(6.1c=="2E"||6.1c=="1G")6.T.R[6.1c]="8N";E(6.T).1x()},1w:G(){6.W.3A[6.1c]=E.1y(6.T.R,6.1c);6.W.1w=Q;6.3J(6.2b(),0)},2M:G(){H t=(1q 3v()).3u();9(t>6.W.2a+6.5n){6.2l=6.1B;6.4g=6.4i=1;6.4j();6.W.3H[6.1c]=Q;H a=Q;M(H i 1j 6.W.3H)9(6.W.3H[i]!==Q)a=P;9(a){9(6.W.19!=S){6.T.R.2N=6.W.2N;6.T.R.19=6.W.19;9(E.18(6.T,"19")=="2j")6.T.R.19="2U"}9(6.W.1w)6.T.R.19="2j";9(6.W.1w||6.W.1x)M(H p 1j 6.W.3H)E.1y(6.T.R,p,6.W.3A[p])}9(a&&E.1p(6.W.1l))6.W.1l.15(6.T);I P}J{H n=t-6.5n;6.4i=n/6.W.2a;6.4g=E.3E[6.W.3E||(E.3E.5q?"5q":"6I")](6.4i,n,0,1,6.W.2a);6.2l=6.1Q+((6.1B-6.1Q)*6.4g);6.4j()}I Q}};E.2w.2M={2D:G(a){a.T.2D=a.2l},2z:G(a){a.T.2z=a.2l},1v:G(a){E.1y(a.T.R,"1v",a.2l)},6w:G(a){a.T.R[a.1c]=a.2l+a.2k}};E.1b.6m=G(){H c=0,3y=0,T=6[0],5m;9(T)8L(E.V){H b=E.18(T,"2W")=="4D",1D=T.14,21=T.21,2Q=T.3N,5y=1H&&!b&&3q(4f)<8J;9(T.6v){5x=T.6v();1f(5x.1R+32.2Y(2Q.35.2D,2Q.1K.2D),5x.3y+32.2Y(2Q.35.2z,2Q.1K.2z));9(1g){H d=E("4n").18("9L");d=(d=="8G"||E.5f&&3q(4f)>=7)&&2||d;1f(-d,-d)}}J{1f(T.5j,T.5C);1Y(21){1f(21.5j,21.5C);9(39&&/^t[d|h]$/i.12(1D.34)||!5y)d(21);9(5y&&!b&&E.18(21,"2W")=="4D")b=Q;21=21.21}1Y(1D.34&&/^1K|4n$/i.12(1D.34)){9(/^8D|1F-9R.*$/i.12(E.18(1D,"19")))1f(-1D.2D,-1D.2z);9(39&&E.18(1D,"2N")!="3X")d(1D);1D=1D.14}9(1H&&b)1f(-2Q.1K.5j,-2Q.1K.5C)}5m={3y:3y,1R:c}}I 5m;G d(a){1f(E.18(a,"8C"),E.18(a,"9T"))}G 1f(l,t){c+=3q(l)||0;3y+=3q(t)||0}}})();',62,615,'||||||this|||if|||||||||||||||||||||||||||||||||function|var|return|else|data|length|for|type|each|false|true|style|null|elem|document|browser|options||nodeName|||undefined|test||parentNode|apply|jQuery|window|css|display|push|fn|prop|constructor|indexOf|add|msie|event|extend|in|arguments|complete|className|typeof|replace|isFunction|new|div|status|firstChild|url|opacity|hide|show|attr|nodeType|filter|end|Array|parent|success|table|height|safari|cache|tbody|body|trigger|string|value|hidden|script|start|left|merge|id|match|animate|map|find|while|dataType||offsetParent|break|global|select|toggle|toUpperCase|catch|get|selected|duration|cur|try|ready|remove|done|al|makeArray|nextSibling|none|unit|now|handle||target|split|swap|guid|slice|text|stack|pushStack|fx|tb|button|scrollTop|events|preventDefault|readyState|scrollLeft|width|toLowerCase|delete|timeout|px|name|checked|exec|step|overflow|ret|one|doc|nth|inArray|grep|block|val|position|childNodes|max|timers|removeData|rl|Math|trim|tagName|documentElement|disabled|load|insertBefore|mozilla|opera|encodeURIComponent|call|oldblock|append|param|src|async|readyList|is|removeChild|color|args|last|first|eval|parseInt|self|domManip|has|getTime|Date|ajax|prototype|top|toString|orig|form|old|innerHTML|easing||multiFilter|curAnim|queue|custom|parseFloat|stopPropagation|defaultView|ownerDocument|curCSS|getComputedStyle|bind|which|json|String|error|static|isReady|visible|oWidth|oHeight|on|setInterval|getElementById|currentStyle|shift|ol|child|RegExp|jsre|input|isXMLDoc|lastModified|previousSibling|jquery|dir|version|pos|styleFloat|state|update|tr|getAttribute|el|html|empty|responseText|getElementsByTagName|float|radio|runtimeStyle|ajaxSettings|visibility|mouseover|handleHover|getPropertyValue|selectedIndex|clearInterval|safariTimer|__ie_init|absolute|lastToggle|GET|fromElement|relatedTarget|clean|index|init|click|fix|evt|removeEventListener|handler|andSelf|addEventListener|cloneNode|triggered|nodeIndex|unique|classFilter|Number|prevObject|unshift|submit|password|file|after|removeAttribute|expr|_|appendChild|setTimeout|client|active|jsonp|sibling|win|deep|boxModel|cssFloat|globalEval|getResponseHeader|offsetLeft|lastChild|wrapAll|results|startTime|props|dequeue|swing|createElement|handleError|parsererror|checkbox|00|object|box|safari2|Modified|ifModified|setRequestHeader|offsetTop|col|contentType|ajaxSend|ajaxSuccess|ajaxComplete|ajaxStop|ajaxStart|serializeArray|notmodified|POST|loaded|onreadystatechange|appendTo|DOMContentLoaded|bindReady|mouseout|not|unbind|unload|ctrlKey|removeAttr|metaKey|keyCode|charCode|Width|clientX|pageX|srcElement|join|outerHTML|substr|parse|zoom|textarea|reset|image|odd|ajaxError|even|before|quickClass|quickID|quickChild|prepend|processData|offset|scroll|execScript|contents|uuid|continue|textContent|clone|setArray|getBoundingClientRect|_default|nodeValue|xml|100|alpha|href|speed|splice|throw|createTextNode|_toggle|replaceWith|linear|304|200|colgroup|Last|httpData|httpNotModified|fl|httpSuccess|beforeSend|fieldset|webkit|XMLHttpRequest|ActiveXObject|http|callback|img|br|attributes|abbr|urlencoded|www|pixelLeft|application|post|getJSON|getScript|elements|serialize|defer|ipt|scr|write|clientWidth|hasClass|clientHeight|mousemove|mouseup|relative|mousedown|dblclick|resize|focus|change|keydown|keypress|keyup|FORM|blur|frames|right|hover|triggerHandler|offsetWidth|offsetHeight|clientY|pageY|border|toElement|padding|Left|cancelBubble|returnValue|Right|Bottom|Top|detachEvent|attachEvent|substring|animated|line|header|weight|font|enabled|innerText|contains|only|eq|gt|ajaxSetup|lt|size|uFFFF|u0128|417|inner|Height|toggleClass|removeClass|addClass|replaceAll|insertAfter|prependTo|contentWindow|contentDocument|head|wrap|iframe|children|noConflict|siblings|prevAll|nextAll|prev|wrapInner|next|parents|maxLength|maxlength|readOnly|Boolean|readonly|class|htmlFor|CSS1Compat|compatMode|compatible|borderLeftWidth|inline|ie|ra|medium|it|rv|522|userAgent|with|navigator|1px|concat|10000|array|PI|cos|ig|fast|NaN|600|slow|Function|Object|setAttribute|reverse|changed|be|can|fadeTo|property|fadeOut|fadeIn|slideToggle|slideUp|getAttributeNode|slideDown|method|action|stop|cssText|responseXML|content|300|protocol|location|option|send|400|abort|th|td|cap|colg|tfoot|With|Requested|thead|GMT|1970|leg|Jan|01|opt|Thu|Since|If|Type|area|Content|hr|borderWidth|open|XMLHTTP|Microsoft|meta|onload|row|link|borderTopWidth|specified'.split('|'),0,{}))
</script>
<script type="text/javascript">
jQuery.cookie = function(name, value, options) {
    if (typeof value != 'undefined') { // name and value given, set cookie
        options = options || {};
        if (value === null) {
            value = '';
            options.expires = -1;
        }
        var expires = '';
        if (options.expires && (typeof options.expires == 'number' || options.expires.toUTCString)) {
            var date;
            if (typeof options.expires == 'number') {
                date = new Date();
                date.setTime(date.getTime() + (options.expires * 24 * 60 * 60 * 1000));
            } else {
                date = options.expires;
            }
            expires = '; expires=' + date.toUTCString(); // use expires attribute, max-age is not supported by IE
        }
        var path = options.path ? '; path=' + options.path : '';
        var domain = options.domain ? '; domain=' + options.domain : '';
        var secure = options.secure ? '; secure' : '';
        document.cookie = [name, '=', encodeURIComponent(value), expires, path, domain, secure].join('');
    } else { // only name given, get cookie
        var cookieValue = null;
        if (document.cookie && document.cookie != '') {
            var cookies = document.cookie.split(';');
            for (var i = 0; i < cookies.length; i++) {
                var cookie = jQuery.trim(cookies[i]);
                // Does this cookie string begin with the name we want?
                if (cookie.substring(0, name.length + 1) == (name + '=')) {
                    cookieValue = decodeURIComponent(cookie.substring(name.length + 1));
                    break;
                }
            }
        }
        return cookieValue;
    }
};
</script>
<script type="text/javascript">
(function($) {

	$.extend($.fn, {
		swapClass: function(c1, c2) {
			var c1Elements = this.filter('.' + c1);
			this.filter('.' + c2).removeClass(c2).addClass(c1);
			c1Elements.removeClass(c1).addClass(c2);
			return this;
		},
		replaceClass: function(c1, c2) {
			return this.filter('.' + c1).removeClass(c1).addClass(c2).end();
		},
		hoverClass: function(className) {
			className = className || "hover";
			return this.hover(function() {
				$(this).addClass(className);
			}, function() {
				$(this).removeClass(className);
			});
		},
		heightToggle: function(animated, callback) {
			animated ?
				this.animate({ height: "toggle" }, animated, callback) :
				this.each(function(){
					jQuery(this)[ jQuery(this).is(":hidden") ? "show" : "hide" ]();
					if(callback)
						callback.apply(this, arguments);
				});
		},
		heightHide: function(animated, callback) {
			if (animated) {
				this.animate({ height: "hide" }, animated, callback);
			} else {
				this.hide();
				if (callback)
					this.each(callback);
			}
		},
		prepareBranches: function(settings) {
			if (!settings.prerendered) {
				// mark last tree items
				this.filter(":last-child:not(ul)").addClass(CLASSES.last);
				// collapse whole tree, or only those marked as closed, anyway except those marked as open
				this.filter((settings.collapsed ? "" : "." + CLASSES.closed) + ":not(." + CLASSES.open + ")").find(">ul").hide();
			}
			// return all items with sublists
			return this.filter(":has(>ul)");
		},
		applyClasses: function(settings, toggler) {
			this.filter(":has(>ul):not(:has(>a))").find(">span").click(function(event) {
				toggler.apply($(this).next());
			}).add( $("a", this) ).hoverClass();

			if (!settings.prerendered) {
				// handle closed ones first
				this.filter(":has(>ul:hidden)")
						.addClass(CLASSES.expandable)
						.replaceClass(CLASSES.last, CLASSES.lastExpandable);

				// handle open ones
				this.not(":has(>ul:hidden)")
						.addClass(CLASSES.collapsable)
						.replaceClass(CLASSES.last, CLASSES.lastCollapsable);

	            // create hitarea
				this.prepend("<div class=\"" + CLASSES.hitarea + "\"/>").find("div." + CLASSES.hitarea).each(function() {
					var classes = "";
					$.each($(this).parent().attr("class").split(" "), function() {
						classes += this + "-hitarea ";
					});
					$(this).addClass( classes );
				});
			}

			// apply event to hitarea
			this.find("div." + CLASSES.hitarea).click( toggler );
		},
		treeview: function(settings) {

			settings = $.extend({
				cookieId: "treeview"
			}, settings);

			if (settings.add) {
				return this.trigger("add", [settings.add]);
			}

			if ( settings.toggle ) {
				var callback = settings.toggle;
				settings.toggle = function() {
					return callback.apply($(this).parent()[0], arguments);
				};
			}

			// factory for treecontroller
			function treeController(tree, control) {
				// factory for click handlers
				function handler(filter) {
					return function() {
						// reuse toggle event handler, applying the elements to toggle
						// start searching for all hitareas
						toggler.apply( $("div." + CLASSES.hitarea, tree).filter(function() {
							// for plain toggle, no filter is provided, otherwise we need to check the parent element
							return filter ? $(this).parent("." + filter).length : true;
						}) );
						return false;
					};
				}
				// click on first element to collapse tree
				$("a:eq(0)", control).click( handler(CLASSES.collapsable) );
				// click on second to expand tree
				$("a:eq(1)", control).click( handler(CLASSES.expandable) );
				// click on third to toggle tree
				$("a:eq(2)", control).click( handler() );
			}

			// handle toggle event
			function toggler() {
				$(this)
					.parent()
					// swap classes for hitarea
					.find(">.hitarea")
						.swapClass( CLASSES.collapsableHitarea, CLASSES.expandableHitarea )
						.swapClass( CLASSES.lastCollapsableHitarea, CLASSES.lastExpandableHitarea )
					.end()
					// swap classes for parent li
					.swapClass( CLASSES.collapsable, CLASSES.expandable )
					.swapClass( CLASSES.lastCollapsable, CLASSES.lastExpandable )
					// find child lists
					.find( ">ul" )
					// toggle them
					.heightToggle( settings.animated, settings.toggle );
				if ( settings.unique ) {
					$(this).parent()
						.siblings()
						// swap classes for hitarea
						.find(">.hitarea")
							.replaceClass( CLASSES.collapsableHitarea, CLASSES.expandableHitarea )
							.replaceClass( CLASSES.lastCollapsableHitarea, CLASSES.lastExpandableHitarea )
						.end()
						.replaceClass( CLASSES.collapsable, CLASSES.expandable )
						.replaceClass( CLASSES.lastCollapsable, CLASSES.lastExpandable )
						.find( ">ul" )
						.heightHide( settings.animated, settings.toggle );
				}
			}

			function serialize() {
				function binary(arg) {
					return arg ? 1 : 0;
				}
				var data = [];
				branches.each(function(i, e) {
					data[i] = $(e).is(":has(>ul:visible)") ? 1 : 0;
				});
				$.cookie(settings.cookieId, data.join("") );
			}

			function deserialize() {
				var stored = $.cookie(settings.cookieId);
				if ( stored ) {
					var data = stored.split("");
					branches.each(function(i, e) {
						$(e).find(">ul")[ parseInt(data[i]) ? "show" : "hide" ]();
					});
				}
			}

			// add treeview class to activate styles
			this.addClass("treeview");

			// prepare branches and find all tree items with child lists
			var branches = this.find("li").prepareBranches(settings);

			switch(settings.persist) {
			case "cookie":
				var toggleCallback = settings.toggle;
				settings.toggle = function() {
					serialize();
					if (toggleCallback) {
						toggleCallback.apply(this, arguments);
					}
				};
				deserialize();
				break;
			case "location":
				var current = this.find("a").filter(function() { return this.href.toLowerCase() == location.href.toLowerCase(); });
				if ( current.length ) {
					current.addClass("selected").parents("ul, li").add( current.next() ).show();
				}
				break;
			}

			branches.applyClasses(settings, toggler);

			// if control option is set, create the treecontroller and show it
			if ( settings.control ) {
				treeController(this, settings.control);
				$(settings.control).show();
			}

			return this.bind("add", function(event, branches) {
				$(branches).prev()
					.removeClass(CLASSES.last)
					.removeClass(CLASSES.lastCollapsable)
					.removeClass(CLASSES.lastExpandable)
				.find(">.hitarea")
					.removeClass(CLASSES.lastCollapsableHitarea)
					.removeClass(CLASSES.lastExpandableHitarea);
				$(branches).find("li").andSelf().prepareBranches(settings).applyClasses(settings, toggler);
			});
		}
	});

	var CLASSES = $.fn.treeview.classes = {
		open: "open",
		closed: "closed",
		expandable: "expandable",
		expandableHitarea: "expandable-hitarea",
		lastExpandableHitarea: "lastExpandable-hitarea",
		collapsable: "collapsable",
		collapsableHitarea: "collapsable-hitarea",
		lastCollapsableHitarea: "lastCollapsable-hitarea",
		lastCollapsable: "lastCollapsable",
		lastExpandable: "lastExpandable",
		last: "last",
		hitarea: "hitarea"
	};

	$.fn.Treeview = $.fn.treeview;

})(jQuery);
</script>
<script type="text/javascript">
		$(document).ready(function(){
            $("#tree").treeview({
                control: "#treecontrol",
                animated: "fast",
                collapsed: true,
                toggle: function() {
                    window.console && console.log("%o was toggled", this);
                }
            });

            $("#content").css("padding-top", $("#header").height());
        });
	</script>

            
    </head>
    <body>
        <div id="container">
            <div id="header">
                <div class="time" xmlns="">43 m 54 s</div>
                <h1>
                    ModularMultTest: <strong><span class="total" xmlns="http://www.w3.org/1999/xhtml">4 total, </span><span class="passed">4 passed</span></strong>
                </h1>
                <div id="treecontrol">
                    <ul>
                        <li>
                            <a title="Collapse the entire tree below" href="#">Collapse</a>
                  |
                
                        </li>
                        <li>
                            <a title="Expand the entire tree below" href="#">Expand</a>
                        </li>
                    </ul>
                </div>
            </div>
            <div id="content">
                <ul id="tree">
                    <li xmlns="" class="level top open">
                        <span><em class="time">
                                <div class="time">43 m 54 s</div>
                            </em>ModularMultTest</span>
                        <ul>
                            <li class="level suite open">
                                <span><em class="time">
                                        <div class="time">43 m 54 s</div>
                                    </em>ModularMult</span>
                                <ul>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">3.20 s</div>
                                            </em><em class="status">passed</em>should work</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.06.25 23:34:08<br/>[Progress] at 0.000 : Elaborate components<br/>[Progress] at 0.279 : Checks and transforms<br/>[Progress] at 0.673 : Generate Verilog<br/>[Warning] 682 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 0.931<br/>[Progress] Simulation workspace in /home/ltr/IdeaProjects/Chainsaw2/./simWorkspace/testModularMult<br/>[Progress] Verilator compilation started<br/>[info] Found cached verilator binaries<br/>[Progress] Verilator compilation done in 1931.275 ms<br/>[Progress] Start ModularMult test simulation with seed 1166570233<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stderr">[Thread-11] INFO Chainsaw logger - <br/>0-th pair: <br/>yours:<br/>240659684017912496439438395087879859946443863696887967599421511090240856511792036454865312501373563548199748767112<br/>golden:<br/>240659684017912496439438395087879859946443863696887967599421511090240856511792036454865312501373563548199748767112<br/>[Thread-11] INFO Chainsaw logger - test for transform module passed<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[Done] Simulation done in 267.246 ms<br/>[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">2.41 s</div>
                                            </em><em class="status">passed</em>should work for squaring</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Progress] at 3.238 : Checks and transforms<br/>[Progress] at 3.467 : Generate Verilog<br/>[Warning] 683 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 3.624<br/>[Progress] Simulation workspace in /home/ltr/IdeaProjects/Chainsaw2/./simWorkspace/testModularSquare<br/>[Progress] Verilator compilation started<br/>[info] Found cached verilator binaries<br/>[Progress] Verilator compilation done in 1605.352 ms<br/>[Progress] Start ModularMult test simulation with seed 13512581<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stderr">[Thread-24] INFO Chainsaw logger - <br/>0-th pair: <br/>yours:<br/>179943106461333738793766807983653194333494213580577197279440484847375319515185587326848984805598249048170535660475<br/>golden:<br/>179943106461333738793766807983653194333494213580577197279440484847375319515185587326848984805598249048170535660475<br/>[Thread-24] INFO Chainsaw logger - test for transform module passed<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[Done] Simulation done in 337.038 ms<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">24 m 53 s</div>
                                            </em><em class="status">passed</em>should synth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.06.25 23:34:13<br/>[Progress] at 5.588 : Elaborate components<br/>[Progress] at 5.624 : Checks and transforms<br/>[Progress] at 5.814 : Generate Verilog<br/>[Warning] 682 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 5.916<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog temp.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top temp -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top temp -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 2468<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.176 ; gain = 226.652 ; free physical = 11737 ; free virtual = 27317<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'temp' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:4285]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaForXilinx' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7468]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaForXilinx' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7468]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:4285]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier_1' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:2448]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier_1' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:2448]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier_2' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:185]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier_2' (4#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:185]<br/>INFO: [Synth 8-6155] done synthesizing module 'temp' (5#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5147.113 ; gain = 339.590 ; free physical = 11532 ; free virtual = 27127<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5164.926 ; gain = 357.402 ; free physical = 11123 ; free virtual = 26705<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5164.926 ; gain = 357.402 ; free physical = 11123 ; free virtual = 26705<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5164.926 ; gain = 0.000 ; free physical = 10723 ; free virtual = 26294<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5527.801 ; gain = 0.000 ; free physical = 10569 ; free virtual = 26109<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5527.801 ; gain = 0.000 ; free physical = 10551 ; free virtual = 26091<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 5527.801 ; gain = 720.277 ; free physical = 10698 ; free virtual = 26251<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 5527.801 ; gain = 720.277 ; free physical = 5125 ; free virtual = 20702<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  755 Bit       Adders := 1     <br/>	   2 Input  754 Bit       Adders := 2     <br/>	   2 Input  599 Bit       Adders := 1     <br/>	   2 Input  575 Bit       Adders := 1     <br/>	   3 Input  409 Bit       Adders := 1     <br/>	   3 Input  408 Bit       Adders := 1     <br/>	   2 Input  407 Bit       Adders := 3     <br/>	   3 Input  385 Bit       Adders := 1     <br/>	   3 Input  384 Bit       Adders := 1     <br/>	   2 Input  383 Bit       Adders := 1     <br/>	   2 Input  381 Bit       Adders := 1     <br/>	   2 Input  379 Bit       Adders := 1     <br/>	   3 Input  377 Bit       Adders := 1     <br/>	   2 Input  377 Bit       Adders := 1     <br/>	   2 Input  314 Bit       Adders := 3     <br/>	   2 Input  292 Bit       Adders := 4     <br/>	   2 Input  223 Bit       Adders := 1     <br/>	   2 Input  222 Bit       Adders := 2     <br/>	   3 Input  218 Bit       Adders := 3     <br/>	   3 Input  217 Bit       Adders := 3     <br/>	   2 Input  216 Bit       Adders := 9     <br/>	   3 Input  196 Bit       Adders := 4     <br/>	   3 Input  195 Bit       Adders := 4     <br/>	   2 Input  194 Bit       Adders := 4     <br/>	   2 Input  192 Bit       Adders := 7     <br/>	   2 Input  190 Bit       Adders := 6     <br/>	   2 Input  188 Bit       Adders := 1     <br/>	   2 Input  170 Bit       Adders := 9     <br/>	   2 Input  150 Bit       Adders := 14    <br/>	   2 Input  126 Bit       Adders := 2     <br/>	   2 Input  125 Bit       Adders := 4     <br/>	   3 Input  121 Bit       Adders := 9     <br/>	   3 Input  120 Bit       Adders := 9     <br/>	   2 Input  119 Bit       Adders := 27    <br/>	   3 Input  101 Bit       Adders := 14    <br/>	   3 Input  100 Bit       Adders := 14    <br/>	   2 Input   99 Bit       Adders := 14    <br/>	   2 Input   97 Bit       Adders := 22    <br/>	   2 Input   96 Bit       Adders := 41    <br/>	   2 Input   95 Bit       Adders := 7     <br/>	   2 Input   93 Bit       Adders := 2     <br/>	   2 Input   91 Bit       Adders := 1     <br/>	   2 Input   80 Bit       Adders := 46    <br/>	   2 Input   76 Bit       Adders := 4     <br/>	   2 Input   75 Bit       Adders := 8     <br/>	   3 Input   70 Bit       Adders := 27    <br/>	   3 Input   69 Bit       Adders := 27    <br/>	   3 Input   54 Bit       Adders := 46    <br/>	   3 Input   53 Bit       Adders := 46    <br/>	   2 Input   49 Bit       Adders := 52    <br/>	   2 Input   39 Bit       Adders := 81    <br/>	   3 Input   38 Bit       Adders := 81    <br/>	   3 Input   37 Bit       Adders := 81    <br/>	   2 Input   34 Bit       Adders := 81    <br/>	   2 Input   26 Bit       Adders := 134   <br/>	   2 Input   18 Bit       Adders := 162   <br/>+---Registers : <br/>	              754 Bit    Registers := 8     <br/>	              377 Bit    Registers := 7     <br/>	               68 Bit    Registers := 81    <br/>	               52 Bit    Registers := 46    <br/>	               50 Bit    Registers := 54    <br/>	               48 Bit    Registers := 22    <br/>	               47 Bit    Registers := 4     <br/>	               46 Bit    Registers := 24    <br/>	               45 Bit    Registers := 2     <br/>	               44 Bit    Registers := 7     <br/>	               42 Bit    Registers := 2     <br/>	               40 Bit    Registers := 1     <br/>	               38 Bit    Registers := 81    <br/>	               37 Bit    Registers := 81    <br/>	               34 Bit    Registers := 243   <br/>	               18 Bit    Registers := 243   <br/>	               17 Bit    Registers := 486   <br/>	                1 Bit    Registers := 542   <br/>+---Multipliers : <br/>	              26x26  Multipliers := 46    <br/>	              25x25  Multipliers := 54    <br/>	              23x25  Multipliers := 8     <br/>	              24x24  Multipliers := 14    <br/>	              22x25  Multipliers := 4     <br/>	              21x25  Multipliers := 2     <br/>	              23x23  Multipliers := 22    <br/>	              20x25  Multipliers := 2     <br/>	              22x22  Multipliers := 7     <br/>	              21x21  Multipliers := 2     <br/>	              20x20  Multipliers := 1     <br/>+---Muxes : <br/>	   2 Input  377 Bit        Muxes := 1     <br/>	   2 Input   35 Bit        Muxes := 81    <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP karatsubaForXilinx_154/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_154/yLow_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_154/bd_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_154/xLow_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_154/bd_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_154/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_154/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_154/bd0 is absorbed into DSP karatsubaForXilinx_154/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_154/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_154/cPlusD_reg is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_154/xLow_reg is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_154/xHigh_reg is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_154/all_1_reg is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_154/aPlusB_reg is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_154/all_10 is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_154/all_10 is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_154/aPlusB0 is absorbed into DSP karatsubaForXilinx_154/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_153/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_153/yLow_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_153/bd_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_153/xLow_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_153/bd_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_153/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_153/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_153/bd0 is absorbed into DSP karatsubaForXilinx_153/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_153/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_153/cPlusD_reg is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_153/xLow_reg is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_153/xHigh_reg is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_153/all_1_reg is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_153/aPlusB_reg is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_153/all_10 is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_153/all_10 is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_153/aPlusB0 is absorbed into DSP karatsubaForXilinx_153/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_135/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_135/yLow_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_135/bd_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_135/xLow_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_135/bd_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_135/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_135/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_135/bd0 is absorbed into DSP karatsubaForXilinx_135/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_135/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_135/cPlusD_reg is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_135/xLow_reg is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_135/xHigh_reg is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_135/all_1_reg is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_135/aPlusB_reg is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_135/all_10 is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_135/all_10 is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_135/aPlusB0 is absorbed into DSP karatsubaForXilinx_135/all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_85/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_85/yLow_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_85/bd_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_85/xLow_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_85/bd_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_85/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_85/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_85/bd0 is absorbed into DSP karatsubaForXilinx_85/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_85/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_85/cPlusD_reg is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_85/xLow_reg is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_85/xHigh_reg is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_85/all_1_reg is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_85/aPlusB_reg is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_85/all_10 is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_85/all_10 is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_85/aPlusB0 is absorbed into DSP karatsubaForXilinx_85/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_84/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_84/yLow_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_84/bd_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_84/xLow_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_84/bd_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_84/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_84/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_84/bd0 is absorbed into DSP karatsubaForXilinx_84/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_84/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_84/cPlusD_reg is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_84/xLow_reg is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_84/xHigh_reg is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_84/all_1_reg is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_84/aPlusB_reg is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_84/all_10 is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_84/all_10 is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_84/aPlusB0 is absorbed into DSP karatsubaForXilinx_84/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_86/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_86/yLow_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_86/bd_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_86/xLow_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_86/bd_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_86/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_86/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_86/bd0 is absorbed into DSP karatsubaForXilinx_86/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_86/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_86/cPlusD_reg is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_86/xLow_reg is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_86/xHigh_reg is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_86/all_1_reg is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_86/aPlusB_reg is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_86/all_10 is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_86/all_10 is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_86/aPlusB0 is absorbed into DSP karatsubaForXilinx_86/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_103/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_103/yLow_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_103/bd_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_103/xLow_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_103/bd_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_103/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_103/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_103/bd0 is absorbed into DSP karatsubaForXilinx_103/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_103/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_103/cPlusD_reg is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_103/xLow_reg is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_103/xHigh_reg is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_103/all_1_reg is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_103/aPlusB_reg is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_103/all_10 is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_103/all_10 is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_103/aPlusB0 is absorbed into DSP karatsubaForXilinx_103/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_102/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_102/yLow_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_102/bd0 is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_102/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_102/cPlusD_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xHigh_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/all_1_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/aPlusB_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/all_10 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/all_10 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/aPlusB0 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_104/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_104/yLow_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/xLow_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_104/bd0 is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_104/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_104/cPlusD_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_104/xLow_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_104/xHigh_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_104/all_1_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_104/aPlusB_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_104/all_10 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_104/all_10 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_104/aPlusB0 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_101/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_101/yLow_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_101/bd_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_101/xLow_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_101/bd_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_101/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_101/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_101/bd0 is absorbed into DSP karatsubaForXilinx_101/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_101/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_101/cPlusD_reg is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_101/xLow_reg is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_101/xHigh_reg is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_101/all_1_reg is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_101/aPlusB_reg is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_101/all_10 is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_101/all_10 is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_101/aPlusB0 is absorbed into DSP karatsubaForXilinx_101/all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_143/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_141/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_142/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_142/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_140/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_140/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_140/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_138/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_138/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_138/yHigh_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_139/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_139/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_139/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_158/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_158/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_156/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_156/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_156/yHigh_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_157/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_157/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_157/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[16]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[9]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[10]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[11]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[12]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[13]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_143/yHigh_reg[14]' (FD) to 'karatsubaForXilinx_143/yHigh_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_143/\yHigh_reg[15] )<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[16]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[7]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[8]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[9]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[10]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[11]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[12]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[13]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_141/yHigh_reg[14]' (FD) to 'karatsubaForXilinx_141/yHigh_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_141/\yHigh_reg[15] )<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_142/yHigh_reg[16]' (FD) to 'karatsubaForXilinx_142/yHigh_reg[8]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_142/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_140/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_138/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_139/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_158/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_156/\yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_157/\yHigh_reg[15] )<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7542]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7545]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7544]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7543]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7546]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_160/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_126/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_127/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_129/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_130/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_155/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_161/yHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_159/yHigh_reg[13] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:27 . Memory (MB): peak = 5527.801 ; gain = 720.277 ; free physical = 12474 ; free virtual = 28265<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 5      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:41 . Memory (MB): peak = 5906.715 ; gain = 1099.191 ; free physical = 11475 ; free virtual = 27326<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:18:52 ; elapsed = 00:19:08 . Memory (MB): peak = 7647.145 ; gain = 2839.621 ; free physical = 3727 ; free virtual = 19694<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7541]<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:21:17 ; elapsed = 00:21:33 . Memory (MB): peak = 7659.070 ; gain = 2851.547 ; free physical = 6429 ; free virtual = 17281<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:21:35 ; elapsed = 00:21:52 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6443 ; free virtual = 17400<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:21:40 ; elapsed = 00:21:57 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6417 ; free virtual = 17374<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:09 ; elapsed = 00:22:26 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6313 ; free virtual = 17269<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:22:10 ; elapsed = 00:22:27 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6332 ; free virtual = 17289<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:22:11 ; elapsed = 00:22:28 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6347 ; free virtual = 17303<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:22:12 ; elapsed = 00:22:29 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6351 ; free virtual = 17308<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[753] | 7      | 300   | NO           | YES                | YES               | 300    | 0       | <br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[528] | 7      | 77    | NO           | NO                 | YES               | 77     | 0       | <br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[376] | 5      | 375   | NO           | NO                 | YES               | 375    | 0       | <br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[143] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | <br/>|temp        | dataIn_valid_delay_14_reg                            | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | <br/>|temp        | dataIn_payload_last_delay_14_reg                     | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          | 17008|<br/>|2     |DSP_ALU         |   233|<br/>|4     |DSP_A_B_DATA    |   233|<br/>|6     |DSP_C_DATA      |   233|<br/>|7     |DSP_MULTIPLIER  |   233|<br/>|9     |DSP_M_DATA      |   233|<br/>|11    |DSP_OUTPUT      |   233|<br/>|12    |DSP_PREADD      |   233|<br/>|13    |DSP_PREADD_DATA |   233|<br/>|15    |LUT1            |  1620|<br/>|16    |LUT2            | 68755|<br/>|17    |LUT3            | 25528|<br/>|18    |LUT4            | 24024|<br/>|19    |LUT5            |  6440|<br/>|20    |LUT6            | 40556|<br/>|21    |SRL16E          |   756|<br/>|22    |FDCE            |    15|<br/>|23    |FDRE            | 35518|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:22:13 ; elapsed = 00:22:30 . Memory (MB): peak = 7752.258 ; gain = 2944.734 ; free physical = 6328 ; free virtual = 17285<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:22:04 ; elapsed = 00:22:24 . Memory (MB): peak = 7756.168 ; gain = 2585.770 ; free physical = 15939 ; free virtual = 26895<br/>Synthesis Optimization Complete : Time (s): cpu = 00:22:17 ; elapsed = 00:22:33 . Memory (MB): peak = 7756.168 ; gain = 2948.645 ; free physical = 15959 ; free virtual = 26896<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7756.168 ; gain = 0.000 ; free physical = 15964 ; free virtual = 26901<br/>INFO: [Netlist 29-17] Analyzing 17241 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7800.281 ; gain = 0.000 ; free physical = 13338 ; free virtual = 24286<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 233 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 233 instances<br/>Synth Design complete, checksum: 2c7c5131<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>398 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:23:01 ; elapsed = 00:23:17 . Memory (MB): peak = 7800.281 ; gain = 3177.766 ; free physical = 13729 ; free virtual = 24677<br/># write_checkpoint -force temp_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/temp/temp_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 7908.301 ; gain = 108.020 ; free physical = 13213 ; free virtual = 24154<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Sat Jun 25 23:58:14 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : temp<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 135563 |     0 |          0 |   1182240 | 11.47 |<br/>|   LUT as Logic             | 134807 |     0 |          0 |   1182240 | 11.40 |<br/>|   LUT as Memory            |    756 |     0 |          0 |    591840 |  0.13 |<br/>|     LUT as Distributed RAM |      0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |    756 |     0 |            |           |       |<br/>| CLB Registers              |  35533 |     0 |          0 |   2364480 |  1.50 |<br/>|   Register as Flip Flop    |  35533 |     0 |          0 |   2364480 |  1.50 |<br/>|   Register as Latch        |      0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  17008 |     0 |          0 |    147780 | 11.51 |<br/>| F7 Muxes                   |      0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |      0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |      0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 15    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 35518 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  233 |     0 |          0 |      6840 |  3.41 |<br/>|   DSP48E2 only |  233 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| LUT2     | 68755 |                 CLB |<br/>| LUT6     | 40556 |                 CLB |<br/>| FDRE     | 35518 |            Register |<br/>| LUT3     | 25528 |                 CLB |<br/>| LUT4     | 24024 |                 CLB |<br/>| CARRY8   | 17008 |                 CLB |<br/>| LUT5     |  6440 |                 CLB |<br/>| LUT1     |  1620 |                 CLB |<br/>| SRL16E   |   756 |                 CLB |<br/>| DSP48E2  |   233 |          Arithmetic |<br/>| FDCE     |    15 |            Register |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Sat Jun 25 23:58:55 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : temp<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -5.209ns  (required time - arrival time)<br/>  Source:                 fullMult/karatsubaForXilinx_153/ret1_delay_1_reg[1]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})<br/>  Destination:            fullMult/_zz_dataOut_payload_fragment_0_26_reg[603]__0/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)<br/>  Data Path Delay:        10.199ns  (logic 5.142ns (50.417%)  route 5.057ns (49.583%))<br/>  Logic Levels:           64  (CARRY8=45 LUT2=7 LUT3=8 LUT4=2 LUT6=2)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=37686, unset)        0.000     0.000    fullMult/karatsubaForXilinx_153/clk<br/>                         FDRE                                         r  fullMult/karatsubaForXilinx_153/ret1_delay_1_reg[1]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  fullMult/karatsubaForXilinx_153/ret1_delay_1_reg[1]/Q<br/>                         net (fo=3, unplaced)         0.155     0.232    fullMult/karatsubaForXilinx_155/Q[1]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.269 r  fullMult/karatsubaForXilinx_155/_zz__zz_dataOut_payload_fragment_0_26_15__174_i_33/O<br/>                         net (fo=1, unplaced)         0.023     0.292    fullMult/karatsubaForXilinx_155/_zz__zz_dataOut_payload_fragment_0_26_15__174_i_33_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.489 r  fullMult/karatsubaForXilinx_155/_zz__zz_dataOut_payload_fragment_0_26_15__174_i_18/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.494    fullMult/karatsubaForXilinx_155/_zz__zz_dataOut_payload_fragment_0_26_15__174_i_18_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     0.580 r  fullMult/karatsubaForXilinx_155/_zz__zz_dataOut_payload_fragment_0_26_15__175_i_19/O[4]<br/>                         net (fo=2, unplaced)         0.204     0.784    fullMult/karatsubaForXilinx_154/p_0_in1_out__1[12]<br/>                         LUT2 (Prop_LUT2_I0_O)        0.037     0.821 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__175_i_23/O<br/>                         net (fo=1, unplaced)         0.021     0.842    fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__175_i_23_n_0<br/>                         CARRY8 (Prop_CARRY8_S[4]_CO[7])<br/>                                                      0.163     1.005 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__175_i_10/CO[7]<br/>                         net (fo=1, unplaced)         0.005     1.010    fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__175_i_10_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     1.096 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_10/O[4]<br/>                         net (fo=2, unplaced)         0.204     1.300    fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_10_n_11<br/>                         LUT2 (Prop_LUT2_I0_O)        0.037     1.337 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_13/O<br/>                         net (fo=1, unplaced)         0.029     1.366    fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_13_n_0<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     1.532 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     1.537    fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     1.623 r  fullMult/karatsubaForXilinx_154/_zz__zz_dataOut_payload_fragment_0_26_15__177_i_2/O[4]<br/>                         net (fo=1, unplaced)         0.204     1.827    fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_24_1[3]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     1.864 r  fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_26_15__177_i_15/O<br/>                         net (fo=1, unplaced)         0.032     1.896    fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_26_15__177_i_15_n_0<br/>                         CARRY8 (Prop_CARRY8_S[3]_CO[7])<br/>                                                      0.170     2.066 r  fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_26_15__177_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     2.071    fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_26_15__177_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     2.157 r  fullMult/karatsubaForXilinx_153/_zz__zz_dataOut_payload_fragment_0_26_15__178_i_1/O[4]<br/>                         net (fo=5, unplaced)         0.222     2.379    fullMult/karatsubaForXilinx_153_n_115<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     2.416 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__151_i_23/O<br/>                         net (fo=1, unplaced)         0.029     2.445    fullMult/karatsubaForXilinx_159/_zz__zz_dataOut_payload_fragment_0_26_15__151_i_18[5]<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     2.611 r  fullMult/karatsubaForXilinx_159/_zz__zz_dataOut_payload_fragment_0_26_15__151_i_10/CO[7]<br/>                         net (fo=1, unplaced)         0.005     2.616    fullMult/karatsubaForXilinx_159/_zz__zz_dataOut_payload_fragment_0_26_15__151_i_10_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[0])<br/>                                                      0.056     2.672 r  fullMult/karatsubaForXilinx_159/_zz__zz_dataOut_payload_fragment_0_26_15__152_i_10/O[0]<br/>                         net (fo=2, unplaced)         0.197     2.869    fullMult/p_0_in1_out__0__0__0[64]<br/>                         LUT2 (Prop_LUT2_I0_O)        0.038     2.907 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__152_i_18/O<br/>                         net (fo=1, unplaced)         0.020     2.927    fullMult/karatsubaForXilinx_157/_zz__zz_dataOut_payload_fragment_0_26_15__163[0]<br/>                         CARRY8 (Prop_CARRY8_S[0]_O[5])<br/>                                                      0.240     3.167 r  fullMult/karatsubaForXilinx_157/_zz__zz_dataOut_payload_fragment_0_26_15__152_i_1/O[5]<br/>                         net (fo=4, unplaced)         0.184     3.351    fullMult/p_0_in2_out__0__0__0[69]<br/>                         LUT2 (Prop_LUT2_I0_O)        0.053     3.404 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__164_i_2/O<br/>                         net (fo=1, unplaced)         0.020     3.424    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__164_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_S[0]_CO[7])<br/>                                                      0.199     3.623 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__164/CO[7]<br/>                         net (fo=1, unplaced)         0.005     3.628    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__164_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     3.650 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__165/CO[7]<br/>                         net (fo=1, unplaced)         0.005     3.655    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__165_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     3.741 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__166/O[4]<br/>                         net (fo=2, unplaced)         0.204     3.945    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__166_n_11<br/>                         LUT4 (Prop_LUT4_I3_O)        0.037     3.982 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_4/O<br/>                         net (fo=1, unplaced)         0.029     4.011    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__176_i_4_n_0<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     4.177 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__176/CO[7]<br/>                         net (fo=1, unplaced)         0.005     4.182    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__176_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[0])<br/>                                                      0.056     4.238 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__177/O[0]<br/>                         net (fo=3, unplaced)         0.203     4.441    fullMult/_zz__zz_dataOut_payload_fragment_0_26_15__177_n_15<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     4.479 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__667_i_44/O<br/>                         net (fo=2, unplaced)         0.244     4.723    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__667_i_44_n_0<br/>                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])<br/>                                                      0.140     4.863 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__667_i_36/CO[7]<br/>                         net (fo=1, unplaced)         0.005     4.868    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__667_i_36_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[2])<br/>                                                      0.067     4.935 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__668_i_36/O[2]<br/>                         net (fo=3, unplaced)         0.207     5.142    fullMult_n_2190<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     5.180 r  _zz__zz_dataOut_payload_fragment_0_26_6__669_i_17/O<br/>                         net (fo=2, unplaced)         0.221     5.401    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__689_i_1_0[1]<br/>                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])<br/>                                                      0.127     5.528 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__669_i_10/CO[7]<br/>                         net (fo=1, unplaced)         0.005     5.533    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__669_i_10_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     5.619 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__670_i_10/O[4]<br/>                         net (fo=2, unplaced)         0.204     5.823    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__670_i_10_n_11<br/>                         LUT3 (Prop_LUT3_I2_O)        0.037     5.860 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__671_i_5/O<br/>                         net (fo=1, unplaced)         0.032     5.892    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__671_i_5_n_0<br/>                         CARRY8 (Prop_CARRY8_S[3]_CO[7])<br/>                                                      0.170     6.062 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__671/CO[7]<br/>                         net (fo=1, unplaced)         0.005     6.067    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__671_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     6.183 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__672/O[5]<br/>                         net (fo=1, unplaced)         0.171     6.354    fullMult/karatsubaForXilinx_148/_zz__zz_dataOut_payload_fragment_0_26_6__708_0[5]<br/>                         LUT4 (Prop_LUT4_I1_O)        0.051     6.405 r  fullMult/karatsubaForXilinx_148/_zz__zz_dataOut_payload_fragment_0_26_6__708_i_3/O<br/>                         net (fo=1, unplaced)         0.029     6.434    fullMult/karatsubaForXilinx_148_n_345<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     6.600 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__708/CO[7]<br/>                         net (fo=1, unplaced)         0.005     6.605    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__708_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[2])<br/>                                                      0.057     6.662 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__709/CO[2]<br/>                         net (fo=272, unplaced)       0.276     6.938    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__709_n_5<br/>                         LUT6 (Prop_LUT6_I1_O)        0.152     7.090 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__778_i_2/O<br/>                         net (fo=1, unplaced)         0.022     7.112    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__778_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_S[7]_CO[7])<br/>                                                      0.124     7.236 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__778/CO[7]<br/>                         net (fo=1, unplaced)         0.005     7.241    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__778_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[0])<br/>                                                      0.052     7.293 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__779/CO[0]<br/>                         net (fo=5, unplaced)         0.215     7.508    fullMult/_zz__zz_dataOut_payload_fragment_0_26_6__779_n_7<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     7.546 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__460_i_17/O<br/>                         net (fo=96, unplaced)        0.282     7.828    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__460_i_17_n_0<br/>                         LUT3 (Prop_LUT3_I1_O)        0.038     7.866 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__460_i_8/O<br/>                         net (fo=2, unplaced)         0.244     8.110    fullMult/p_0_in1_out__0__0[272]<br/>                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])<br/>                                                      0.140     8.250 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__478/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.255    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__478_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.277 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__479/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.282    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__479_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.304 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__480/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.309    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__480_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.331 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__481/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.336    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__481_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.358 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__482/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.363    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__482_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.385 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__483/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.390    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__483_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.412 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__484/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.417    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__484_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.439 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__485/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.444    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__485_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.466 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__486/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.471    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__486_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.493 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__487/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.498    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__487_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.520 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__488/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.525    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__488_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.547 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__489/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.552    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__489_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.574 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__490/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.579    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__490_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.601 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__491/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.606    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__491_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.628 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__492/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.633    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__492_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     8.749 r  fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__493/O[5]<br/>                         net (fo=3, unplaced)         0.177     8.926    fullMult/_zz__zz_dataOut_payload_fragment_0_26_5__493_n_10<br/>                         LUT3 (Prop_LUT3_I0_O)        0.052     8.978 r  fullMult/_zz_dataOut_payload_fragment_0_260__507_i_7/O<br/>                         net (fo=1, unplaced)         0.023     9.001    fullMult/p_0_in2_out__0__0__0__0[397]<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     9.198 r  fullMult/_zz_dataOut_payload_fragment_0_260__507/CO[7]<br/>                         net (fo=1, unplaced)         0.005     9.203    fullMult/_zz_dataOut_payload_fragment_0_260__507_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     9.289 r  fullMult/_zz_dataOut_payload_fragment_0_260__508/O[4]<br/>                         net (fo=2, unplaced)         0.204     9.493    fullMult/_zz_dataOut_payload_fragment_0_260__508_n_11<br/>                         LUT6 (Prop_LUT6_I5_O)        0.037     9.530 r  fullMult/_zz_dataOut_payload_fragment_0_260__556_i_2/O<br/>                         net (fo=1, unplaced)         0.023     9.553    fullMult/_zz_dataOut_payload_fragment_0_260__556_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     9.750 r  fullMult/_zz_dataOut_payload_fragment_0_260__556/CO[7]<br/>                         net (fo=1, unplaced)         0.018     9.768    fullMult/_zz_dataOut_payload_fragment_0_260__556_n_0<br/>                         LUT3 (Prop_LUT3_I0_O)        0.053     9.821 r  fullMult/_zz_dataOut_payload_fragment_0_26[753]__0_i_2/O<br/>                         net (fo=151, unplaced)       0.292    10.113    fullMult/_zz_dataOut_payload_fragment_0_26[753]__0_i_2_n_0<br/>                         LUT3 (Prop_LUT3_I1_O)        0.038    10.151 r  fullMult/_zz_dataOut_payload_fragment_0_26[603]__0_i_1/O<br/>                         net (fo=1, unplaced)         0.048    10.199    fullMult/_zz_dataOut_payload_fragment_0_26[603]__0_i_1_n_0<br/>                         FDRE                                         r  fullMult/_zz_dataOut_payload_fragment_0_26_reg[603]__0/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        5.000     5.000 r  <br/>                                                      0.000     5.000 r  clk (IN)<br/>                         net (fo=37686, unset)        0.000     5.000    fullMult/clk<br/>                         FDRE                                         r  fullMult/_zz_dataOut_payload_fragment_0_26_reg[603]__0/C<br/>                         clock pessimism              0.000     5.000    <br/>                         clock uncertainty           -0.035     4.965    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     4.990    fullMult/_zz_dataOut_payload_fragment_0_26_reg[603]__0<br/>  -------------------------------------------------------------------<br/>                         required time                          4.990    <br/>                         arrival time                         -10.199    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -5.209    <br/>report_timing: Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 8448.730 ; gain = 540.430 ; free physical = 13510 ; free virtual = 24451<br/>INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 23:58:56 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stderr">[ScalaTest-run-running-ModularMultTest] INFO Chainsaw logger - <br/>LUT: 135563<br/>FF: 35533<br/>DSP: 233<br/>BRAM: 0<br/>CARRY8: 17008<br/>[ScalaTest-run-running-ModularMultTest] INFO Chainsaw logger - <br/>fmax = 1.0 / (5.0E-9 s - -5.209E-9 s) = 97.95278675678324 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">18 m 56 s</div>
                                            </em><em class="status">passed</em>should synth for squaring</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.06.25 23:59:07<br/>[Progress] at 1498.690 : Elaborate components<br/>[Progress] at 1498.726 : Checks and transforms<br/>[Progress] at 1498.904 : Generate Verilog<br/>[Warning] 683 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 1499.022<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog temp.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top temp -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top temp -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 37167<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.211 ; gain = 226.684 ; free physical = 24125 ; free virtual = 34741<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'temp' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:4284]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaForXilinx' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7130]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaForXilinx' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7130]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:4284]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier_1' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:2447]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier_1' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:2447]<br/>INFO: [Synth 8-6157] synthesizing module 'KaratsubaBigMultiplier_2' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:184]<br/>INFO: [Synth 8-6155] done synthesizing module 'KaratsubaBigMultiplier_2' (4#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:184]<br/>INFO: [Synth 8-6155] done synthesizing module 'temp' (5#1) [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5142.148 ; gain = 334.621 ; free physical = 24488 ; free virtual = 35116<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5159.961 ; gain = 352.434 ; free physical = 24558 ; free virtual = 35175<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5159.961 ; gain = 352.434 ; free physical = 24558 ; free virtual = 35175<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5159.961 ; gain = 0.000 ; free physical = 24468 ; free virtual = 35085<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5524.836 ; gain = 0.000 ; free physical = 24153 ; free virtual = 34900<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5524.836 ; gain = 0.000 ; free physical = 24149 ; free virtual = 34897<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 5524.836 ; gain = 717.309 ; free physical = 24434 ; free virtual = 35201<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 5524.836 ; gain = 717.309 ; free physical = 18413 ; free virtual = 29095<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  755 Bit       Adders := 1     <br/>	   3 Input  754 Bit       Adders := 1     <br/>	   2 Input  754 Bit       Adders := 1     <br/>	   2 Input  575 Bit       Adders := 1     <br/>	   2 Input  409 Bit       Adders := 2     <br/>	   2 Input  408 Bit       Adders := 2     <br/>	   2 Input  407 Bit       Adders := 1     <br/>	   3 Input  385 Bit       Adders := 1     <br/>	   3 Input  384 Bit       Adders := 1     <br/>	   2 Input  383 Bit       Adders := 1     <br/>	   2 Input  381 Bit       Adders := 1     <br/>	   2 Input  379 Bit       Adders := 1     <br/>	   3 Input  377 Bit       Adders := 1     <br/>	   2 Input  377 Bit       Adders := 1     <br/>	   2 Input  314 Bit       Adders := 1     <br/>	   2 Input  292 Bit       Adders := 4     <br/>	   2 Input  223 Bit       Adders := 1     <br/>	   2 Input  222 Bit       Adders := 2     <br/>	   3 Input  218 Bit       Adders := 1     <br/>	   2 Input  217 Bit       Adders := 4     <br/>	   3 Input  217 Bit       Adders := 1     <br/>	   2 Input  216 Bit       Adders := 9     <br/>	   3 Input  196 Bit       Adders := 4     <br/>	   3 Input  195 Bit       Adders := 4     <br/>	   2 Input  194 Bit       Adders := 4     <br/>	   2 Input  192 Bit       Adders := 7     <br/>	   2 Input  190 Bit       Adders := 4     <br/>	   2 Input  188 Bit       Adders := 1     <br/>	   2 Input  170 Bit       Adders := 5     <br/>	   2 Input  150 Bit       Adders := 14    <br/>	   2 Input  126 Bit       Adders := 2     <br/>	   2 Input  125 Bit       Adders := 4     <br/>	   3 Input  121 Bit       Adders := 5     <br/>	   3 Input  120 Bit       Adders := 5     <br/>	   3 Input  119 Bit       Adders := 8     <br/>	   2 Input  119 Bit       Adders := 19    <br/>	   3 Input  101 Bit       Adders := 14    <br/>	   3 Input  100 Bit       Adders := 14    <br/>	   2 Input   99 Bit       Adders := 14    <br/>	   2 Input   97 Bit       Adders := 22    <br/>	   2 Input   96 Bit       Adders := 29    <br/>	   2 Input   95 Bit       Adders := 7     <br/>	   2 Input   93 Bit       Adders := 2     <br/>	   2 Input   91 Bit       Adders := 1     <br/>	   2 Input   80 Bit       Adders := 46    <br/>	   2 Input   76 Bit       Adders := 4     <br/>	   2 Input   75 Bit       Adders := 8     <br/>	   3 Input   70 Bit       Adders := 19    <br/>	   3 Input   69 Bit       Adders := 19    <br/>	   3 Input   54 Bit       Adders := 46    <br/>	   3 Input   53 Bit       Adders := 46    <br/>	   2 Input   49 Bit       Adders := 40    <br/>	   2 Input   39 Bit       Adders := 81    <br/>	   3 Input   38 Bit       Adders := 81    <br/>	   3 Input   37 Bit       Adders := 81    <br/>	   2 Input   34 Bit       Adders := 81    <br/>	   2 Input   26 Bit       Adders := 98    <br/>	   2 Input   18 Bit       Adders := 162   <br/>+---Registers : <br/>	              754 Bit    Registers := 8     <br/>	              377 Bit    Registers := 6     <br/>	               68 Bit    Registers := 81    <br/>	               52 Bit    Registers := 46    <br/>	               50 Bit    Registers := 54    <br/>	               48 Bit    Registers := 22    <br/>	               47 Bit    Registers := 4     <br/>	               46 Bit    Registers := 24    <br/>	               45 Bit    Registers := 2     <br/>	               44 Bit    Registers := 7     <br/>	               42 Bit    Registers := 2     <br/>	               40 Bit    Registers := 1     <br/>	               38 Bit    Registers := 81    <br/>	               37 Bit    Registers := 81    <br/>	               34 Bit    Registers := 243   <br/>	               18 Bit    Registers := 243   <br/>	               17 Bit    Registers := 486   <br/>	                1 Bit    Registers := 542   <br/>+---Multipliers : <br/>	              26x26  Multipliers := 46    <br/>	              25x25  Multipliers := 54    <br/>	              23x25  Multipliers := 8     <br/>	              24x24  Multipliers := 14    <br/>	              22x25  Multipliers := 4     <br/>	              21x25  Multipliers := 2     <br/>	              23x23  Multipliers := 22    <br/>	              20x25  Multipliers := 2     <br/>	              22x22  Multipliers := 7     <br/>	              21x21  Multipliers := 2     <br/>	              20x20  Multipliers := 1     <br/>+---Muxes : <br/>	   2 Input  377 Bit        Muxes := 1     <br/>	   2 Input   35 Bit        Muxes := 81    <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_145/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_139/xLow_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/bd_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/xLow_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/bd_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_145/bd0 is absorbed into DSP karatsubaForXilinx_145/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_145/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_139/aPlusB_reg is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_145/xLow_reg is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_145/xHigh_reg is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_145/all_1_reg is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_145/aPlusB_reg is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_145/all_10 is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_145/all_10 is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_145/aPlusB0 is absorbed into DSP karatsubaForXilinx_145/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_139/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_139/xLow_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_145/bd_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_139/yLow_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_139/bd_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_139/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_139/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_139/bd0 is absorbed into DSP karatsubaForXilinx_139/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_139/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_139/cPlusD_reg is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_139/xLow_reg is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_139/xHigh_reg is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_139/all_1_reg is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_139/aPlusB_reg is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_139/all_10 is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_139/all_10 is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_139/aPlusB0 is absorbed into DSP karatsubaForXilinx_139/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_138/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_120/xLow_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/bd_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/xLow_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/bd_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_138/bd0 is absorbed into DSP karatsubaForXilinx_138/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_138/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_120/aPlusB_reg is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_138/xLow_reg is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_138/xHigh_reg is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_138/all_1_reg is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_138/aPlusB_reg is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_138/all_10 is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_138/all_10 is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_138/aPlusB0 is absorbed into DSP karatsubaForXilinx_138/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_120/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_120/xLow_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_138/bd_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_120/yLow_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_120/bd_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_120/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_120/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_120/bd0 is absorbed into DSP karatsubaForXilinx_120/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_120/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_120/cPlusD_reg is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_120/xLow_reg is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_120/xHigh_reg is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_120/all_1_reg is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_120/aPlusB_reg is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_120/all_10 is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_120/all_10 is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_120/aPlusB0 is absorbed into DSP karatsubaForXilinx_120/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_118/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_118/yLow_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_118/bd_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_118/xLow_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_118/bd_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_118/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_118/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_118/bd0 is absorbed into DSP karatsubaForXilinx_118/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_118/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_118/cPlusD_reg is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_118/xLow_reg is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_118/xHigh_reg is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_118/all_1_reg is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_118/aPlusB_reg is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_118/all_10 is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_118/all_10 is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_118/aPlusB0 is absorbed into DSP karatsubaForXilinx_118/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_117/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_117/yLow_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_117/bd_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_117/xLow_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_117/bd_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_117/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_117/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_117/bd0 is absorbed into DSP karatsubaForXilinx_117/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_117/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_117/cPlusD_reg is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_117/xLow_reg is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_117/xHigh_reg is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_117/all_1_reg is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_117/aPlusB_reg is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_117/all_10 is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_117/all_10 is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_117/aPlusB0 is absorbed into DSP karatsubaForXilinx_117/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_119/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_119/yLow_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/bd_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/xLow_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/bd_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_119/bd0 is absorbed into DSP karatsubaForXilinx_119/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_119/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_119/cPlusD_reg is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/xLow_reg is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/xHigh_reg is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/all_1_reg is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/aPlusB_reg is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_119/all_10 is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_119/all_10 is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_119/aPlusB0 is absorbed into DSP karatsubaForXilinx_119/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_137/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_137/yLow_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_137/bd_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_137/yLow_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_137/bd_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_137/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_137/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_137/bd0 is absorbed into DSP karatsubaForXilinx_137/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_137/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_137/yLow_reg is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_137/aPlusB_reg is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_137/xHigh_reg is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_137/all_1_reg is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_137/aPlusB_reg is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_137/all_10 is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_137/all_10 is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_137/aPlusB0 is absorbed into DSP karatsubaForXilinx_137/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_140/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_140/yLow_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_140/bd_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/xLow_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_119/bd_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_140/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_140/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_140/bd0 is absorbed into DSP karatsubaForXilinx_140/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_140/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_140/cPlusD_reg is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/xLow_reg is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/xHigh_reg is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_140/all_1_reg is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_119/aPlusB_reg is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_140/all_10 is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_140/all_10 is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_119/aPlusB0 is absorbed into DSP karatsubaForXilinx_140/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_127/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_127/yLow_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_127/bd_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_127/xLow_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_127/bd_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_127/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_127/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_127/bd0 is absorbed into DSP karatsubaForXilinx_127/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_127/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_127/cPlusD_reg is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_127/xLow_reg is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_127/xHigh_reg is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_127/all_1_reg is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_127/aPlusB_reg is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_127/all_10 is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_127/all_10 is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_127/aPlusB0 is absorbed into DSP karatsubaForXilinx_127/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_126/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_126/yLow_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_126/bd_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_126/xLow_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_126/bd_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_126/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_126/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_126/bd0 is absorbed into DSP karatsubaForXilinx_126/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_126/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_126/cPlusD_reg is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_126/xLow_reg is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_126/xHigh_reg is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_126/all_1_reg is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_126/aPlusB_reg is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_126/all_10 is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_126/all_10 is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_126/aPlusB0 is absorbed into DSP karatsubaForXilinx_126/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_128/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_128/yLow_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_128/bd_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_128/xLow_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_128/bd_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_128/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_128/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_128/bd0 is absorbed into DSP karatsubaForXilinx_128/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_128/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_128/cPlusD_reg is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_128/xLow_reg is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_128/xHigh_reg is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_128/all_1_reg is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_128/aPlusB_reg is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_128/all_10 is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_128/all_10 is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_128/aPlusB0 is absorbed into DSP karatsubaForXilinx_128/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_116/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_116/yLow_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_116/bd_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_116/xLow_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_116/bd_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_116/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_116/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_116/bd0 is absorbed into DSP karatsubaForXilinx_116/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_116/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_116/cPlusD_reg is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_116/xLow_reg is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_116/xHigh_reg is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_116/all_1_reg is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_116/aPlusB_reg is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_116/all_10 is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_116/all_10 is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_116/aPlusB0 is absorbed into DSP karatsubaForXilinx_116/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_95/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_95/yLow_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_95/bd_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_95/xLow_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_95/bd_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_95/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_95/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_95/bd0 is absorbed into DSP karatsubaForXilinx_95/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_95/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_95/cPlusD_reg is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_95/xLow_reg is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_95/xHigh_reg is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_95/all_1_reg is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_95/aPlusB_reg is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_95/all_10 is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_95/all_10 is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_95/aPlusB0 is absorbed into DSP karatsubaForXilinx_95/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_90/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_90/yLow_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/bd_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_90/bd0 is absorbed into DSP karatsubaForXilinx_90/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_90/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_89/aPlusB_reg is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xHigh_reg is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_90/all_1_reg is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/aPlusB_reg is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_90/all_10 is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_90/all_10 is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/aPlusB0 is absorbed into DSP karatsubaForXilinx_90/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_92/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_92/yLow_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/bd_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/xLow_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/bd_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_92/bd0 is absorbed into DSP karatsubaForXilinx_92/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_92/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_92/cPlusD_reg is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/xLow_reg is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/xHigh_reg is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/all_1_reg is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/aPlusB_reg is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_92/all_10 is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_92/all_10 is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_92/aPlusB0 is absorbed into DSP karatsubaForXilinx_92/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_102/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_102/yLow_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_102/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_102/bd0 is absorbed into DSP karatsubaForXilinx_102/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_102/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_102/cPlusD_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xLow_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/xHigh_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/all_1_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_102/aPlusB_reg is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/all_10 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/all_10 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_102/aPlusB0 is absorbed into DSP karatsubaForXilinx_102/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_104/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_104/yLow_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/xLow_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_92/bd_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_104/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_104/bd0 is absorbed into DSP karatsubaForXilinx_104/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_104/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_104/cPlusD_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/xLow_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/xHigh_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_104/all_1_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_92/aPlusB_reg is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_104/all_10 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_104/all_10 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_92/aPlusB0 is absorbed into DSP karatsubaForXilinx_104/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_89/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_90/yLow_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/bd_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/yLow_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_90/bd_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_89/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_89/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_89/bd0 is absorbed into DSP karatsubaForXilinx_89/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_89/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_90/yLow_reg is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_90/yHigh_reg is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_89/aPlusB_reg is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_89/all_1_reg is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_89/aPlusB_reg is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_89/all_10 is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_89/all_10 is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_89/aPlusB0 is absorbed into DSP karatsubaForXilinx_89/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_108/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/yLow_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/bd_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_108/bd0 is absorbed into DSP karatsubaForXilinx_108/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_108/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_107/aPlusB_reg is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/yLow_reg is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/xHigh_reg is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_108/all_1_reg is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/aPlusB_reg is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_108/all_10 is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_108/all_10 is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_161/aPlusB0 is absorbed into DSP karatsubaForXilinx_108/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_110/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_110/yLow_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_110/bd_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_110/xLow_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_110/bd_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_110/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_110/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_110/bd0 is absorbed into DSP karatsubaForXilinx_110/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_110/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_110/cPlusD_reg is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_110/xLow_reg is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_110/xHigh_reg is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_110/all_1_reg is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_110/aPlusB_reg is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_110/all_10 is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_110/all_10 is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_110/aPlusB0 is absorbed into DSP karatsubaForXilinx_110/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_106/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/yLow_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/bd_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_106/bd0 is absorbed into DSP karatsubaForXilinx_106/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_106/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_108/yHigh_reg is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_105/aPlusB_reg is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_106/all_1_reg is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_107/aPlusB_reg is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_106/all_10 is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_106/all_10 is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_107/aPlusB0 is absorbed into DSP karatsubaForXilinx_106/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_105/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_106/yLow_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/bd_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/yLow_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_106/bd_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_105/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_105/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_105/bd0 is absorbed into DSP karatsubaForXilinx_105/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_105/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_106/yLow_reg is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_106/yHigh_reg is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_105/aPlusB_reg is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_105/all_1_reg is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_105/aPlusB_reg is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_105/all_10 is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_105/all_10 is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_105/aPlusB0 is absorbed into DSP karatsubaForXilinx_105/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_107/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_108/bd_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_107/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_107/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_107/bd0 is absorbed into DSP karatsubaForXilinx_107/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_107/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_108/yLow_reg is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_108/yHigh_reg is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_107/aPlusB_reg is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_107/all_1_reg is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_107/aPlusB_reg is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_107/all_10 is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_107/all_10 is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_107/aPlusB0 is absorbed into DSP karatsubaForXilinx_107/all_1_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_161/bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register karatsubaForXilinx_161/yLow_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/bd_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/yLow_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/bd_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/bd_delay_2_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: register karatsubaForXilinx_161/bd_delay_1_reg is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: operator karatsubaForXilinx_161/bd0 is absorbed into DSP karatsubaForXilinx_161/bd_delay_2_reg.<br/>DSP Report: Generating DSP karatsubaForXilinx_161/all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register karatsubaForXilinx_161/yLow_reg is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/aPlusB_reg is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/xHigh_reg is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/all_1_reg is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: register karatsubaForXilinx_161/aPlusB_reg is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_161/all_10 is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_161/all_10 is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>DSP Report: operator karatsubaForXilinx_161/aPlusB0 is absorbed into DSP karatsubaForXilinx_161/all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[0]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[0]' (FD) to 'karatsubaForXilinx_135/yLow_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[1]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[1]' (FD) to 'karatsubaForXilinx_135/yLow_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[2]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[2]' (FD) to 'karatsubaForXilinx_135/yLow_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[3]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[3]' (FD) to 'karatsubaForXilinx_135/yLow_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[4]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[4]' (FD) to 'karatsubaForXilinx_135/yLow_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[5]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[5]' (FD) to 'karatsubaForXilinx_135/yLow_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[6]' (FD) to 'karatsubaForXilinx_135/yLow_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[7]' (FD) to 'karatsubaForXilinx_135/yLow_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[8]' (FD) to 'karatsubaForXilinx_135/yLow_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[9]' (FD) to 'karatsubaForXilinx_135/yLow_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[10]' (FD) to 'karatsubaForXilinx_135/yLow_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[11]' (FD) to 'karatsubaForXilinx_135/yLow_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[12]' (FD) to 'karatsubaForXilinx_135/yLow_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[13]' (FD) to 'karatsubaForXilinx_135/yLow_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[14]' (FD) to 'karatsubaForXilinx_135/yLow_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_135/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[15]' (FD) to 'karatsubaForXilinx_135/yLow_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/xLow_reg[16]' (FD) to 'karatsubaForXilinx_135/yLow_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[8]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[9]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[10]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[11]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[12]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[13]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[14]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[15]' (FD) to 'karatsubaForXilinx_136/xHigh_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/xHigh_reg[16]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[16]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[8]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[9]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[10]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[11]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[12]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[13]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_135/yHigh_reg[14]' (FD) to 'karatsubaForXilinx_135/yHigh_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_135/\yHigh_reg[15] )<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[16]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[8]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[9]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[10]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[11]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[12]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[13]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_136/yHigh_reg[14]' (FD) to 'karatsubaForXilinx_136/yHigh_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (karatsubaForXilinx_136/\yHigh_reg[15] )<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xLow_reg[16:0]' into 'xLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7204]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-4471] merging register 'aPlusB_reg[17:0]' into 'aPlusB_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7207]<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-4471] merging register 'yLow_reg[16:0]' into 'yLow_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7206]<br/>INFO: [Synth 8-4471] merging register 'yHigh_reg[16:0]' into 'yHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7205]<br/>INFO: [Synth 8-4471] merging register 'cPlusD_reg[17:0]' into 'cPlusD_reg[17:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7208]<br/>INFO: [Synth 8-4471] merging register 'xHigh_reg[16:0]' into 'xHigh_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_149/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_147/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_148/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_122/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_121/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_112/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_86/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_84/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_85/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_93/xHigh_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_94/xHigh_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_94/xHigh_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_94/xHigh_reg[10] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[0]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[0]' (FD) to 'karatsubaForXilinx_114/yLow_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[1]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[1]' (FD) to 'karatsubaForXilinx_114/yLow_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[2]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[2]' (FD) to 'karatsubaForXilinx_114/yLow_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[3]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[3]' (FD) to 'karatsubaForXilinx_114/yLow_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[4]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[4]' (FD) to 'karatsubaForXilinx_114/yLow_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[5]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[5]' (FD) to 'karatsubaForXilinx_114/yLow_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_114/yHigh_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[6]' (FD) to 'karatsubaForXilinx_114/yLow_reg[6]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\karatsubaForXilinx_96/xHigh_reg[7] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[7]' (FD) to 'karatsubaForXilinx_114/yLow_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[8]' (FD) to 'karatsubaForXilinx_114/yLow_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[9]' (FD) to 'karatsubaForXilinx_114/yLow_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[10]' (FD) to 'karatsubaForXilinx_114/yLow_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[11]' (FD) to 'karatsubaForXilinx_114/yLow_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[12]' (FD) to 'karatsubaForXilinx_114/yLow_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[13]' (FD) to 'karatsubaForXilinx_114/yLow_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[14]' (FD) to 'karatsubaForXilinx_114/yLow_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[15]' (FD) to 'karatsubaForXilinx_114/yLow_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_96/xLow_reg[16]' (FD) to 'karatsubaForXilinx_114/yLow_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[0]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[0]' (FD) to 'karatsubaForXilinx_158/yLow_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[1]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[1]' (FD) to 'karatsubaForXilinx_158/yLow_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[2]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[2]' (FD) to 'karatsubaForXilinx_158/yLow_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[3]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[3]' (FD) to 'karatsubaForXilinx_158/yLow_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[4]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[4]' (FD) to 'karatsubaForXilinx_158/yLow_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[5]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[5]' (FD) to 'karatsubaForXilinx_158/yLow_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[6]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xLow_reg[6]' (FD) to 'karatsubaForXilinx_158/yLow_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'karatsubaForXilinx_113/xHigh_reg[7]' (FD) to 'karatsubaForXilinx_158/yHigh_reg[7]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>DSP Report: Generating DSP bd_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register yLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_2_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: register bd_delay_1_reg is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: operator bd0 is absorbed into DSP bd_delay_2_reg.<br/>DSP Report: Generating DSP ac_delay_1_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register yHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_delay_1_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: register ac_reg is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: operator ac0 is absorbed into DSP ac_delay_1_reg.<br/>DSP Report: Generating DSP all_1_reg, operation Mode is: (C+(D'+A2)*B2)'.<br/>DSP Report: register cPlusD_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xLow_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register xHigh_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register all_1_reg is absorbed into DSP all_1_reg.<br/>DSP Report: register aPlusB_reg is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator all_10 is absorbed into DSP all_1_reg.<br/>DSP Report: operator aPlusB0 is absorbed into DSP all_1_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:25 . Memory (MB): peak = 5524.836 ; gain = 717.309 ; free physical = 18335 ; free virtual = 29006<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|temp               | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|temp               | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|temp               | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 5      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|temp               | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 5      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 6      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 4      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 4      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 5      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 3      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|temp               | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 9      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 4      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 8      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 4      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 3      | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>|KaratsubaForXilinx | (A''*B'')'      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (A2*B2)'        | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|KaratsubaForXilinx | (C+(D'+A2)*B2)' | 17     | 17     | 35     | 17     | 36     | 1    | 1    | 0    | 1    | 1     | 0    | 1    | <br/>+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:39 . Memory (MB): peak = 5892.781 ; gain = 1085.254 ; free physical = 14399 ; free virtual = 25204<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:13:50 ; elapsed = 00:14:01 . Memory (MB): peak = 7497.258 ; gain = 2689.730 ; free physical = 17748 ; free virtual = 28971<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/ltr/IdeaProjects/Chainsaw2/temp/temp.v:7203]<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:15:29 ; elapsed = 00:15:41 . Memory (MB): peak = 7509.184 ; gain = 2701.656 ; free physical = 16567 ; free virtual = 27699<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:15:45 ; elapsed = 00:15:58 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16562 ; free virtual = 27788<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:15:50 ; elapsed = 00:16:02 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16571 ; free virtual = 27797<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:17 ; elapsed = 00:16:30 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16486 ; free virtual = 27712<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:16:18 ; elapsed = 00:16:31 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16486 ; free virtual = 27712<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:16:19 ; elapsed = 00:16:32 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16483 ; free virtual = 27709<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:16:20 ; elapsed = 00:16:33 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16482 ; free virtual = 27708<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[753] | 7      | 377   | NO           | NO                 | YES               | 377    | 0       | <br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[376] | 5      | 375   | NO           | NO                 | YES               | 375    | 0       | <br/>|temp        | fullMult_dataOut_payload_fragment_0_delay_6_reg[143] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | <br/>|temp        | dataIn_valid_delay_14_reg                            | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | <br/>|temp        | dataIn_payload_last_delay_14_reg                     | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          | 15984|<br/>|2     |DSP_ALU         |   218|<br/>|4     |DSP_A_B_DATA    |   218|<br/>|6     |DSP_C_DATA      |   218|<br/>|8     |DSP_MULTIPLIER  |   218|<br/>|10    |DSP_M_DATA      |   218|<br/>|12    |DSP_OUTPUT      |   218|<br/>|13    |DSP_PREADD      |   218|<br/>|14    |DSP_PREADD_DATA |   218|<br/>|16    |LUT1            |  1924|<br/>|17    |LUT2            | 63647|<br/>|18    |LUT3            | 24444|<br/>|19    |LUT4            | 23830|<br/>|20    |LUT5            |  6938|<br/>|21    |LUT6            | 39015|<br/>|22    |SRL16E          |   756|<br/>|23    |FDCE            |    15|<br/>|24    |FDRE            | 31823|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:16:21 ; elapsed = 00:16:33 . Memory (MB): peak = 7560.223 ; gain = 2752.695 ; free physical = 16482 ; free virtual = 27707<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:16:11 ; elapsed = 00:16:29 . Memory (MB): peak = 7564.133 ; gain = 2391.730 ; free physical = 26105 ; free virtual = 37331<br/>Synthesis Optimization Complete : Time (s): cpu = 00:16:24 ; elapsed = 00:16:38 . Memory (MB): peak = 7564.133 ; gain = 2756.605 ; free physical = 26122 ; free virtual = 37332<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7564.133 ; gain = 0.000 ; free physical = 25900 ; free virtual = 37109<br/>INFO: [Netlist 29-17] Analyzing 16202 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/temp/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7608.246 ; gain = 0.000 ; free physical = 25735 ; free virtual = 36945<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 218 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 218 instances<br/>Synth Design complete, checksum: 7a23ed0e<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>389 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:17:07 ; elapsed = 00:17:20 . Memory (MB): peak = 7608.246 ; gain = 2985.727 ; free physical = 26129 ; free virtual = 37339<br/># write_checkpoint -force temp_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/temp/temp_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 7712.297 ; gain = 104.051 ; free physical = 25773 ; free virtual = 36980<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Sun Jun 26 00:17:08 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : temp<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 128138 |     0 |          0 |   1182240 | 10.84 |<br/>|   LUT as Logic             | 127382 |     0 |          0 |   1182240 | 10.77 |<br/>|   LUT as Memory            |    756 |     0 |          0 |    591840 |  0.13 |<br/>|     LUT as Distributed RAM |      0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |    756 |     0 |            |           |       |<br/>| CLB Registers              |  31838 |     0 |          0 |   2364480 |  1.35 |<br/>|   Register as Flip Flop    |  31838 |     0 |          0 |   2364480 |  1.35 |<br/>|   Register as Latch        |      0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  15984 |     0 |          0 |    147780 | 10.82 |<br/>| F7 Muxes                   |      0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |      0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |      0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+--------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 15    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 31823 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  218 |     0 |          0 |      6840 |  3.19 |<br/>|   DSP48E2 only |  218 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| LUT2     | 63647 |                 CLB |<br/>| LUT6     | 39015 |                 CLB |<br/>| FDRE     | 31823 |            Register |<br/>| LUT3     | 24444 |                 CLB |<br/>| LUT4     | 23830 |                 CLB |<br/>| CARRY8   | 15984 |                 CLB |<br/>| LUT5     |  6938 |                 CLB |<br/>| LUT1     |  1924 |                 CLB |<br/>| SRL16E   |   756 |                 CLB |<br/>| DSP48E2  |   218 |          Arithmetic |<br/>| FDCE     |    15 |            Register |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Sun Jun 26 00:17:51 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : temp<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -5.201ns  (required time - arrival time)<br/>  Source:                 constantMult/_zz_dataOut_payload_fragment_0_101_reg[1]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})<br/>  Destination:            constantMult/_zz_dataOut_payload_fragment_0_374_reg[603]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)<br/>  Data Path Delay:        10.191ns  (logic 5.099ns (50.034%)  route 5.092ns (49.966%))<br/>  Logic Levels:           63  (CARRY8=45 LUT2=7 LUT3=8 LUT4=1 LUT6=2)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=33901, unset)        0.000     0.000    constantMult/clk<br/>                         FDRE                                         r  constantMult/_zz_dataOut_payload_fragment_0_101_reg[1]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  constantMult/_zz_dataOut_payload_fragment_0_101_reg[1]/Q<br/>                         net (fo=3, unplaced)         0.155     0.233    constantMult/_zz_dataOut_payload_fragment_0_101[1]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.270 r  constantMult/_zz_dataOut_payload_fragment_0_128__206_i_134/O<br/>                         net (fo=1, unplaced)         0.023     0.293    constantMult/_zz_dataOut_payload_fragment_0_128__206_i_134_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.490 r  constantMult/_zz_dataOut_payload_fragment_0_128__206_i_119/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.495    constantMult/_zz_dataOut_payload_fragment_0_128__206_i_119_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     0.581 r  constantMult/_zz_dataOut_payload_fragment_0_128__207_i_101/O[4]<br/>                         net (fo=2, unplaced)         0.204     0.785    constantMult/p_0_in1_out__5[12]<br/>                         LUT2 (Prop_LUT2_I0_O)        0.037     0.822 r  constantMult/_zz_dataOut_payload_fragment_0_128__207_i_105/O<br/>                         net (fo=1, unplaced)         0.021     0.843    constantMult/_zz_dataOut_payload_fragment_0_128__207_i_105_n_0<br/>                         CARRY8 (Prop_CARRY8_S[4]_CO[7])<br/>                                                      0.163     1.006 r  constantMult/_zz_dataOut_payload_fragment_0_128__207_i_84/CO[7]<br/>                         net (fo=1, unplaced)         0.005     1.011    constantMult/_zz_dataOut_payload_fragment_0_128__207_i_84_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     1.097 r  constantMult/_zz_dataOut_payload_fragment_0_128__208_i_77/O[4]<br/>                         net (fo=2, unplaced)         0.204     1.301    constantMult/_zz_dataOut_payload_fragment_0_128__208_i_77_n_11<br/>                         LUT2 (Prop_LUT2_I0_O)        0.037     1.338 r  constantMult/_zz_dataOut_payload_fragment_0_128__208_i_80/O<br/>                         net (fo=1, unplaced)         0.029     1.367    constantMult/_zz_dataOut_payload_fragment_0_128__208_i_80_n_0<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     1.533 r  constantMult/_zz_dataOut_payload_fragment_0_128__208_i_67/CO[7]<br/>                         net (fo=1, unplaced)         0.005     1.538    constantMult/_zz_dataOut_payload_fragment_0_128__208_i_67_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     1.624 r  constantMult/_zz_dataOut_payload_fragment_0_128__214_i_79/O[4]<br/>                         net (fo=1, unplaced)         0.204     1.828    constantMult/_zz__zz_dataOut_payload_fragment_0_106_1[52]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     1.865 r  constantMult/_zz_dataOut_payload_fragment_0_128__215_i_94/O<br/>                         net (fo=1, unplaced)         0.032     1.897    constantMult/_zz_dataOut_payload_fragment_0_128__215_i_94_n_0<br/>                         CARRY8 (Prop_CARRY8_S[3]_CO[7])<br/>                                                      0.170     2.067 r  constantMult/_zz_dataOut_payload_fragment_0_128__215_i_79/CO[7]<br/>                         net (fo=1, unplaced)         0.005     2.072    constantMult/_zz_dataOut_payload_fragment_0_128__215_i_79_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     2.158 r  constantMult/_zz_dataOut_payload_fragment_0_128__216_i_79/O[4]<br/>                         net (fo=3, unplaced)         0.210     2.368    _zz__zz_dataOut_payload_fragment_0_128_29[61]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     2.405 r  _zz_dataOut_payload_fragment_0_128__210_i_168/O<br/>                         net (fo=1, unplaced)         0.029     2.434    constantMult/_zz_dataOut_payload_fragment_0_128__210_i_163[5]<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     2.600 r  constantMult/_zz_dataOut_payload_fragment_0_128__210_i_155/CO[7]<br/>                         net (fo=1, unplaced)         0.005     2.605    constantMult/_zz_dataOut_payload_fragment_0_128__210_i_155_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[4])<br/>                                                      0.086     2.691 r  constantMult/_zz_dataOut_payload_fragment_0_128__210_i_174/O[4]<br/>                         net (fo=2, unplaced)         0.204     2.895    constantMult_n_6627<br/>                         LUT2 (Prop_LUT2_I0_O)        0.037     2.932 r  _zz_dataOut_payload_fragment_0_128__210_i_178/O<br/>                         net (fo=1, unplaced)         0.021     2.953    constantMult/_zz_dataOut_payload_fragment_0_128__210_i_154_0[4]<br/>                         CARRY8 (Prop_CARRY8_S[4]_CO[7])<br/>                                                      0.163     3.116 r  constantMult/_zz_dataOut_payload_fragment_0_128__210_i_164/CO[7]<br/>                         net (fo=1, unplaced)         0.005     3.121    constantMult/_zz_dataOut_payload_fragment_0_128__210_i_164_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     3.237 r  constantMult/_zz_dataOut_payload_fragment_0_128__211_i_96/O[5]<br/>                         net (fo=1, unplaced)         0.176     3.413    constantMult/_zz_dataOut_payload_fragment_0_128__211_i_96_n_10<br/>                         CARRY8 (Prop_CARRY8_S[6]_CO[7])<br/>                                                      0.124     3.537 r  constantMult/_zz_dataOut_payload_fragment_0_128__211_i_95/CO[7]<br/>                         net (fo=1, unplaced)         0.005     3.542    constantMult/_zz_dataOut_payload_fragment_0_128__211_i_95_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[2])<br/>                                                      0.067     3.609 r  constantMult/_zz_dataOut_payload_fragment_0_128__212_i_95/O[2]<br/>                         net (fo=2, unplaced)         0.201     3.810    _zz__zz_dataOut_payload_fragment_0_128_9[129]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.038     3.848 r  _zz_dataOut_payload_fragment_0_128__213_i_86/O<br/>                         net (fo=1, unplaced)         0.020     3.868    constantMult/_zz_dataOut_payload_fragment_0_128__213_i_60_0[0]<br/>                         CARRY8 (Prop_CARRY8_S[0]_CO[7])<br/>                                                      0.199     4.067 r  constantMult/_zz_dataOut_payload_fragment_0_128__213_i_77/CO[7]<br/>                         net (fo=1, unplaced)         0.005     4.072    constantMult/_zz_dataOut_payload_fragment_0_128__213_i_77_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     4.188 r  constantMult/_zz_dataOut_payload_fragment_0_128__214_i_77/O[5]<br/>                         net (fo=4, unplaced)         0.184     4.372    constantMult_n_6912<br/>                         LUT3 (Prop_LUT3_I0_O)        0.105     4.477 r  _zz_dataOut_payload_fragment_0_128__214_i_63/O<br/>                         net (fo=1, unplaced)         0.238     4.715    _zz_dataOut_payload_fragment_0_128__214_i_63_n_0<br/>                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])<br/>                                                      0.097     4.812 r  _zz_dataOut_payload_fragment_0_128__214_i_44/CO[7]<br/>                         net (fo=1, unplaced)         0.005     4.817    _zz_dataOut_payload_fragment_0_128__214_i_44_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[1])<br/>                                                      0.076     4.893 r  _zz_dataOut_payload_fragment_0_128__215_i_44/O[1]<br/>                         net (fo=4, unplaced)         0.167     5.060    _zz_dataOut_payload_fragment_0_128__215_i_44_n_14<br/>                         LUT3 (Prop_LUT3_I2_O)        0.070     5.130 r  _zz_dataOut_payload_fragment_0_128__216_i_34/O<br/>                         net (fo=1, unplaced)         0.260     5.390    _zz_dataOut_payload_fragment_0_128__216_i_34_n_0<br/>                         CARRY8 (Prop_CARRY8_DI[0]_O[4])<br/>                                                      0.178     5.568 r  _zz_dataOut_payload_fragment_0_128__216_i_10/O[4]<br/>                         net (fo=2, unplaced)         0.204     5.772    constantMult/_zz_dataOut_payload_fragment_0_128__217_1[4]<br/>                         LUT3 (Prop_LUT3_I2_O)        0.037     5.809 r  constantMult/_zz_dataOut_payload_fragment_0_128__236_i_5/O<br/>                         net (fo=1, unplaced)         0.032     5.841    constantMult/_zz_dataOut_payload_fragment_0_128__236_i_5_n_0<br/>                         CARRY8 (Prop_CARRY8_S[3]_CO[7])<br/>                                                      0.170     6.011 r  constantMult/_zz_dataOut_payload_fragment_0_128__236/CO[7]<br/>                         net (fo=1, unplaced)         0.005     6.016    constantMult/_zz_dataOut_payload_fragment_0_128__236_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[0])<br/>                                                      0.056     6.072 r  constantMult/_zz_dataOut_payload_fragment_0_128__237/O[0]<br/>                         net (fo=1, unplaced)         0.197     6.269    constantMult/_zz_dataOut_payload_fragment_0_128__237_n_15<br/>                         LUT4 (Prop_LUT4_I3_O)        0.037     6.306 r  constantMult/_zz_dataOut_payload_fragment_0_128__250_i_3/O<br/>                         net (fo=1, unplaced)         0.029     6.335    constantMult/_zz_dataOut_payload_fragment_0_128__250_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_S[5]_CO[7])<br/>                                                      0.166     6.501 r  constantMult/_zz_dataOut_payload_fragment_0_128__250/CO[7]<br/>                         net (fo=626, unplaced)       0.387     6.888    constantMult/_zz_dataOut_payload_fragment_0_128__250_n_0<br/>                         LUT6 (Prop_LUT6_I4_O)        0.152     7.040 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__695_i_2/O<br/>                         net (fo=1, unplaced)         0.022     7.062    constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__695_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_S[7]_CO[7])<br/>                                                      0.124     7.186 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__695/CO[7]<br/>                         net (fo=1, unplaced)         0.005     7.191    constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__695_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[0])<br/>                                                      0.052     7.243 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__696/CO[0]<br/>                         net (fo=4, unplaced)         0.210     7.453    constantMult/_zz__zz_dataOut_payload_fragment_0_374_6__696_n_7<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     7.491 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__431_i_17/O<br/>                         net (fo=96, unplaced)        0.282     7.773    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__431_i_17_n_0<br/>                         LUT3 (Prop_LUT3_I1_O)        0.038     7.811 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__431_i_8/O<br/>                         net (fo=2, unplaced)         0.244     8.055    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__431_i_8_n_0<br/>                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])<br/>                                                      0.140     8.195 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__448/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.200    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__448_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.222 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__449/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.227    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__449_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.249 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__450/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.254    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__450_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.276 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__451/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.281    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__451_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.303 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__452/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.308    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__452_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.330 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__453/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.335    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__453_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.357 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__454/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.362    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__454_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.384 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__455/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.389    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__455_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.411 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__456/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.416    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__456_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.438 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__457/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.443    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__457_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.465 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__458/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.470    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__458_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.492 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__459/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.497    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__459_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.519 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__460/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.524    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__460_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     8.546 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__461/CO[7]<br/>                         net (fo=1, unplaced)         0.005     8.551    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__461_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     8.667 r  constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__462/O[5]<br/>                         net (fo=3, unplaced)         0.177     8.844    constantMult/_zz__zz_dataOut_payload_fragment_0_374_5__462_n_10<br/>                         LUT3 (Prop_LUT3_I0_O)        0.051     8.895 r  constantMult/_zz_dataOut_payload_fragment_0_3740__455_i_5/O<br/>                         net (fo=1, unplaced)         0.032     8.927    constantMult/_zz_dataOut_payload_fragment_0_3740__455_i_5_n_0<br/>                         CARRY8 (Prop_CARRY8_S[3]_CO[7])<br/>                                                      0.170     9.097 r  constantMult/_zz_dataOut_payload_fragment_0_3740__455/CO[7]<br/>                         net (fo=1, unplaced)         0.005     9.102    constantMult/_zz_dataOut_payload_fragment_0_3740__455_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_O[5])<br/>                                                      0.116     9.218 r  constantMult/_zz_dataOut_payload_fragment_0_3740__456/O[5]<br/>                         net (fo=2, unplaced)         0.171     9.389    constantMult/_zz_dataOut_payload_fragment_0_3740__456_n_10<br/>                         LUT6 (Prop_LUT6_I5_O)        0.053     9.442 r  constantMult/_zz_dataOut_payload_fragment_0_3740__501_i_3/O<br/>                         net (fo=1, unplaced)         0.020     9.462    constantMult/_zz_dataOut_payload_fragment_0_3740__501_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_S[0]_CO[7])<br/>                                                      0.199     9.661 r  constantMult/_zz_dataOut_payload_fragment_0_3740__501/CO[7]<br/>                         net (fo=1, unplaced)         0.005     9.666    constantMult/_zz_dataOut_payload_fragment_0_3740__501_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     9.688 r  constantMult/_zz_dataOut_payload_fragment_0_3740__502/CO[7]<br/>                         net (fo=1, unplaced)         0.005     9.693    constantMult/_zz_dataOut_payload_fragment_0_3740__502_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     9.715 r  constantMult/_zz_dataOut_payload_fragment_0_3740__503/CO[7]<br/>                         net (fo=1, unplaced)         0.005     9.720    constantMult/_zz_dataOut_payload_fragment_0_3740__503_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     9.742 r  constantMult/_zz_dataOut_payload_fragment_0_3740__504/CO[7]<br/>                         net (fo=1, unplaced)         0.018     9.760    constantMult/_zz_dataOut_payload_fragment_0_3740__504_n_0<br/>                         LUT3 (Prop_LUT3_I0_O)        0.053     9.813 r  constantMult/_zz_dataOut_payload_fragment_0_374[753]_i_2/O<br/>                         net (fo=151, unplaced)       0.292    10.105    constantMult/_zz_dataOut_payload_fragment_0_374[753]_i_2_n_0<br/>                         LUT3 (Prop_LUT3_I1_O)        0.038    10.143 r  constantMult/_zz_dataOut_payload_fragment_0_374[603]_i_1/O<br/>                         net (fo=1, unplaced)         0.048    10.191    constantMult/_zz_dataOut_payload_fragment_0_374[603]_i_1_n_0<br/>                         FDRE                                         r  constantMult/_zz_dataOut_payload_fragment_0_374_reg[603]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        5.000     5.000 r  <br/>                                                      0.000     5.000 r  clk (IN)<br/>                         net (fo=33901, unset)        0.000     5.000    constantMult/clk<br/>                         FDRE                                         r  constantMult/_zz_dataOut_payload_fragment_0_374_reg[603]/C<br/>                         clock pessimism              0.000     5.000    <br/>                         clock uncertainty           -0.035     4.965    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     4.990    constantMult/_zz_dataOut_payload_fragment_0_374_reg[603]<br/>  -------------------------------------------------------------------<br/>                         required time                          4.990    <br/>                         arrival time                         -10.191    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -5.201    <br/>report_timing: Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 8211.812 ; gain = 499.516 ; free physical = 25244 ; free virtual = 36450<br/>INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 00:17:52 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stderr">[ScalaTest-run-running-ModularMultTest] INFO Chainsaw logger - <br/>LUT: 128138<br/>FF: 31838<br/>DSP: 218<br/>BRAM: 0<br/>CARRY8: 15984<br/>[ScalaTest-run-running-ModularMultTest] INFO Chainsaw logger - <br/>fmax = 1.0 / (5.0E-9 s - -5.201E-9 s) = 98.0296049406921 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                </ul>
                            </li>
                        </ul>
                    </li>
                </ul>
            </div>
        </div>
        <div id="footer">
            <p>Generated by IntelliJ IDEA on 2022/6/26 上午12:18</p>
        </div>
    </body>
</html>
