Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 31 10:55:26 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_func_control_sets_placed.rpt
| Design       : Top_func
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              60 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/QUEUED_i_1_n_0      | I2CMASTER_module/state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/DATA_VALID_i_1_n_0  | I2CMASTER_module/state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/NACK_i_1_n_0        | I2CMASTER_module/state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/STOP_i_1_n_0        | I2CMASTER_module/state[4]_i_3_n_0 |                1 |              1 |         1.00 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/WR_i_1_n_0           | I2CSLAVE_module/sda_q_i_1_n_0     |                1 |              1 |         1.00 |
|  MCLK_M_IBUF_BUFG |                                      |                                   |                1 |              2 |         2.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/STATUS[2]_i_1_n_0   | I2CMASTER_module/state[4]_i_3_n_0 |                1 |              3 |         3.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/counter             | I2CMASTER_module/state[4]_i_3_n_0 |                2 |              4 |         2.00 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/next_state0          |                                   |                1 |              4 |         4.00 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/state[3]_i_1__0_n_0  | I2CSLAVE_module/sda_q_i_1_n_0     |                2 |              4 |         2.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/state[4]_i_1_n_0    | I2CMASTER_module/state[4]_i_3_n_0 |                3 |              5 |         1.67 |
|  MCLK_S_IBUF_BUFG |                                      |                                   |                3 |              5 |         1.67 |
|  MCLK_M_IBUF_BUFG |                                      | I2CMASTER_module/state[4]_i_3_n_0 |                2 |              6 |         3.00 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/p_1_in[7]           | I2CMASTER_module/state[4]_i_3_n_0 |                2 |              7 |         3.50 |
|  MCLK_M_IBUF_BUFG | I2CMASTER_module/DOUT[7]_i_1_n_0     | I2CMASTER_module/state[4]_i_3_n_0 |                3 |              8 |         2.67 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/address_i[7]_i_1_n_0 | I2CSLAVE_module/sda_q_i_1_n_0     |                3 |              8 |         2.67 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/DATA_OUT[7]_i_1_n_0  | I2CSLAVE_module/sda_q_i_1_n_0     |                3 |              8 |         2.67 |
|  MCLK_S_IBUF_BUFG | I2CSLAVE_module/shiftreg_0           | I2CSLAVE_module/sda_q_i_1_n_0     |                4 |              8 |         2.00 |
|  MCLK_S_IBUF_BUFG |                                      | I2CSLAVE_module/sda_q_i_1_n_0     |                5 |             11 |         2.20 |
+-------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


