// Seed: 2370431128
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2
    , id_6,
    output wire id_3,
    input uwire id_4
);
  supply0 id_7 = id_4;
  wire id_8;
  assign id_8 = id_8;
  wire id_9;
  wire id_10;
  assign id_6 = 1'b0;
  assign id_2 = 1'h0;
  wire id_11;
  wire id_12;
  always @(posedge id_9) id_6 = id_0;
  always_latch disable id_13;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13
);
  tri1 id_15 = id_8;
  module_0(
      id_8, id_11, id_15, id_5, id_4
  );
endmodule
