var searchData=
[
  ['l',['L',['../structarm__fir__interpolate__instance__q15.html#a5431bdc079e72a973b51d359f7f13603',1,'arm_fir_interpolate_instance_q15::L()'],['../structarm__fir__interpolate__instance__q31.html#a5cdf0a631cb74e0e9588c388abe5235c',1,'arm_fir_interpolate_instance_q31::L()'],['../structarm__fir__interpolate__instance__f32.html#ae6f94dcc0ccd8aa4bc699b20985d9df5',1,'arm_fir_interpolate_instance_f32::L()'],['../struct_c_r_c___type.html#a8d1fb0a1ceb6d35330eb4c0278d07af6',1,'CRC_Type::L()']]],
  ['lar',['LAR',['../struct_i_t_m___type.html#ab7a4becb45c8787fcbc179090e5a3fb5',1,'ITM_Type']]],
  ['lckcr',['LCKCR',['../struct_quad_s_p_i___type.html#a1b9b68baf1f1baac5a70fe426aa3ac38',1,'QuadSPI_Type']]],
  ['linear_20interpolation',['Linear Interpolation',['../group___linear_interpolate.html',1,'']]],
  ['ll',['LL',['../struct_c_r_c___type.html#aafb2b683c44e8fd1055622e0f8867f68',1,'CRC_Type']]],
  ['lmdr',['LMDR',['../struct_m_c_m___type.html#ab3d39c8aa5986ca726c76180df82883e',1,'MCM_Type']]],
  ['lmdr2',['LMDR2',['../struct_m_c_m___type.html#ac0e86a77712566da70f687014cb9d600',1,'MCM_Type']]],
  ['lmem',['LMEM',['../group___l_m_e_m___peripheral___access___layer.html#gac267c48c85a2abdfef2df74cf09dbf02',1,'S32K148.h']]],
  ['lmem_5fbase',['LMEM_BASE',['../group___l_m_e_m___peripheral___access___layer.html#ga02925350368b2cbce92627fedbb5f54a',1,'S32K148.h']]],
  ['lmem_5fbase_5faddrs',['LMEM_BASE_ADDRS',['../group___l_m_e_m___peripheral___access___layer.html#ga645a7ada901b0b60c6db5e35bf279474',1,'S32K148.h']]],
  ['lmem_5fbase_5fptrs',['LMEM_BASE_PTRS',['../group___l_m_e_m___peripheral___access___layer.html#ga3b8cec218a8a57a762a94905faf149b4',1,'S32K148.h']]],
  ['lmem_5finstance_5fcount',['LMEM_INSTANCE_COUNT',['../group___l_m_e_m___peripheral___access___layer.html#ga5754cccbb7b708271aa3c1f2a17bd073',1,'S32K148.h']]],
  ['lmem_20peripheral_20access_20layer',['LMEM Peripheral Access Layer',['../group___l_m_e_m___peripheral___access___layer.html',1,'']]],
  ['lmem_20register_20masks',['LMEM Register Masks',['../group___l_m_e_m___register___masks.html',1,'']]],
  ['lmem_5ftype',['LMEM_Type',['../struct_l_m_e_m___type.html',1,'']]],
  ['lmfar',['LMFAR',['../struct_m_c_m___type.html#a64dfffa3c253798ad823729f5e23b6b5',1,'MCM_Type']]],
  ['lmfatr',['LMFATR',['../struct_m_c_m___type.html#a5ec519abfcc1a388c85e063902080b09',1,'MCM_Type']]],
  ['lmfdhr',['LMFDHR',['../struct_m_c_m___type.html#af20a182c51067ea880d8bb59a6566738',1,'MCM_Type']]],
  ['lmfdlr',['LMFDLR',['../struct_m_c_m___type.html#a3cb8505317334c942395a28f4859e359',1,'MCM_Type']]],
  ['lmpecr',['LMPECR',['../struct_m_c_m___type.html#aeb405287d5ed8e3507a0e8d1c1289650',1,'MCM_Type']]],
  ['lmpeir',['LMPEIR',['../struct_m_c_m___type.html#a30f25b0114c08863a4e435cb93dd70ed',1,'MCM_Type']]],
  ['load',['LOAD',['../struct_sys_tick___type.html#ae74f109b648864baa6b016633fee6776',1,'SysTick_Type']]],
  ['lpi2c0',['LPI2C0',['../group___l_p_i2_c___peripheral___access___layer.html#ga7701382ade504d7eddda8c1231279cec',1,'S32K148.h']]],
  ['lpi2c0_5fbase',['LPI2C0_BASE',['../group___l_p_i2_c___peripheral___access___layer.html#gabdd14194513906fe41137b0797d109ba',1,'S32K148.h']]],
  ['lpi2c0_5fclk',['LPI2C0_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a3b6cfd33afd1703942b10653b290b332',1,'S32K148_features.h']]],
  ['lpi2c0_5fmaster_5firqn',['LPI2C0_Master_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d',1,'S32K148.h']]],
  ['lpi2c0_5fslave_5firqn',['LPI2C0_Slave_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf',1,'S32K148.h']]],
  ['lpi2c1',['LPI2C1',['../group___l_p_i2_c___peripheral___access___layer.html#gae9ef15442986812d986ae9cc6b4cdf88',1,'S32K148.h']]],
  ['lpi2c1_5fbase',['LPI2C1_BASE',['../group___l_p_i2_c___peripheral___access___layer.html#gaa59fe0e839ae800bc9ce95903b184fb0',1,'S32K148.h']]],
  ['lpi2c1_5fclk',['LPI2C1_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a89a21fce46bd30d56f56bda87a2988fd',1,'S32K148_features.h']]],
  ['lpi2c1_5fmaster_5firqn',['LPI2C1_Master_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094',1,'S32K148.h']]],
  ['lpi2c1_5fslave_5firqn',['LPI2C1_Slave_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c',1,'S32K148.h']]],
  ['lpi2c_5fbase_5faddrs',['LPI2C_BASE_ADDRS',['../group___l_p_i2_c___peripheral___access___layer.html#ga5e9ac84e0af904cbab68bcc02674da6f',1,'S32K148.h']]],
  ['lpi2c_5fbase_5fptrs',['LPI2C_BASE_PTRS',['../group___l_p_i2_c___peripheral___access___layer.html#ga9389abaa0248cd70e7bd4486a0198f4f',1,'S32K148.h']]],
  ['lpi2c_5finstance_5fcount',['LPI2C_INSTANCE_COUNT',['../group___l_p_i2_c___peripheral___access___layer.html#gabc391c8d75d4160407ee4197c09a52bf',1,'S32K148.h']]],
  ['lpi2c_5firqs_5farr_5fcount',['LPI2C_IRQS_ARR_COUNT',['../group___l_p_i2_c___peripheral___access___layer.html#ga499e1757fe30f5cc3a3d7ffa99068351',1,'S32K148.h']]],
  ['lpi2c_5fmaster_5firqs',['LPI2C_MASTER_IRQS',['../group___l_p_i2_c___peripheral___access___layer.html#ga9bb76232a6e6b0adb2d45cb099444d1d',1,'S32K148.h']]],
  ['lpi2c_5fmaster_5firqs_5fch_5fcount',['LPI2C_MASTER_IRQS_CH_COUNT',['../group___l_p_i2_c___peripheral___access___layer.html#gabec6c77b1767ad6ae280879085ac9d52',1,'S32K148.h']]],
  ['lpi2c_20peripheral_20access_20layer',['LPI2C Peripheral Access Layer',['../group___l_p_i2_c___peripheral___access___layer.html',1,'']]],
  ['lpi2c_20register_20masks',['LPI2C Register Masks',['../group___l_p_i2_c___register___masks.html',1,'']]],
  ['lpi2c_5fslave_5firqs_5fch_5fcount',['LPI2C_SLAVE_IRQS_CH_COUNT',['../group___l_p_i2_c___peripheral___access___layer.html#ga90595059fe846995b8157b2a0d465f85',1,'S32K148.h']]],
  ['lpi2c_5ftype',['LPI2C_Type',['../struct_l_p_i2_c___type.html',1,'']]],
  ['lpit0',['LPIT0',['../group___l_p_i_t___peripheral___access___layer.html#ga89424e58df849c7843fd494a74e7cabf',1,'S32K148.h']]],
  ['lpit0_5fbase',['LPIT0_BASE',['../group___l_p_i_t___peripheral___access___layer.html#ga5010d88a5fbd30c1d67a20c99c234902',1,'S32K148.h']]],
  ['lpit0_5fch0_5firqn',['LPIT0_Ch0_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86',1,'S32K148.h']]],
  ['lpit0_5fch1_5firqn',['LPIT0_Ch1_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7',1,'S32K148.h']]],
  ['lpit0_5fch2_5firqn',['LPIT0_Ch2_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c',1,'S32K148.h']]],
  ['lpit0_5fch3_5firqn',['LPIT0_Ch3_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83',1,'S32K148.h']]],
  ['lpit0_5fclk',['LPIT0_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728acdbb5e9763a578bc6714f2b4748b7f70',1,'S32K148_features.h']]],
  ['lpit_5fbase_5faddrs',['LPIT_BASE_ADDRS',['../group___l_p_i_t___peripheral___access___layer.html#ga81bd73758f97691dfcf2c7b286aee471',1,'S32K148.h']]],
  ['lpit_5fbase_5fptrs',['LPIT_BASE_PTRS',['../group___l_p_i_t___peripheral___access___layer.html#ga43bfaf4c159746c32875e1abb26dd83e',1,'S32K148.h']]],
  ['lpit_5finstance_5fcount',['LPIT_INSTANCE_COUNT',['../group___l_p_i_t___peripheral___access___layer.html#gad18c31b2ea8515891fc5c0ca1b8cf0b3',1,'S32K148.h']]],
  ['lpit_5firqs',['LPIT_IRQS',['../group___l_p_i_t___peripheral___access___layer.html#gaf35616c929d8a1363ac8e9d5a9d7e657',1,'S32K148.h']]],
  ['lpit_5firqs_5farr_5fcount',['LPIT_IRQS_ARR_COUNT',['../group___l_p_i_t___peripheral___access___layer.html#gabc86c006747fd93335102f43efb2b4b1',1,'S32K148.h']]],
  ['lpit_5firqs_5fch_5fcount',['LPIT_IRQS_CH_COUNT',['../group___l_p_i_t___peripheral___access___layer.html#gaad25c44636b209b82b189b4fa98977e3',1,'S32K148.h']]],
  ['lpit_20peripheral_20access_20layer',['LPIT Peripheral Access Layer',['../group___l_p_i_t___peripheral___access___layer.html',1,'']]],
  ['lpit_20register_20masks',['LPIT Register Masks',['../group___l_p_i_t___register___masks.html',1,'']]],
  ['lpit_5ftmr_5fcount',['LPIT_TMR_COUNT',['../group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b',1,'S32K148.h']]],
  ['lpit_5ftype',['LPIT_Type',['../struct_l_p_i_t___type.html',1,'']]],
  ['lpoclks',['LPOCLKS',['../struct_s_i_m___type.html#a9b6d6c720a840132d193ee78ab35a03e',1,'SIM_Type']]],
  ['lpotrim',['LPOTRIM',['../struct_p_m_c___type.html#a0d41a6e8d8f3d4d4f3b9ae7921d40467',1,'PMC_Type']]],
  ['lpspi0',['LPSPI0',['../group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538',1,'S32K148.h']]],
  ['lpspi0_5fbase',['LPSPI0_BASE',['../group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4',1,'S32K148.h']]],
  ['lpspi0_5fclk',['LPSPI0_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae8a06a5cd7f3caf364d829fd68e1e261',1,'S32K148_features.h']]],
  ['lpspi0_5firqn',['LPSPI0_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e',1,'S32K148.h']]],
  ['lpspi1',['LPSPI1',['../group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009',1,'S32K148.h']]],
  ['lpspi1_5fbase',['LPSPI1_BASE',['../group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97',1,'S32K148.h']]],
  ['lpspi1_5fclk',['LPSPI1_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a260ddb4087e0afa59743c0165087a856',1,'S32K148_features.h']]],
  ['lpspi1_5firqn',['LPSPI1_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6',1,'S32K148.h']]],
  ['lpspi2',['LPSPI2',['../group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d',1,'S32K148.h']]],
  ['lpspi2_5fbase',['LPSPI2_BASE',['../group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d',1,'S32K148.h']]],
  ['lpspi2_5fclk',['LPSPI2_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728ae9f0cd4d35d63f4b3a92b2f2de2c4942',1,'S32K148_features.h']]],
  ['lpspi2_5firqn',['LPSPI2_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f',1,'S32K148.h']]],
  ['lpspi_5fbase_5faddrs',['LPSPI_BASE_ADDRS',['../group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646',1,'S32K148.h']]],
  ['lpspi_5fbase_5fptrs',['LPSPI_BASE_PTRS',['../group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62',1,'S32K148.h']]],
  ['lpspi_5finstance_5fcount',['LPSPI_INSTANCE_COUNT',['../group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4',1,'S32K148.h']]],
  ['lpspi_5firqs',['LPSPI_IRQS',['../group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e',1,'S32K148.h']]],
  ['lpspi_5firqs_5farr_5fcount',['LPSPI_IRQS_ARR_COUNT',['../group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4',1,'S32K148.h']]],
  ['lpspi_5firqs_5fch_5fcount',['LPSPI_IRQS_CH_COUNT',['../group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045',1,'S32K148.h']]],
  ['lpspi_20peripheral_20access_20layer',['LPSPI Peripheral Access Layer',['../group___l_p_s_p_i___peripheral___access___layer.html',1,'']]],
  ['lpspi_20register_20masks',['LPSPI Register Masks',['../group___l_p_s_p_i___register___masks.html',1,'']]],
  ['lpspi_5ftype',['LPSPI_Type',['../struct_l_p_s_p_i___type.html',1,'']]],
  ['lptmr0',['LPTMR0',['../group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85',1,'S32K148.h']]],
  ['lptmr0_5fbase',['LPTMR0_BASE',['../group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793',1,'S32K148.h']]],
  ['lptmr0_5fclk',['LPTMR0_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a59f41045da7ce544b8134a49790e2ac5',1,'S32K148_features.h']]],
  ['lptmr0_5firqn',['LPTMR0_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e',1,'S32K148.h']]],
  ['lptmr_5fbase_5faddrs',['LPTMR_BASE_ADDRS',['../group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3',1,'S32K148.h']]],
  ['lptmr_5fbase_5fptrs',['LPTMR_BASE_PTRS',['../group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82',1,'S32K148.h']]],
  ['lptmr_5finstance_5fcount',['LPTMR_INSTANCE_COUNT',['../group___l_p_t_m_r___peripheral___access___layer.html#gaf831dacfc54d96a060f5c95c43a0c6b2',1,'S32K148.h']]],
  ['lptmr_5firqs',['LPTMR_IRQS',['../group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729',1,'S32K148.h']]],
  ['lptmr_5firqs_5farr_5fcount',['LPTMR_IRQS_ARR_COUNT',['../group___l_p_t_m_r___peripheral___access___layer.html#ga8b0ce4b04d56dc70e11ec36b5e5dbe34',1,'S32K148.h']]],
  ['lptmr_5firqs_5fch_5fcount',['LPTMR_IRQS_CH_COUNT',['../group___l_p_t_m_r___peripheral___access___layer.html#gabb669dc3508b85df67279e1dec81b827',1,'S32K148.h']]],
  ['lptmr_20peripheral_20access_20layer',['LPTMR Peripheral Access Layer',['../group___l_p_t_m_r___peripheral___access___layer.html',1,'']]],
  ['lptmr_20register_20masks',['LPTMR Register Masks',['../group___l_p_t_m_r___register___masks.html',1,'']]],
  ['lptmr_5ftype',['LPTMR_Type',['../struct_l_p_t_m_r___type.html',1,'']]],
  ['lpuart0',['LPUART0',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b',1,'S32K148.h']]],
  ['lpuart0_5fbase',['LPUART0_BASE',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb',1,'S32K148.h']]],
  ['lpuart0_5fclk',['LPUART0_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a830726eac80d72de5bc9af63743a8970',1,'S32K148_features.h']]],
  ['lpuart0_5frxtx_5firqn',['LPUART0_RxTx_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef',1,'S32K148.h']]],
  ['lpuart1',['LPUART1',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9',1,'S32K148.h']]],
  ['lpuart1_5fbase',['LPUART1_BASE',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34',1,'S32K148.h']]],
  ['lpuart1_5fclk',['LPUART1_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a8ed64289309b4154513ee46bddf88512',1,'S32K148_features.h']]],
  ['lpuart1_5frxtx_5firqn',['LPUART1_RxTx_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61',1,'S32K148.h']]],
  ['lpuart2',['LPUART2',['../group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9',1,'S32K148.h']]],
  ['lpuart2_5fbase',['LPUART2_BASE',['../group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99',1,'S32K148.h']]],
  ['lpuart2_5fclk',['LPUART2_CLK',['../_s32_k148__features_8h.html#a64124f27cd745ac7c837469f9391f728a71015fb17ef6ffcdd527954bd6483267',1,'S32K148_features.h']]],
  ['lpuart2_5frxtx_5firqn',['LPUART2_RxTx_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3',1,'S32K148.h']]],
  ['lpuart_5fbase_5faddrs',['LPUART_BASE_ADDRS',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178',1,'S32K148.h']]],
  ['lpuart_5fbase_5fptrs',['LPUART_BASE_PTRS',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de',1,'S32K148.h']]],
  ['lpuart_5fconfig_5ft',['LPUART_config_t',['../struct_l_p_u_a_r_t__config__t.html',1,'']]],
  ['lpuart_5finstance_5fcount',['LPUART_INSTANCE_COUNT',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398',1,'S32K148.h']]],
  ['lpuart_5firqs_5farr_5fcount',['LPUART_IRQS_ARR_COUNT',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab',1,'S32K148.h']]],
  ['lpuart_20peripheral_20access_20layer',['LPUART Peripheral Access Layer',['../group___l_p_u_a_r_t___peripheral___access___layer.html',1,'']]],
  ['lpuart_20register_20masks',['LPUART Register Masks',['../group___l_p_u_a_r_t___register___masks.html',1,'']]],
  ['lpuart_5frx_5ftx_5firqs',['LPUART_RX_TX_IRQS',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b',1,'S32K148.h']]],
  ['lpuart_5frx_5ftx_5firqs_5fch_5fcount',['LPUART_RX_TX_IRQS_CH_COUNT',['../group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46',1,'S32K148.h']]],
  ['lpuart_5ftype',['LPUART_Type',['../struct_l_p_u_a_r_t___type.html',1,'']]],
  ['lr',['LR',['../struct_r_t_c___type.html#ac05f137c2b1873b8b8cb31b1beb5d9a0',1,'RTC_Type']]],
  ['lsr',['LSR',['../struct_i_t_m___type.html#acfd0a312fdb6f353e9abae17b4642bd0',1,'ITM_Type']]],
  ['lsucnt',['LSUCNT',['../struct_d_w_t___type.html#aedd5d15a2343d35db53646ed9cc60145',1,'DWT_Type']]],
  ['lu',['LU',['../struct_c_r_c___type.html#a57ddf07af7ed087f2930d3730810b941',1,'CRC_Type']]],
  ['lut',['LUT',['../struct_quad_s_p_i___type.html#a3cc83936e3fc02833f65eb18da463e50',1,'QuadSPI_Type']]],
  ['lutkey',['LUTKEY',['../struct_quad_s_p_i___type.html#ab920c864ebae6d6b1ad920662ac32910',1,'QuadSPI_Type']]],
  ['lvd_5flvw_5firqn',['LVD_LVW_IRQn',['../group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477',1,'S32K148.h']]],
  ['lvdsc1',['LVDSC1',['../struct_p_m_c___type.html#a4ce1fbca70bcf257e97a5c32e4001db5',1,'PMC_Type']]],
  ['lvdsc2',['LVDSC2',['../struct_p_m_c___type.html#a9325727ecc5e0978ceb50147652f90a6',1,'PMC_Type']]]
];
