/.ir
/projects
/sim
/testbench
/vhdl-gen
/verilog-gen
