// Seed: 3988163688
`default_nettype id_0
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_1 - 1'b0 == ~1;
  reg id_4;
  always @(1 or id_1 == id_2 - id_0 & 1) begin
    id_4 <= 1;
    id_4 <= id_3;
  end
endmodule
