# vsim testbench -c -do "run -all" 
# Start time: 22:05:50 on Oct 13,2015
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "control(fast)".
# //  ModelSim SE 10.4c Jul 19 2015 Linux 3.10.0-229.14.1.el7.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.mvm4_part2(fast)
# Loading work.data_path(fast)
# Loading work.memory(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.control(fast)
# Loading work.increaser(fast)
# Loading work.increaser(fast__1)
# run -all
# All        1000 tests passed.
# ** Note: $finish    : test.sv(114)
#    Time: 430016 ns  Iteration: 0  Instance: /testbench
# End time: 22:05:50 on Oct 13,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
