@W: BN132 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":225:34:225:48|Removing sequential instance RCB1.RCB_FSM.vram_write_sync,  because it is equivalent to instance RCB1.E2.P1.start_i
@W: MT420 |Found inferred clock vdp|clk with period 9.17ns. Please declare a user-defined clock on object "p:clk"
