(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (JJ novel) (NN method)) (SBAR (S (VP (TO to) (VP (VP (VB identify)) (CC and) (VB insert) (NP (JJ redundant) (NN logic)) (PP (IN into) (NP (DT a) (JJ combinational) (NN circuit))) (S (VP (TO to) (VP (VB improve) (NP (PRP$ its) (NN fault) (NN tolerance))))) (PP (IN without) (S (VP (VBG having) (S (VP (TO to) (VP (VB replicate) (NP (DT the) (JJ entire) (NN circuit)) (SBAR (IN as) (S (VP (VBZ is) (NP (NP (DT the) (NN case)) (PP (IN with) (NP (JJ conventional) (NN redundancy) (NNS techniques))))))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN context))) (, ,) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN discussed) (SBAR (WHADVP (WRB how)) (S (VP (TO to) (VP (VB estimate) (NP (NP (DT the) (NN fault) (VBG masking) (NN capability)) (PP (IN of) (NP (DT a) (JJ combinational) (NN circuit)))) (S (VP (VBG using) (NP (DT the) (JJ truth-cum-fault) (NN enumeration) (NN table))))))))))) (, ,) (CC and) (ADVP (RB then)) (S (NP (PRP it)) (VP (VBZ is) (VP (VBN shown) (SBAR (WHADVP (WRB how)) (S (VP (TO to) (VP (VB identify) (NP (NP (DT the) (NN logic)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB introduced) (S (VP (TO to) (VP (VB add) (NP (NN redundancy)) (PP (IN into) (NP (DT the) (JJ original) (NN circuit))) (PP (PP (IN without) (S (VP (VBG affecting) (NP (PRP$ its) (JJ native) (NN functionality))))) (CC and) (PP (IN with) (NP (NP (DT the) (NN aim)) (PP (IN of) (S (VP (VBG improving) (NP (PRP$ its) (NN fault) (NN tolerance))))))))))) (SBAR (IN though) (S (NP (DT this)) (VP (MD would) (VP (VB involve) (NP (NP (DT some) (NN trade-off)) (PP (IN in) (NP (DT the) (NN design) (NNS metrics)))))))))))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NN care)) (VP (MD should) (VP (VB be) (VP (VBN taken) (SBAR (IN while) (S (VP (VBG introducing) (NP (JJ redundant) (NN logic))))) (SBAR (IN since) (S (S (NP (NN redundant) (JJ logic) (NN insertion)) (VP (MD may) (VP (VB give) (NP (NN rise)) (PP (TO to) (NP (JJ new) (JJ internal) (NNS nodes)))))) (CC and) (S (NP (NP (NNS faults)) (PP (IN on) (NP (DT those)))) (VP (MD may) (VP (VB impact) (NP (NP (DT the) (NN fault) (NN tolerance)) (PP (IN of) (NP (DT the) (VBG resulting) (NN circuit)))))))))))) (. .))
(S (S (NP (NP (NP (DT The) (JJ combinational) (NN circuit)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN considered)))))) (CC and) (NP (PRP$ its) (NN redundant) (NNS counterparts))) (VP (VBP are) (DT all) (VP (VBN implemented) (PP (IN in) (NP (JJ semi-custom) (NN design) (NN style))) (S (VP (VBG using) (NP (DT a) (CD 32/28nm) (NNP CMOS) (NN digital) (NN cell) (NN library))))))) (CC and) (S (NP (PRP$ their) (JJ respective) (NX (NX (NN design) (NNS metrics)) (CC and) (NX (NN fault) (NNS tolerances)))) (VP (VBP are) (VP (VBN compared)))) (. .))
