m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/simulation/modelsim
valtera_external_memory_bfm
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1574257352
!i10b 1
!s100 LTGG46WLZkenh[lbEAKK<0
I>;HNNYff3236QG=mCO_3c3
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_external_memory_bfm_sv_unit
S1
R0
w1574253921
8/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv
F/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv
L0 31
OV;L;10.5b;63
r1
!s85 0
31
!s108 1574257352.000000
!s107 /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv|
!s90 -reportprogress|300|-sv|/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv|-work|external_memory_bfm_0|
!i113 1
o-sv -work external_memory_bfm_0
tCvgOpt 0
