Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 21 22:46:29 2021
| Host         : LAPTOP-5BEOHHF5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_9_timing_summary_routed.rpt -pb lab_9_timing_summary_routed.pb -rpx lab_9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                   21        0.155        0.000                      0                   21        0.118        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.136}        2.273           439.947         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.031        0.000                      0                   21        0.155        0.000                      0                   21        0.118        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.670ns (73.170%)  route 0.612ns (26.830%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 7.119 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  dout_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    dout_reg[18]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.422 r  dout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.422    plusOp[20]
    SLICE_X2Y27          FDRE                                         r  dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505     7.119    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  dout_reg[20]/C
                         clock pessimism              0.260     7.379    
                         clock uncertainty           -0.035     7.344    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109     7.453    dout_reg[20]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 1.566ns (71.889%)  route 0.612ns (28.111%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 7.119 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  dout_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    dout_reg[18]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.318 r  dout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.318    plusOp[19]
    SLICE_X2Y27          FDRE                                         r  dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505     7.119    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  dout_reg[19]/C
                         clock pessimism              0.260     7.379    
                         clock uncertainty           -0.035     7.344    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.109     7.453    dout_reg[19]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 1.553ns (71.720%)  route 0.612ns (28.280%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 7.118 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.305 r  dout_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.305    plusOp[16]
    SLICE_X2Y26          FDRE                                         r  dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     7.118    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[16]/C
                         clock pessimism              0.260     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109     7.452    dout_reg[16]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.545ns (71.615%)  route 0.612ns (28.385%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 7.118 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.297 r  dout_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.297    plusOp[18]
    SLICE_X2Y26          FDRE                                         r  dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     7.118    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[18]/C
                         clock pessimism              0.260     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109     7.452    dout_reg[18]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.469ns (70.579%)  route 0.612ns (29.421%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 7.118 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.221 r  dout_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.221    plusOp[17]
    SLICE_X2Y26          FDRE                                         r  dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     7.118    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[17]/C
                         clock pessimism              0.260     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109     7.452    dout_reg[17]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.449ns (70.294%)  route 0.612ns (29.706%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 7.118 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  dout_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    dout_reg[14]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.201 r  dout_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.201    plusOp[15]
    SLICE_X2Y26          FDRE                                         r  dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     7.118    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[15]/C
                         clock pessimism              0.260     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.109     7.452    dout_reg[15]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.436ns (70.105%)  route 0.612ns (29.895%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 7.116 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.188 r  dout_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.188    plusOp[12]
    SLICE_X2Y25          FDRE                                         r  dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502     7.116    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[12]/C
                         clock pessimism              0.260     7.376    
                         clock uncertainty           -0.035     7.341    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109     7.450    dout_reg[12]
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 1.428ns (69.988%)  route 0.612ns (30.012%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 7.116 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.180 r  dout_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.180    plusOp[14]
    SLICE_X2Y25          FDRE                                         r  dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502     7.116    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[14]/C
                         clock pessimism              0.260     7.376    
                         clock uncertainty           -0.035     7.341    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109     7.450    dout_reg[14]
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 1.352ns (68.827%)  route 0.612ns (31.173%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 7.116 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.104 r  dout_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.104    plusOp[13]
    SLICE_X2Y25          FDRE                                         r  dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502     7.116    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[13]/C
                         clock pessimism              0.260     7.376    
                         clock uncertainty           -0.035     7.341    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109     7.450    dout_reg[13]
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.273ns  (sys_clk_pin rise@2.273ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.332ns (68.506%)  route 0.612ns (31.494%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 7.116 - 2.273 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  b_reg[7]/Q
                         net (fo=4, routed)           0.603     6.199    b[7]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.323 r  dout[10]_i_5/O
                         net (fo=1, routed)           0.000     6.323    dout[10]_i_5_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.856 r  dout_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.865    dout_reg[10]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.084 r  dout_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.084    plusOp[11]
    SLICE_X2Y25          FDRE                                         r  dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.273     2.273 r  
    W5                                                0.000     2.273 r  clk (IN)
                         net (fo=0)                   0.000     2.273    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.661 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.523    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.614 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502     7.116    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[11]/C
                         clock pessimism              0.260     7.376    
                         clock uncertainty           -0.035     7.341    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.109     7.450    dout_reg[11]
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  b_reg[6]/Q
                         net (fo=1, routed)           0.052     1.659    b[6]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.704 r  dout[6]_i_2/O
                         net (fo=1, routed)           0.000     1.704    dout[6]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.768 r  dout_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.768    plusOp[6]
    SLICE_X2Y23          FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  dout_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  b_reg[3]/Q
                         net (fo=1, routed)           0.056     1.663    b[3]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.778 r  dout_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.778    plusOp[3]
    SLICE_X2Y23          FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  dout_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  b_reg[0]/Q
                         net (fo=1, routed)           0.126     1.740    b[0]
    SLICE_X0Y14          FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  dout_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     1.559    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  b_reg[1]/Q
                         net (fo=1, routed)           0.114     1.724    b[1]
    SLICE_X0Y20          FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  dout_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.070     1.539    dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.291ns (83.837%)  route 0.056ns (16.163%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  b_reg[3]/Q
                         net (fo=1, routed)           0.056     1.663    b[3]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.813 r  dout_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.813    plusOp[4]
    SLICE_X2Y23          FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  dout_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  a_reg[1]/Q
                         net (fo=2, routed)           0.100     1.707    x1m[5]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  dout[6]_i_3/O
                         net (fo=1, routed)           0.000     1.752    dout[6]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.817 r  dout_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    plusOp[5]
    SLICE_X2Y23          FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  dout_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  a_reg[11]/Q
                         net (fo=3, routed)           0.103     1.710    x1m[15]
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  dout[18]_i_4/O
                         net (fo=1, routed)           0.000     1.755    dout[18]_i_4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.821 r  dout_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.821    plusOp[16]
    SLICE_X2Y26          FDRE                                         r  dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[16]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.578%)  route 0.109ns (30.422%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  a_reg[14]/Q
                         net (fo=3, routed)           0.109     1.716    x1m[18]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  dout[18]_i_2/O
                         net (fo=1, routed)           0.000     1.761    dout[18]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.825 r  dout_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    plusOp[18]
    SLICE_X2Y26          FDRE                                         r  dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  dout_reg[18]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.613    dout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.250ns (68.399%)  route 0.115ns (31.601%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  a_reg[9]/Q
                         net (fo=3, routed)           0.115     1.723    x1m[13]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  dout[14]_i_2/O
                         net (fo=1, routed)           0.000     1.768    dout[14]_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.832 r  dout_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    plusOp[14]
    SLICE_X2Y25          FDRE                                         r  dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[14]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.612    dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Destination:            dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.136ns period=2.273ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.684%)  route 0.111ns (30.316%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  a_reg[6]/Q
                         net (fo=3, routed)           0.111     1.718    x1m[10]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  dout[14]_i_5/O
                         net (fo=1, routed)           0.000     1.763    dout[14]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.833 r  dout_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    plusOp[11]
    SLICE_X2Y25          FDRE                                         r  dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  dout_reg[11]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.612    dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.136 }
Period(ns):         2.273
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.273       0.118      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X3Y23    a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X1Y26    a_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X3Y26    a_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X0Y26    a_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X1Y27    a_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X1Y26    a_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X0Y29    a_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X3Y23    a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.273       1.273      SLICE_X0Y23    a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y29    a_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y20    b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y20    b_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y20    dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y20    dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X0Y29    a_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X3Y24    a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X1Y24    a_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X1Y25    a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.137       0.637      SLICE_X3Y25    a_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X3Y23    a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X1Y26    a_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X3Y26    a_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X0Y26    a_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X1Y27    a_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X1Y26    a_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X3Y23    a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X0Y23    a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X0Y26    a_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.136       0.636      SLICE_X0Y16    b_reg[0]/C



