--------->   group: 0   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_120
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.0
  1. mpu1.Conv2d.layer.Conv_135_im_0.1
---------------------------------------------
[0xf4c0000100400000] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0,mpu1] sync_id[0]
[0b 11110100 11000000 00000000 00000001 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000001] [21-6][sync_id][0] [5-0][reserve][0]

[0xf8c0018040000000] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0001000008000008] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[8bit] src_line_size[8] src_line_stride[8]
[0b 00000000 00000001 00000000 00000000 00001000 00000000 00000000 00001000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][1] [47-24][src_line_size][1000] [23-0][src_line_stride][1000]

[0x00400005000000a0] DMA_IN_INFO_1: [0x01] src_patch_size[160] src_patch_stride[160]
[0b 00000000 01000000 00000000 00000101 00000000 00000000 00000000 10100000]  [63-54][opcode][1] [53-27][src_patch_size][ 10100000] [26-0][src_patch_stride][ 10100000]

[0x008000000001f600] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[128512]
[0b 00000000 10000000 00000000 00000000 00000000 00000001 11110110 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][1 11110110 00000000]

[0x00c004c004c01fdb] DMA_IN_INFO_3: [0x03] src_hsize[19] src_wsize[19] src_ch[127] src_layout[npufmt] dst_layout[npufmt]
[0b 00000000 11000000 00000100 11000000 00000100 11000000 00011111 11011011]  [63-54][opcode][11] [53-38][src_hsize][10011] [37-22][src_wsize][10011] [21-6][src_ch][1111111] [5-3][src_layout][11] [3-0][dst_layout][11]

[0x0110000000000000] DMA_IN_INFO_4: [0x04] data_type[feature_map] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00010000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100] [53-52][data_type][1] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][0] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0x014a400000000000] DMA_IN_INFO_5: [0x05] dst_bit_width[8bit] src_dtype[fp] dst_dtype[fp] decomp_wgt_mode[sec] wgt_gptq_zeros_cfg_en[disable] wgt_gptq_zeros_cfg[0] wgt_gptq_scales_cfg_en[disable] wgt_gptq_scales_cfg[0]
[0b 00000001 01001010 01000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-51][dst_bit_width][1] [50-48][src_dtype][10] [47-45][dst_dtype][10] [44-44][decomp_wgt_mode][0] [43-43][wgt_gptq_zeros_cfg_en][0] [42-39][wgt_gptq_zeros_cfg][0] [38-38][wgt_gptq_scales_cfg_en][0] [37-22][wgt_gptq_scales_cfg][0] [21-0][reserve][0]

[0xfcd2575732200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1230855368] Preemption_indi[1]
[0b 11111100 11010010 01010111 01010111 00110010 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1001001 01011101 01011100 11001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 1   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.0.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.0
---------------------------------------------
[0xf500000000400000] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[0]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][0] [5-0][reserve][0]

[0xf900014040000000] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[0]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000000000000] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[0]
[0b 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][0]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0f050200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132708160] Preemption_indi[1]
[0b 11111101 00010000 11100000 11110000 01010000 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11000001 01000000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 2   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.0
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_120
  1. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.0.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400060000000000] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[] sync_id[0]
[0b 11110100 00000000 00000110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][11000] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xf80002c040000000] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[0]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fb00000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128512] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10110000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110110 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c800040000050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[4] mode[non_cascade] wgt_addr[0] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00000000 00000100 00000000 00000000 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][100] [31-31][mode][0] [30-12][wgt_addr][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000010] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[16]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000000 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0347e6e7200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[220175260] Preemption_indi[1]
[0b 11111100 00000011 01000111 11100110 11100111 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1101 00011111 10011011 10011100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 3   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.1.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.1
---------------------------------------------
[0xf500000100000040] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[1]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1] [5-0][reserve][0]

[0xf900014040000040] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[1]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000040000008] DMA_IN_INFO_2: [0x02] src_offset_addr[8] dst_addr[8]
[0b 00000000 10000000 00000000 00000000 01000000 00000000 00000000 00001000]  [63-54][opcode][10] [53-27][src_offset_addr][1000] [26-0][dst_addr][1000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0f062200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206450056] Preemption_indi[1]
[0b 11111101 00100000 11100000 11110000 01100010 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11000001 10001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 4   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.1
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_PPQ_Variable_120
  1. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.1.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680060000000000] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[] sync_id[0]
[0b 11110110 10000000 00000110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][11000] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xfa8002c040000000] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[0]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fb50000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128672] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10110101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110110 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8000c0000850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[12] mode[non_cascade] wgt_addr[8] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00000000 00001100 00000000 00000000 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1100] [31-31][mode][0] [30-12][wgt_addr][1000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000150] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[336]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000001 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe83e80879200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[262152676] Preemption_indi[1]
[0b 11111110 10000011 11101000 00001000 01111001 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][1111 10100000 00100001 11100100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 5   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.2.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.2
---------------------------------------------
[0xf500000000400080] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[2]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000000 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10] [5-0][reserve][0]

[0xf900014040000080] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[2]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000080001410] DMA_IN_INFO_2: [0x02] src_offset_addr[16] dst_addr[5136]
[0b 00000000 10000000 00000000 00000000 10000000 00000000 00010100 00010000]  [63-54][opcode][10] [53-27][src_offset_addr][10000] [26-0][dst_addr][10100 00010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0f574200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280197072] Preemption_indi[1]
[0b 11111101 00110000 11100000 11110101 01110100 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11010101 11010000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 6   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.2
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.2.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000040] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[1]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xf80002c040000040] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[1]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fba0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128832] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10111010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110111 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814140141050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5140] mode[non_cascade] wgt_addr[5136] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00010100 00000001 01000001 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00010100] [31-31][mode][0] [30-12][wgt_addr][10100 00010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000290] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[656]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000010 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03982f1b200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241220716] Preemption_indi[1]
[0b 11111100 00000011 10011000 00101111 00011011 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100000 10111100 01101100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 7   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.3.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.3
---------------------------------------------
[0xf5000001000000c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[3]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][11] [5-0][reserve][0]

[0xf9000140400000c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[3]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800000c0001418] DMA_IN_INFO_2: [0x02] src_offset_addr[24] dst_addr[5144]
[0b 00000000 10000000 00000000 00000000 11000000 00000000 00010100 00011000]  [63-54][opcode][10] [53-27][src_offset_addr][11000] [26-0][dst_addr][10100 00011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0f586200000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58971672] Preemption_indi[1]
[0b 11111101 00000000 11100000 11110101 10000110 00100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11010110 00011000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 8   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.3
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.3.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000040] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[1]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xfa8002c040000040] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[1]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fbf0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[128992] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10111111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110111 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8141c0141850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5148] mode[non_cascade] wgt_addr[5144] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00011100 00000001 01000001 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00011100] [31-31][mode][0] [30-12][wgt_addr][10100 00011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0003d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[976]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000011 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][11 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe843850ad200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283198132] Preemption_indi[1]
[0b 11111110 10000100 00111000 01010000 10101101 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100001 01000010 10110100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 9   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.4.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.4
---------------------------------------------
[0xf500000000400100] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[4]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000001 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][100] [5-0][reserve][0]

[0xf900014040000100] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[4]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000100001420] DMA_IN_INFO_2: [0x02] src_offset_addr[32] dst_addr[5152]
[0b 00000000 10000000 00000000 00000001 00000000 00000000 00010100 00100000]  [63-54][opcode][10] [53-27][src_offset_addr][100000] [26-0][dst_addr][10100 00100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0f598600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132713569] Preemption_indi[1]
[0b 11111101 00010000 11100000 11110101 10011000 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11010110 01100001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 10   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.4
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.4.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000080] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[2]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xf80002c040000080] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[2]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fc40000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129152] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11000100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111000 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814240142050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5156] mode[non_cascade] wgt_addr[5152] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00100100 00000001 01000010 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00100100] [31-31][mode][0] [30-12][wgt_addr][10100 00100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000510] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1296]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000101 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][101 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0398724f200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241289532] Preemption_indi[1]
[0b 11111100 00000011 10011000 01110010 01001111 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100001 11001001 00111100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 11   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.5.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.5
---------------------------------------------
[0xf500000100000140] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[5]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][101] [5-0][reserve][0]

[0xf900014040000140] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[5]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000140001428] DMA_IN_INFO_2: [0x02] src_offset_addr[40] dst_addr[5160]
[0b 00000000 10000000 00000000 00000001 01000000 00000000 00010100 00101000]  [63-54][opcode][10] [53-27][src_offset_addr][101000] [26-0][dst_addr][10100 00101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0f5aa600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206455465] Preemption_indi[1]
[0b 11111101 00100000 11100000 11110101 10101010 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11010110 10101001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 12   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.5
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.5.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000080] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[2]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xfa8002c040000080] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[2]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fc90000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129312] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11001001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111001 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8142c0142850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5164] mode[non_cascade] wgt_addr[5160] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00101100 00000001 01000010 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00101100] [31-31][mode][0] [30-12][wgt_addr][10100 00101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000650] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1616]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000110 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][110 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe843893e1200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283266948] Preemption_indi[1]
[0b 11111110 10000100 00111000 10010011 11100001 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100010 01001111 10000100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 13   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.6.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.6
---------------------------------------------
[0xf500000000400180] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[6]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000001 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][110] [5-0][reserve][0]

[0xf900014040000180] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[6]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000180001430] DMA_IN_INFO_2: [0x02] src_offset_addr[48] dst_addr[5168]
[0b 00000000 10000000 00000000 00000001 10000000 00000000 00010100 00110000]  [63-54][opcode][10] [53-27][src_offset_addr][110000] [26-0][dst_addr][10100 00110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0f5bc600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280197361] Preemption_indi[1]
[0b 11111101 00110000 11100000 11110101 10111100 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11010110 11110001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 14   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.6
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.6.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000400000000c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[3]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xf80002c0400000c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[3]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fce0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129472] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11001110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111001 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814340143050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5172] mode[non_cascade] wgt_addr[5168] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00110100 00000001 01000011 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00110100] [31-31][mode][0] [30-12][wgt_addr][10100 00110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000790] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[1936]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00000111 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][111 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0398b583200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241358348] Preemption_indi[1]
[0b 11111100 00000011 10011000 10110101 10000011 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100010 11010110 00001100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 15   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.7.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.7
---------------------------------------------
[0xf5000001000001c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[7]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][111] [5-0][reserve][0]

[0xf9000140400001c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[7]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800001c0001438] DMA_IN_INFO_2: [0x02] src_offset_addr[56] dst_addr[5176]
[0b 00000000 10000000 00000000 00000001 11000000 00000000 00010100 00111000]  [63-54][opcode][10] [53-27][src_offset_addr][111000] [26-0][dst_addr][10100 00111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0f5ce600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58971961] Preemption_indi[1]
[0b 11111101 00000000 11100000 11110101 11001110 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11010111 00111001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 16   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.7
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.7.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800400000000c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[3]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xfa8002c0400000c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[3]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fd30000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129632] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11010011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111010 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8143c0143850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5180] mode[non_cascade] wgt_addr[5176] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 00111100 00000001 01000011 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 00111100] [31-31][mode][0] [30-12][wgt_addr][10100 00111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0008d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2256]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001000 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1000 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe8438d715200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283335764] Preemption_indi[1]
[0b 11111110 10000100 00111000 11010111 00010101 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100011 01011100 01010100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 17   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.8.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.8
---------------------------------------------
[0xf500000000400200] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[8]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000010 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1000] [5-0][reserve][0]

[0xf900014040000200] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[8]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000200001440] DMA_IN_INFO_2: [0x02] src_offset_addr[64] dst_addr[5184]
[0b 00000000 10000000 00000000 00000010 00000000 00000000 00010100 01000000]  [63-54][opcode][10] [53-27][src_offset_addr][1000000] [26-0][dst_addr][10100 01000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0f5e0a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132713858] Preemption_indi[1]
[0b 11111101 00010000 11100000 11110101 11100000 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11010111 10000010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 18   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.8
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.8.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000100] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[4]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xf80002c040000100] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[4]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fd80000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129792] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11011000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111011 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814440144050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5188] mode[non_cascade] wgt_addr[5184] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01000100 00000001 01000100 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01000100] [31-31][mode][0] [30-12][wgt_addr][10100 01000000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000a10] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2576]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001010 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1010 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0398f8b7200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241427164] Preemption_indi[1]
[0b 11111100 00000011 10011000 11111000 10110111 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100011 11100010 11011100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 19   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.9.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.9
---------------------------------------------
[0xf500000100000240] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[9]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000010 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1001] [5-0][reserve][0]

[0xf900014040000240] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[9]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000240001448] DMA_IN_INFO_2: [0x02] src_offset_addr[72] dst_addr[5192]
[0b 00000000 10000000 00000000 00000010 01000000 00000000 00010100 01001000]  [63-54][opcode][10] [53-27][src_offset_addr][1001000] [26-0][dst_addr][10100 01001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0f5f2a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206455754] Preemption_indi[1]
[0b 11111101 00100000 11100000 11110101 11110010 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11010111 11001010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 20   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.9
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.9.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000100] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[4]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xfa8002c040000100] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[4]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fdd0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129952] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11011101 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111011 10100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8144c0144850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5196] mode[non_cascade] wgt_addr[5192] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01001100 00000001 01000100 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01001100] [31-31][mode][0] [30-12][wgt_addr][10100 01001000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000b50] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[2896]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001011 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1011 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe84391a49200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283404580] Preemption_indi[1]
[0b 11111110 10000100 00111001 00011010 01001001 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100100 01101001 00100100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 21   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.10.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.10
---------------------------------------------
[0xf500000000400280] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[10]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000010 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1010] [5-0][reserve][0]

[0xf900014040000280] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[10]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1010] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000280001450] DMA_IN_INFO_2: [0x02] src_offset_addr[80] dst_addr[5200]
[0b 00000000 10000000 00000000 00000010 10000000 00000000 00010100 01010000]  [63-54][opcode][10] [53-27][src_offset_addr][1010000] [26-0][dst_addr][10100 01010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0f604a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280197650] Preemption_indi[1]
[0b 11111101 00110000 11100000 11110110 00000100 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11011000 00010010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 22   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.10
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.10.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000140] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[5]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xf80002c040000140] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[5]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fe20000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130112] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11100010 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111100 01000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814540145050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5204] mode[non_cascade] wgt_addr[5200] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01010100 00000001 01000101 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01010100] [31-31][mode][0] [30-12][wgt_addr][10100 01010000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000c90] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3216]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001100 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1100 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03993beb200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241495980] Preemption_indi[1]
[0b 11111100 00000011 10011001 00111011 11101011 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100100 11101111 10101100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 23   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.11.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.11
---------------------------------------------
[0xf5000001000002c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[11]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000010 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1011] [5-0][reserve][0]

[0xf9000140400002c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[11]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000010 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1011] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800002c0001458] DMA_IN_INFO_2: [0x02] src_offset_addr[88] dst_addr[5208]
[0b 00000000 10000000 00000000 00000010 11000000 00000000 00010100 01011000]  [63-54][opcode][10] [53-27][src_offset_addr][1011000] [26-0][dst_addr][10100 01011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0f616a00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58972250] Preemption_indi[1]
[0b 11111101 00000000 11100000 11110110 00010110 10100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11011000 01011010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 24   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.11
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.11.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000140] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[5]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xfa8002c040000140] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[5]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fe70000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130272] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11100111 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111100 11100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8145c0145850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5212] mode[non_cascade] wgt_addr[5208] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01011100 00000001 01000101 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01011100] [31-31][mode][0] [30-12][wgt_addr][10100 01011000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000dd0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3536]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001101 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1101 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe84395d7d200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283473396] Preemption_indi[1]
[0b 11111110 10000100 00111001 01011101 01111101 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100101 01110101 11110100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 25   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.12.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.12
---------------------------------------------
[0xf500000000400300] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[12]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000011 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1100] [5-0][reserve][0]

[0xf900014040000300] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[12]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1100] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000300001460] DMA_IN_INFO_2: [0x02] src_offset_addr[96] dst_addr[5216]
[0b 00000000 10000000 00000000 00000011 00000000 00000000 00010100 01100000]  [63-54][opcode][10] [53-27][src_offset_addr][1100000] [26-0][dst_addr][10100 01100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0f628e00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132714147] Preemption_indi[1]
[0b 11111101 00010000 11100000 11110110 00101000 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11011000 10100011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 26   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.12
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.12.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400040000000180] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[6]
[0b 11110100 00000000 00000100 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xf80002c040000180] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[6]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fec0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130432] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11101100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111101 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814640146050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5220] mode[non_cascade] wgt_addr[5216] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01100100 00000001 01000110 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01100100] [31-31][mode][0] [30-12][wgt_addr][10100 01100000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a000f10] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[3856]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00001111 00010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][1111 00010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc03997f1f200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241564796] Preemption_indi[1]
[0b 11111100 00000011 10011001 01111111 00011111 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100101 11111100 01111100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 27   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.13.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.13
---------------------------------------------
[0xf500000100000340] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[13]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000011 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1101] [5-0][reserve][0]

[0xf900014040000340] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[13]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1101] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000340001468] DMA_IN_INFO_2: [0x02] src_offset_addr[104] dst_addr[5224]
[0b 00000000 10000000 00000000 00000011 01000000 00000000 00010100 01101000]  [63-54][opcode][10] [53-27][src_offset_addr][1101000] [26-0][dst_addr][10100 01101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0f63ae00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206456043] Preemption_indi[1]
[0b 11111101 00100000 11100000 11110110 00111010 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11011000 11101011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 28   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.13
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.13.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680040000000180] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[] sync_id[6]
[0b 11110110 10000000 00000100 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xfa8002c040000180] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[6]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ff10000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130592] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11110001 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111110 00100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8146c0146850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5228] mode[non_cascade] wgt_addr[5224] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01101100 00000001 01000110 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01101100] [31-31][mode][0] [30-12][wgt_addr][10100 01101000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001050] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4176]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010000 01010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10000 01010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe8439a0b1200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283542212] Preemption_indi[1]
[0b 11111110 10000100 00111001 10100000 10110001 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100110 10000010 11000100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 29   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.14.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.14
---------------------------------------------
[0xf500000000400380] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[14]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000011 10000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1110] [5-0][reserve][0]

[0xf900014040000380] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[14]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 10000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1110] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000380001470] DMA_IN_INFO_2: [0x02] src_offset_addr[112] dst_addr[5232]
[0b 00000000 10000000 00000000 00000011 10000000 00000000 00010100 01110000]  [63-54][opcode][10] [53-27][src_offset_addr][1110000] [26-0][dst_addr][10100 01110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd30e0f64ce00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[3280197939] Preemption_indi[1]
[0b 11111101 00110000 11100000 11110110 01001100 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 11000011 10000011 11011001 00110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 30   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer.Conv_135_im_0.14
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.14.fetch_param_data.layer
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_340
---------------------------------------------
[0xf4000400080001c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch1] sync_clr[npu_dma_out] sync_id[7]
[0b 11110100 00000000 00000100 00000000 00001000 00000000 00000001 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][10000] [37-22][sync_clr][100000] [21-6][sync_id][111] [5-0][reserve][0]

[0xf80002c0400001c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[11] hardlayer_num[1] cmd_id[7]
[0b 11111000 00000000 00000010 11000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ff60000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130752] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11110110 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111110 11000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c814740147050e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5236] mode[non_cascade] wgt_addr[5232] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01110100 00000001 01000111 00000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01110100] [31-31][mode][0] [30-12][wgt_addr][10100 01110000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a001190] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4496]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010001 10010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10001 10010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc0399c253200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[241633612] Preemption_indi[1]
[0b 11111100 00000011 10011001 11000010 01010011 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1110 01100111 00001001 01001100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 31   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.15.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer.Conv_135_im_0.15
---------------------------------------------
[0xf5000001000003c0] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[15]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000011 11000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1111] [5-0][reserve][0]

[0xf9000140400003c0] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[15]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000011 11000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1111] [5-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800003c0001478] DMA_IN_INFO_2: [0x02] src_offset_addr[120] dst_addr[5240]
[0b 00000000 10000000 00000000 00000011 11000000 00000000 00010100 01111000]  [63-54][opcode][10] [53-27][src_offset_addr][1111000] [26-0][dst_addr][10100 01111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd00e0f65ee00000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[58972539] Preemption_indi[1]
[0b 11111101 00000000 11100000 11110110 01011110 11100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][11 10000011 11011001 01111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 32   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer.Conv_135_im_0.15
---------------------------------------------
set depends:
  0. npu_dma_in_ch1.FetchParam.layer.Conv2d.layer.Conv_135_im_0.15.fetch_param_data.layer
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_340
---------------------------------------------
[0xf6800400080001c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch1] sync_clr[npu_dma_out] sync_id[7]
[0b 11110110 10000000 00000100 00000000 00001000 00000000 00000001 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][10000] [37-22][sync_clr][100000] [21-6][sync_id][111] [5-0][reserve][0]

[0xfa8002c0400001c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[11] hardlayer_num[1] cmd_id[7]
[0b 11111010 10000000 00000010 11000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1011] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x000004c013000507] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp8] dtype_exp[4] dtype_bias[7]
[0b 00000000 00000000 00000100 11000000 00010011 00000000 00000101 00000111]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][111]

[0x0040004000a00512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[8] chx_stride[160] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000000 01000000 00000000 10100000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][1000] [34-16][chx_stride][ 10100000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x008013004c01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[19] blk_wsize[19] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00010011 00000000 01001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][10011] [39-26][blk_wsize][10011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ffb0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[130912] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11111011 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111111 01100000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8147c0147850e] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[5244] mode[non_cascade] wgt_addr[5240] dtype[Fp8] dtype_exp[4] dtype_bias[14]
[0b 00000000 11001000 00010100 01111100 00000001 01000111 10000101 00001110]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][10100 01111100] [31-31][mode][0] [30-12][wgt_addr][10100 01111000] [11-9][dtype][10] [8-6][dtype_exp][100] [5-0][dtype_bias][1110]

[0x0100000000206008] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[4]
[0b 00000001 00000000 00000000 00000000 00000000 00100000 01100000 00001000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][100] [0-0][reserve][0]

[0x0140000000001c00] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[7] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00011100 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][111] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14133100002245c9] MPU_CONV: [0x50] os_en[disable] calc_rate[1] kernel_h[3] kernel_w[3] stride_h[disable] stride_w[disable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00010011 00110001 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][0] [52-52][calc_rate][1] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c0004c013000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[19] wsize[19] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000100 11000000 00010011 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][10011] [37-24][wsize][10011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000a0012d0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[320] addr[4816]
[0b 00001100 01000000 00000100 00000000 00001010 00000000 00010010 11010000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 01000000] [18-0][addr][10010 11010000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe8439e3e5200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[283611028] Preemption_indi[1]
[0b 11111110 10000100 00111001 11100011 11100101 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][10000 11100111 10001111 10010100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 33   <---------
---------------------------------------------
hwlayer_name: npu_dma_out.DmaOut.layer.copy_out_340
---------------------------------------------
set depends:
  0. mpu0.Conv2d.layer.Conv_135_im_0.14
  1. mpu1.Conv2d.layer.Conv_135_im_0.15
clr depends: null
---------------------------------------------
[0xf541004000000000] MODULE_SYNC_NPU_DMA_OUT: [0x3d5] sync_set[mpu0,mpu1] sync_clr[] sync_id[0]
[0b 11110101 01000001 00000000 01000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010101] [53-38][sync_set][100 00000001] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xf940018040000000] MODULE_HEADER_NPU_DMA_OUT: [0x3e5] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111001 01000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100101] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000010000010] DMA_OUT_INFO_0: [0x00] mode[non_cascade] data_to[ddr] src_bit_width[16bit] src_line_size[16] src_line_stride[16]
[0b 00000000 00000010 00000000 00000000 00010000 00000000 00000000 00010000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_to][0] [50-48][src_bit_width][10] [47-24][src_line_size][10000] [23-0][src_line_stride][10000]

[0x0040000a00000140] DMA_OUT_INFO_1: [0x01] src_patch_size[320] src_patch_stride[320]
[0b 00000000 01000000 00000000 00001010 00000000 00000000 00000001 01000000]  [63-54][opcode][1] [53-27][src_patch_size][1 01000000] [26-0][src_patch_stride][1 01000000]

[0x0080000080000000] DMA_OUT_INFO_2: [0x02] src_addr[16] dst_offset_addr[0]
[0b 00000000 10000000 00000000 00000000 10000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_addr][10000] [26-0][dst_offset_addr][0]

[0x00c0000080000140] DMA_OUT_INFO_3: [0x03] dst_line_stride[2] dst_patch_stride[40]
[0b 00000000 11000000 00000000 00000000 10000000 00000000 00000001 01000000]  [63-54][opcode][11] [53-30][dst_line_stride][10] [29-3][dst_patch_stride][101000] [2-0][reserve][0]

[0x010004c004c01fd9] DMA_OUT_INFO_4: [0x04] src_hsize[19] src_wsize[19] src_ch[127] src_layout[npufmt] dst_layout[nchw]
[0b 00000001 00000000 00000100 11000000 00000100 11000000 00011111 11011001]  [63-54][opcode][100] [53-38][src_hsize][10011] [37-22][src_wsize][10011] [21-6][src_ch][1111111] [5-3][src_layout][11] [3-0][dst_layout][1]

[0x0150000000009200] DMA_OUT_INFO_5: [0x05] data_type[feature_map] compress_en[disable] depad_en[disable] depad_hsize[0] depad_wsize[0] dst_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable] dst_bit_width[16bit] src_dtype[fp] dst_dtype[fp]
[0b 00000001 01010000 00000000 00000000 00000000 00000000 10010010 00000000]  [63-54][opcode][101] [53-52][data_type][1] [51-51][compress_en][0] [50-50][depad_en][0] [49-42][depad_hsize][0] [41-34][depad_wsize][0] [33-31][dst_base_id][0] [30-28][reserve][0] [27-27][src_reuse_en][0] [26-23][src_reuse_id][0] [22-22][dst_reuse_en][0] [21-18][dst_reuse_id][0] [17-17][astype_en][0] [16-14][dst_bit_width][10] [13-11][src_dtype][10] [10-8][dst_dtype][10] [7-0][reserve][0]

[0xfd5474aeace00000] MODULE_TAIL_NPU_DMA_OUT: [0x3f5] check_sum[1372764851] Preemption_indi[1]
[0b 11111101 01010100 01110100 10101110 10101100 11100000 00000000 00000000]  [63-54][opcode][11 11110101] [53-22][check_sum][1010001 11010010 10111010 10110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

