
---------- Begin Simulation Statistics ----------
final_tick                                 6903623500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66364                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   106292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   150.69                       # Real time elapsed on the host
host_tick_rate                               45814782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006904                       # Number of seconds simulated
sim_ticks                                  6903623500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9714186                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8820764                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.380724                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.380724                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1014335                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   536918                       # number of floating regfile writes
system.cpu.idleCycles                          135261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               158862                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1455785                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.445478                       # Inst execution rate
system.cpu.iew.exec_refs                      4855922                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1599613                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1483944                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3950771                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                968                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5157                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1674836                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23415014                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3256309                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            348038                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19958068                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9879                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2443887                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136194                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2457477                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            368                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        85846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          73016                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25896944                       # num instructions consuming a value
system.cpu.iew.wb_count                      19708787                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575638                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14907257                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.427423                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19822224                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31116294                       # number of integer regfile reads
system.cpu.int_regfile_writes                16123421                       # number of integer regfile writes
system.cpu.ipc                               0.724258                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.724258                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            217947      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14645182     72.12%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48487      0.24%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133140      0.66%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1504      0.01%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9323      0.05%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40019      0.20%     74.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21138      0.10%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256748      1.26%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6213      0.03%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8093      0.04%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3652      0.02%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3251652     16.01%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1255951      6.19%     98.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44888      0.22%     98.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         362113      1.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20306109                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  953575                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1875503                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       893112                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1092104                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      283964                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  138014     48.60%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    165      0.06%     48.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1011      0.36%     49.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29530     10.40%     59.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   59      0.02%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103655     36.50%     95.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10008      3.52%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               662      0.23%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              859      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19418551                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52726600                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18815675                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29721521                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23413531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20306109                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1483                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7398276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             33937                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14268152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13671987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.485235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.108995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7594856     55.55%     55.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1307647      9.56%     65.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1127630      8.25%     73.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1164734      8.52%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              801203      5.86%     87.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              631899      4.62%     92.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              623780      4.56%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              219891      1.61%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              200347      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13671987                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.470685                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            260780                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99993                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3950771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1674836                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8399800                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13807248                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85531                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2950299                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2436583                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            136061                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1514006                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1495998                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.810573                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  192373                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11667                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1845                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7391423                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            134967                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12676516                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.263492                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.114746                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7436669     58.66%     58.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1746448     13.78%     72.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1123356      8.86%     81.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          873539      6.89%     88.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          224665      1.77%     89.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          437501      3.45%     93.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133163      1.05%     94.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           91648      0.72%     95.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          609527      4.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12676516                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        609527                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3758130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3758130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3758130                       # number of overall hits
system.cpu.dcache.overall_hits::total         3758130                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       108351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108351                       # number of overall misses
system.cpu.dcache.overall_misses::total        108351                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5766257492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5766257492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5766257492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5766257492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3866481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3866481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3866481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3866481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028023                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53218.313555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53218.313555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53218.313555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53218.313555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               871                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.963261                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.454545                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43117                       # number of writebacks
system.cpu.dcache.writebacks::total             43117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47982                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60369                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3485296493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3485296493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3485296493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3485296493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015613                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015613                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57733.215607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57733.215607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57733.215607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57733.215607                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2339802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2339802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        71417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3112643500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3112643500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2411219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2411219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43584.069619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43584.069619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    869052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    869052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37061.367222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37061.367222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2653613992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2653613992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71847.457411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71847.457411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616244493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616244493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70862.526896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70862.526896                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.511920                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3818499                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.252646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.511920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7793331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7793331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1363939                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8610511                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2705337                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                856006                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 136194                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1383332                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1995                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25615227                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9548                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3254479                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1599624                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3331                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16695                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1470962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15920274                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2950299                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1700038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12055785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  276272                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  882                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1339666                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 23152                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13671987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.982806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9148920     66.92%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   160187      1.17%     68.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   499518      3.65%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   366550      2.68%     74.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   333495      2.44%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   284136      2.08%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   380474      2.78%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   177141      1.30%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2321566     16.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13671987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213678                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.153037                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1336283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1336283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1336283                       # number of overall hits
system.cpu.icache.overall_hits::total         1336283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3383                       # number of overall misses
system.cpu.icache.overall_misses::total          3383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205330000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205330000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205330000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205330000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1339666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1339666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1339666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1339666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002525                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60694.649719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60694.649719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60694.649719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60694.649719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2106                       # number of writebacks
system.cpu.icache.writebacks::total              2106                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          763                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          763                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          763                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          763                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164011000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164011000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001956                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62599.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62599.618321                       # average overall mshr miss latency
system.cpu.icache.replacements                   2106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1336283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1336283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1339666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1339666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60694.649719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60694.649719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62599.618321                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.428784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1338903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            511.031679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.428784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2681952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2681952                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1340690                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1348                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      841278                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1255552                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2255                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 368                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 219567                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    713                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6903623500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 136194                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1728992                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4158254                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12778                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3132019                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4503750                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24813093                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9682                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 799024                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 710418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2947944                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             165                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31874552                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67764162                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39859223                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1127180                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10445674                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4091640                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35462552                       # The number of ROB reads
system.cpu.rob.writes                        47813583                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15412                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15903                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data               15412                       # number of overall hits
system.l2.overall_hits::total                   15903                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44957                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47080                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2123                       # number of overall misses
system.l2.overall_misses::.cpu.data             44957                       # number of overall misses
system.l2.overall_misses::total                 47080                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    154702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3230958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3385660000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    154702000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3230958000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3385660000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62983                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62983                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.812165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.744703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.747503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.812165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.744703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.747503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72869.524258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71867.740285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71912.914189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72869.524258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71867.740285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71912.914189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28264                       # number of writebacks
system.l2.writebacks::total                     28264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47079                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2771139750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2904153750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2771139750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2904153750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.744703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747487                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.744703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.747487                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61639.783571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61686.818964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61639.783571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61686.818964                       # average overall mshr miss latency
system.l2.replacements                          39346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2102                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2102                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2102                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2102                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1134                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35787                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2548831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2548831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71222.273451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71222.273451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182524750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182524750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60986.524436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60986.524436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    154702000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154702000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.812165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72869.524258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72869.524258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.811783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62683.317625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    682126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    682126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.391078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74386.750273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74386.750273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    588615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    588615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.391078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64189.203926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64189.203926                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7758.229490                       # Cycle average of tags in use
system.l2.tags.total_refs                      124912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.627624                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.473451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       261.546523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7438.209516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.907985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1046850                       # Number of tag accesses
system.l2.tags.data_accesses                  1046850                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001677134500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              122036                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28264                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47079                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28264                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.818234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.154235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.317130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.51%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.092308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1679     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.25%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.74%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3013056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    436.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6889643500                       # Total gap between requests
system.mem_ctrls.avgGap                      91443.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2876736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19671988.195764150470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 416699433.275873184204                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 261817290.586602807045                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2122                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44957                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28264                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62987000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1287635000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 153887589750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29682.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28641.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5444650.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2877248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3013056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2122                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44957                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19671988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    416773597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        436445585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19671988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19671988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262021241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262021241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262021241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19671988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    416773597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       698466827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47071                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28242                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               468040750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1350622000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9943.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28693.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25642                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   501.773059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   291.056125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.558556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2685     27.95%     27.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1520     15.82%     43.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          643      6.69%     50.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          442      4.60%     55.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          360      3.75%     58.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          297      3.09%     61.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          226      2.35%     64.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          356      3.71%     67.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3077     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3012544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              436.371421                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              261.817291                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35571480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18906690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174080340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75888360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 544571040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1631286420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1277276640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3757580970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.291120                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3290967250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    230360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3382296250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33015360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17548080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      162006600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71534880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 544571040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1610319540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1294932960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3733928460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.865020                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3338690250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    230360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3334573250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28264                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10188                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35787                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4821952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4821952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4821952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47079                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49646750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58848750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             26068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180595                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187935                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       302080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6623104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6925184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39352                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101393     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    942      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102335                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6903623500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107699000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3931497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90553500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
