
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2853.480 ; gain = 2.020 ; free physical = 3785 ; free virtual = 444682
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan" "*.svh"]] 
# }
# synth_design -top i2c_fix \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top i2c_fix -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65974
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_1p with formal parameter declaration list [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_ram_1p.sv:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 2859 ; free virtual = 444015
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_fix' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fix.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'i2c_reg_top' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000011111 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 31'b0000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000111 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_reg_top.sv:2912]
INFO: [Synth 8-6155] done synthesizing module 'i2c_reg_top' (20#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'i2c_core' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_core.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_core.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_core.sv:257]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (21#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (21#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (21#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'i2c_fsm' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fsm.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fsm.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fsm.sv:390]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fsm.sv:742]
INFO: [Synth 8-6155] done synthesizing module 'i2c_fsm' (22#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fsm.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (23#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'i2c_core' (24#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_core.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'i2c_fix' (25#1) [/home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/i2c_fix.sv:7]
WARNING: [Synth 8-3917] design i2c_fix has port cio_scl_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_scl_en_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_sda_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_sda_en_o driven by constant 0
WARNING: [Synth 8-7129] Port reg2hw[alert_test][q] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[alert_test][qe] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][7] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][6] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][5] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][4] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][3] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][2] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][1] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[rdata][q][0] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[fifo_ctrl][rxilvl][qe] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[fifo_ctrl][fmtilvl][qe] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][7] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][6] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][5] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][4] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][3] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][2] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][1] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][abyte][q][0] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][signal][q][1] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[acqdata][signal][q][0] in module i2c_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 3351 ; free virtual = 444627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 3341 ; free virtual = 444654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 3342 ; free virtual = 444655
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'i2c_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle | 00000000000000000000000000000000000000000000001 |                           000000
                  Active | 00000000000000000000000000000000000000000000010 |                           010110
            ReadClockLow | 00000000000000000000000000000000000000000000100 |                           001110
            ReadSetupBit | 00000000000000000000000000000000000000000001000 |                           001111
          ReadClockPulse | 00000000000000000000000000000000000000000010000 |                           010000
             ReadHoldBit | 00000000000000000000000000000000000000000100000 |                           010001
         HostClockLowAck | 00000000000000000000000000000000000000001000000 |                           010010
         HostSetupBitAck | 00000000000000000000000000000000000000010000000 |                           010011
       HostClockPulseAck | 00000000000000000000000000000000000000100000000 |                           010100
          HostHoldBitAck | 00000000000000000000000000000000000001000000000 |                           010101
              SetupStart | 00000000000000000000000000000000000010000000000 |                           000010
               HoldStart | 00000000000000000000000000000000000100000000000 |                           000011
              ClockStart | 00000000000000000000000000000000001000000000000 |                           010111
                ClockLow | 00000000000000000000000000000000010000000000000 |                           000110
                SetupBit | 00000000000000000000000000000000100000000000000 |                           000111
              ClockPulse | 00000000000000000000000000000001000000000000000 |                           001000
                 HoldBit | 00000000000000000000000000000010000000000000000 |                           001001
             ClockLowAck | 00000000000000000000000000000100000000000000000 |                           001010
             SetupDevAck | 00000000000000000000000000001000000000000000000 |                           001011
           ClockPulseAck | 00000000000000000000000000010000000000000000000 |                           001100
              HoldDevAck | 00000000000000000000000000100000000000000000000 |                           001101
              PopFmtFifo | 00000000000000000000000001000000000000000000000 |                           000001
               ClockStop | 00000000000000000000000010000000000000000000000 |                           011000
               SetupStop | 00000000000000000000000100000000000000000000000 |                           000100
                HoldStop | 00000000000000000000001000000000000000000000000 |                           000101
            AcquireStart | 00000000000000000000010000000000000000000000000 |                           011001
                AddrRead | 00000000000000000000100000000000000000000000000 |                           011010
             AddrAckWait | 00000000000000000001000000000000000000000000000 |                           011011
     StretchAddrTransmit | 00000000000000000010000000000000000000000000000 |                           101101
      StretchAddrAcquire | 00000000000000000100000000000000000000000000000 |                           101110
            AddrAckSetup | 00000000000000001000000000000000000000000000000 |                           011100
            AddrAckPulse | 00000000000000010000000000000000000000000000000 |                           011101
             AddrAckHold | 00000000000000100000000000000000000000000000000 |                           011110
          StretchTxEmpty | 00000000000001000000000000000000000000000000000 |                           101011
            TransmitWait | 00000000000010000000000000000000000000000000000 |                           011111
           TransmitSetup | 00000000000100000000000000000000000000000000000 |                           100000
           TransmitPulse | 00000000001000000000000000000000000000000000000 |                           100001
            TransmitHold | 00000000010000000000000000000000000000000000000 |                           100010
             TransmitAck | 00000000100000000000000000000000000000000000000 |                           100011
               PopTxFifo | 00000001000000000000000000000000000000000000000 |                           101001
          StretchAcqFull | 00000010000000000000000000000000000000000000000 |                           101100
             AcquireByte | 00000100000000000000000000000000000000000000000 |                           100100
          AcquireAckWait | 00001000000000000000000000000000000000000000000 |                           100101
         AcquireAckSetup | 00010000000000000000000000000000000000000000000 |                           100110
         AcquireAckPulse | 00100000000000000000000000000000000000000000000 |                           100111
          AcquireAckHold | 01000000000000000000000000000000000000000000000 |                           101000
              AcquireSrP | 10000000000000000000000000000000000000000000000 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'i2c_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 2865 ; free virtual = 444415
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   5 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 8     
	   3 Input    7 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               13 Bit    Registers := 64    
	               10 Bit    Registers := 64    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 133   
	                7 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 175   
+---Muxes : 
	  47 Input   47 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 30    
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	  47 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 12    
	  47 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 21    
	   3 Input    4 Bit        Muxes := 2     
	  47 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 301   
	   3 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	  47 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design i2c_fix has port cio_scl_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_scl_en_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_sda_o driven by constant 0
WARNING: [Synth 8-3917] design i2c_fix has port cio_sda_en_o driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1251 ; free virtual = 444904
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1312 ; free virtual = 444907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1305 ; free virtual = 444906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1427 ; free virtual = 444901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1426 ; free virtual = 444901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1416 ; free virtual = 444897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1414 ; free virtual = 444896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1402 ; free virtual = 444885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1411 ; free virtual = 444895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    90|
|3     |LUT1   |    44|
|4     |LUT2   |   485|
|5     |LUT3   |   151|
|6     |LUT4   |   253|
|7     |LUT5   |   166|
|8     |LUT6   |   959|
|9     |MUXF7  |   265|
|10    |MUXF8  |   108|
|11    |FDCE   |   328|
|12    |FDPE   |    38|
|13    |FDRE   |  1920|
|14    |FDSE   |    64|
|15    |IBUF   |   468|
|16    |OBUF   |    88|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |  5428|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    66|
|3     |    i_decode_ack                        |prim_diff_decode                           |    31|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_41         |    13|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_46 |    13|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_47       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_48       |    12|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_42                         |    12|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_43                 |    12|
|10    |          u_sync_1                      |prim_generic_flop_44                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_45                       |    11|
|12    |    i_decode_ping                       |prim_diff_decode_35                        |    23|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_36         |     9|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_38 |     9|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0_39       |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_40       |     8|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync                            |     9|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync                    |     9|
|19    |          u_sync_1                      |prim_generic_flop                          |     1|
|20    |          u_sync_2                      |prim_generic_flop_37                       |     8|
|21    |  i2c_core                              |i2c_core                                   |  4628|
|22    |    intr_hw_ack_stop                    |prim_intr_hw                               |     2|
|23    |    intr_hw_acq_overflow                |prim_intr_hw_15                            |     2|
|24    |    intr_hw_fmt_overflow                |prim_intr_hw_16                            |     2|
|25    |    intr_hw_fmt_watermark               |prim_intr_hw_17                            |     2|
|26    |    intr_hw_host_timeout                |prim_intr_hw_18                            |     2|
|27    |    intr_hw_nak                         |prim_intr_hw_19                            |     2|
|28    |    intr_hw_rx_overflow                 |prim_intr_hw_20                            |     2|
|29    |    intr_hw_rx_watermark                |prim_intr_hw_21                            |     2|
|30    |    intr_hw_scl_interference            |prim_intr_hw_22                            |     2|
|31    |    intr_hw_sda_interference            |prim_intr_hw_23                            |     3|
|32    |    intr_hw_sda_unstable                |prim_intr_hw_24                            |     3|
|33    |    intr_hw_stretch_timeout             |prim_intr_hw_25                            |     3|
|34    |    intr_hw_trans_complete              |prim_intr_hw_26                            |     3|
|35    |    intr_hw_tx_empty                    |prim_intr_hw_27                            |     2|
|36    |    intr_hw_tx_nonempty                 |prim_intr_hw_28                            |     2|
|37    |    intr_hw_tx_overflow                 |prim_intr_hw_29                            |     2|
|38    |    u_i2c_acqfifo                       |prim_fifo_sync__parameterized2             |  1085|
|39    |    u_i2c_fmtfifo                       |prim_fifo_sync                             |  1454|
|40    |    u_i2c_fsm                           |i2c_fsm                                    |   938|
|41    |    u_i2c_rxfifo                        |prim_fifo_sync__parameterized0             |   959|
|42    |    u_i2c_sync_scl                      |prim_flop_2sync__parameterized0            |    34|
|43    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync__parameterized0_32 |    34|
|44    |        u_sync_1                        |prim_generic_flop__parameterized0_33       |     1|
|45    |        u_sync_2                        |prim_generic_flop__parameterized0_34       |    33|
|46    |    u_i2c_sync_sda                      |prim_flop_2sync__parameterized0_30         |     4|
|47    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync__parameterized0    |     4|
|48    |        u_sync_1                        |prim_generic_flop__parameterized0          |     1|
|49    |        u_sync_2                        |prim_generic_flop__parameterized0_31       |     3|
|50    |    u_i2c_txfifo                        |prim_fifo_sync__parameterized1             |    82|
|51    |  u_reg                                 |i2c_reg_top                                |   177|
|52    |    u_intr_state_ack_stop               |prim_subreg                                |     1|
|53    |    u_intr_state_acq_overflow           |prim_subreg_0                              |     1|
|54    |    u_intr_state_fmt_overflow           |prim_subreg_1                              |     1|
|55    |    u_intr_state_fmt_watermark          |prim_subreg_2                              |     1|
|56    |    u_intr_state_host_timeout           |prim_subreg_3                              |     1|
|57    |    u_intr_state_nak                    |prim_subreg_4                              |     1|
|58    |    u_intr_state_rx_overflow            |prim_subreg_5                              |     1|
|59    |    u_intr_state_rx_watermark           |prim_subreg_6                              |     2|
|60    |    u_intr_state_scl_interference       |prim_subreg_7                              |     1|
|61    |    u_intr_state_sda_interference       |prim_subreg_8                              |     1|
|62    |    u_intr_state_sda_unstable           |prim_subreg_9                              |     1|
|63    |    u_intr_state_stretch_timeout        |prim_subreg_10                             |     1|
|64    |    u_intr_state_trans_complete         |prim_subreg_11                             |     1|
|65    |    u_intr_state_tx_empty               |prim_subreg_12                             |     1|
|66    |    u_intr_state_tx_nonempty            |prim_subreg_13                             |     1|
|67    |    u_intr_state_tx_overflow            |prim_subreg_14                             |     1|
|68    |    u_reg_if                            |tlul_adapter_reg                           |   158|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1409 ; free virtual = 444894
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 374 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1408 ; free virtual = 444893
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 1410 ; free virtual = 444896
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 1446 ; free virtual = 444979
INFO: [Netlist 29-17] Analyzing 463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 1375 ; free virtual = 444944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: acb318d4
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2882.590 ; gain = 29.109 ; free physical = 1571 ; free virtual = 445148
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/util_temp_i2c_fix_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/timing_temp_i2c_fix_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2990.254 ; gain = 107.664 ; free physical = 1284 ; free virtual = 444748
# report_power -file /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/power_temp_i2c_fix_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_15-06-2022T18-47-32/i2c_opentitan_viv.json/i2c_opentitan/power_temp_i2c_fix_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 18:57:01 2022...
real 149.42
user 148.71
sys 15.97
