#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014be036e310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014be03ae2b0_0 .net "PC", 31 0, v0000014be03a8110_0;  1 drivers
v0000014be03ae710_0 .var "clk", 0 0;
v0000014be03adef0_0 .net "clkout", 0 0, L_0000014be04c7a30;  1 drivers
v0000014be03ad590_0 .net "cycles_consumed", 31 0, v0000014be03a9cc0_0;  1 drivers
v0000014be03ad810_0 .var "rst", 0 0;
S_0000014be0313160 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014be036e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014be0388c80 .param/l "RType" 0 4 2, C4<000000>;
P_0000014be0388cb8 .param/l "add" 0 4 5, C4<100000>;
P_0000014be0388cf0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014be0388d28 .param/l "addu" 0 4 5, C4<100001>;
P_0000014be0388d60 .param/l "and_" 0 4 5, C4<100100>;
P_0000014be0388d98 .param/l "andi" 0 4 8, C4<001100>;
P_0000014be0388dd0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014be0388e08 .param/l "bne" 0 4 10, C4<000101>;
P_0000014be0388e40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000014be0388e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014be0388eb0 .param/l "j" 0 4 12, C4<000010>;
P_0000014be0388ee8 .param/l "jal" 0 4 12, C4<000011>;
P_0000014be0388f20 .param/l "jr" 0 4 6, C4<001000>;
P_0000014be0388f58 .param/l "lw" 0 4 8, C4<100011>;
P_0000014be0388f90 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014be0388fc8 .param/l "or_" 0 4 5, C4<100101>;
P_0000014be0389000 .param/l "ori" 0 4 8, C4<001101>;
P_0000014be0389038 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014be0389070 .param/l "sll" 0 4 6, C4<000000>;
P_0000014be03890a8 .param/l "slt" 0 4 5, C4<101010>;
P_0000014be03890e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000014be0389118 .param/l "srl" 0 4 6, C4<000010>;
P_0000014be0389150 .param/l "sub" 0 4 5, C4<100010>;
P_0000014be0389188 .param/l "subu" 0 4 5, C4<100011>;
P_0000014be03891c0 .param/l "sw" 0 4 8, C4<101011>;
P_0000014be03891f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014be0389230 .param/l "xori" 0 4 8, C4<001110>;
L_0000014be0355970 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c79c0 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c78e0 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c7090 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c72c0 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c7640 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c7800 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c6df0 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c7a30 .functor OR 1, v0000014be03ae710_0, v0000014be03740c0_0, C4<0>, C4<0>;
L_0000014be04c7870 .functor OR 1, L_0000014be03ae8f0, L_0000014be03ad270, C4<0>, C4<0>;
L_0000014be04c7950 .functor AND 1, L_0000014be03ad3b0, L_0000014be03ad450, C4<1>, C4<1>;
L_0000014be04c7aa0 .functor NOT 1, v0000014be03ad810_0, C4<0>, C4<0>, C4<0>;
L_0000014be04c7250 .functor OR 1, L_0000014be04d8c60, L_0000014be04d8d00, C4<0>, C4<0>;
L_0000014be04c7b10 .functor OR 1, L_0000014be04c7250, L_0000014be04d8800, C4<0>, C4<0>;
L_0000014be04c76b0 .functor OR 1, L_0000014be04d88a0, L_0000014be04d7f40, C4<0>, C4<0>;
L_0000014be04c7330 .functor AND 1, L_0000014be04d9840, L_0000014be04c76b0, C4<1>, C4<1>;
L_0000014be04c6fb0 .functor OR 1, L_0000014be04d8080, L_0000014be04d9200, C4<0>, C4<0>;
L_0000014be04c6d10 .functor AND 1, L_0000014be04d90c0, L_0000014be04c6fb0, C4<1>, C4<1>;
L_0000014be04c7480 .functor NOT 1, L_0000014be04c7a30, C4<0>, C4<0>, C4<0>;
v0000014be03a8bb0_0 .net "ALUOp", 3 0, v0000014be0374020_0;  1 drivers
v0000014be03a8070_0 .net "ALUResult", 31 0, v0000014be03a66a0_0;  1 drivers
v0000014be03a7d50_0 .net "ALUSrc", 0 0, v0000014be0373620_0;  1 drivers
v0000014be03a8b10_0 .net "ALUin2", 31 0, L_0000014be04d8f80;  1 drivers
v0000014be03a8c50_0 .net "MemReadEn", 0 0, v0000014be0373c60_0;  1 drivers
v0000014be03a7b70_0 .net "MemWriteEn", 0 0, v0000014be03736c0_0;  1 drivers
v0000014be03a8e30_0 .net "MemtoReg", 0 0, v0000014be0373760_0;  1 drivers
v0000014be03a7c10_0 .net "PC", 31 0, v0000014be03a8110_0;  alias, 1 drivers
v0000014be03a81b0_0 .net "PCPlus1", 31 0, L_0000014be03ae670;  1 drivers
v0000014be03a8250_0 .net "PCsrc", 1 0, v0000014be03a5a20_0;  1 drivers
v0000014be03a82f0_0 .net "RegDst", 0 0, v0000014be03738a0_0;  1 drivers
v0000014be03a8390_0 .net "RegWriteEn", 0 0, v0000014be0373ee0_0;  1 drivers
v0000014be03a8430_0 .net "WriteRegister", 4 0, L_0000014be04d89e0;  1 drivers
v0000014be03a84d0_0 .net *"_ivl_0", 0 0, L_0000014be0355970;  1 drivers
L_0000014be047ec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014be03a7df0_0 .net/2u *"_ivl_10", 4 0, L_0000014be047ec90;  1 drivers
L_0000014be047f080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a7490_0 .net *"_ivl_101", 15 0, L_0000014be047f080;  1 drivers
v0000014be03a91f0_0 .net *"_ivl_102", 31 0, L_0000014be03adbd0;  1 drivers
L_0000014be047f0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a8cf0_0 .net *"_ivl_105", 25 0, L_0000014be047f0c8;  1 drivers
L_0000014be047f110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a8ed0_0 .net/2u *"_ivl_106", 31 0, L_0000014be047f110;  1 drivers
v0000014be03a77b0_0 .net *"_ivl_108", 0 0, L_0000014be03ad3b0;  1 drivers
L_0000014be047f158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014be03a7a30_0 .net/2u *"_ivl_110", 5 0, L_0000014be047f158;  1 drivers
v0000014be03a8570_0 .net *"_ivl_112", 0 0, L_0000014be03ad450;  1 drivers
v0000014be03a7cb0_0 .net *"_ivl_115", 0 0, L_0000014be04c7950;  1 drivers
v0000014be03a89d0_0 .net *"_ivl_116", 47 0, L_0000014be03ae530;  1 drivers
L_0000014be047f1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a8610_0 .net *"_ivl_119", 15 0, L_0000014be047f1a0;  1 drivers
L_0000014be047ecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014be03a78f0_0 .net/2u *"_ivl_12", 5 0, L_0000014be047ecd8;  1 drivers
v0000014be03a75d0_0 .net *"_ivl_120", 47 0, L_0000014be03ae5d0;  1 drivers
L_0000014be047f1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a7670_0 .net *"_ivl_123", 15 0, L_0000014be047f1e8;  1 drivers
v0000014be03a86b0_0 .net *"_ivl_125", 0 0, L_0000014be03ad4f0;  1 drivers
v0000014be03a7710_0 .net *"_ivl_126", 31 0, L_0000014be03ad630;  1 drivers
v0000014be03a8d90_0 .net *"_ivl_128", 47 0, L_0000014be03ad6d0;  1 drivers
v0000014be03a8750_0 .net *"_ivl_130", 47 0, L_0000014be03ae990;  1 drivers
v0000014be03a7990_0 .net *"_ivl_132", 47 0, L_0000014be03adc70;  1 drivers
v0000014be03a9010_0 .net *"_ivl_134", 47 0, L_0000014be03add10;  1 drivers
L_0000014be047f230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014be03a90b0_0 .net/2u *"_ivl_138", 1 0, L_0000014be047f230;  1 drivers
v0000014be03a87f0_0 .net *"_ivl_14", 0 0, L_0000014be03adb30;  1 drivers
v0000014be03a7850_0 .net *"_ivl_140", 0 0, L_0000014be03ade50;  1 drivers
L_0000014be047f278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014be03a8890_0 .net/2u *"_ivl_142", 1 0, L_0000014be047f278;  1 drivers
v0000014be03a7350_0 .net *"_ivl_144", 0 0, L_0000014be03aea30;  1 drivers
L_0000014be047f2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014be03a73f0_0 .net/2u *"_ivl_146", 1 0, L_0000014be047f2c0;  1 drivers
v0000014be03a7ad0_0 .net *"_ivl_148", 0 0, L_0000014be04d8b20;  1 drivers
L_0000014be047f308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000014be03a8930_0 .net/2u *"_ivl_150", 31 0, L_0000014be047f308;  1 drivers
L_0000014be047f350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000014be03a7530_0 .net/2u *"_ivl_152", 31 0, L_0000014be047f350;  1 drivers
v0000014be03a7f30_0 .net *"_ivl_154", 31 0, L_0000014be04d7d60;  1 drivers
v0000014be03a7e90_0 .net *"_ivl_156", 31 0, L_0000014be04d8940;  1 drivers
L_0000014be047ed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000014be0479030_0 .net/2u *"_ivl_16", 4 0, L_0000014be047ed20;  1 drivers
v0000014be0479670_0 .net *"_ivl_160", 0 0, L_0000014be04c7aa0;  1 drivers
L_0000014be047f3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be047a390_0 .net/2u *"_ivl_162", 31 0, L_0000014be047f3e0;  1 drivers
L_0000014be047f4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014be04790d0_0 .net/2u *"_ivl_166", 5 0, L_0000014be047f4b8;  1 drivers
v0000014be0479170_0 .net *"_ivl_168", 0 0, L_0000014be04d8c60;  1 drivers
L_0000014be047f500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014be0478db0_0 .net/2u *"_ivl_170", 5 0, L_0000014be047f500;  1 drivers
v0000014be0478ef0_0 .net *"_ivl_172", 0 0, L_0000014be04d8d00;  1 drivers
v0000014be0479210_0 .net *"_ivl_175", 0 0, L_0000014be04c7250;  1 drivers
L_0000014be047f548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014be047a930_0 .net/2u *"_ivl_176", 5 0, L_0000014be047f548;  1 drivers
v0000014be0479df0_0 .net *"_ivl_178", 0 0, L_0000014be04d8800;  1 drivers
v0000014be0479850_0 .net *"_ivl_181", 0 0, L_0000014be04c7b10;  1 drivers
L_0000014be047f590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be04792b0_0 .net/2u *"_ivl_182", 15 0, L_0000014be047f590;  1 drivers
v0000014be047aa70_0 .net *"_ivl_184", 31 0, L_0000014be04d97a0;  1 drivers
v0000014be047a4d0_0 .net *"_ivl_187", 0 0, L_0000014be04d7ea0;  1 drivers
v0000014be047a9d0_0 .net *"_ivl_188", 15 0, L_0000014be04d8da0;  1 drivers
v0000014be047a6b0_0 .net *"_ivl_19", 4 0, L_0000014be03adf90;  1 drivers
v0000014be0479350_0 .net *"_ivl_190", 31 0, L_0000014be04d9160;  1 drivers
v0000014be0478f90_0 .net *"_ivl_194", 31 0, L_0000014be04d8e40;  1 drivers
L_0000014be047f5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be04795d0_0 .net *"_ivl_197", 25 0, L_0000014be047f5d8;  1 drivers
L_0000014be047f620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be0479990_0 .net/2u *"_ivl_198", 31 0, L_0000014be047f620;  1 drivers
L_0000014be047ec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014be04793f0_0 .net/2u *"_ivl_2", 5 0, L_0000014be047ec48;  1 drivers
v0000014be0479490_0 .net *"_ivl_20", 4 0, L_0000014be03ace10;  1 drivers
v0000014be0479530_0 .net *"_ivl_200", 0 0, L_0000014be04d9840;  1 drivers
L_0000014be047f668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014be047a610_0 .net/2u *"_ivl_202", 5 0, L_0000014be047f668;  1 drivers
v0000014be0479e90_0 .net *"_ivl_204", 0 0, L_0000014be04d88a0;  1 drivers
L_0000014be047f6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014be047ab10_0 .net/2u *"_ivl_206", 5 0, L_0000014be047f6b0;  1 drivers
v0000014be0478c70_0 .net *"_ivl_208", 0 0, L_0000014be04d7f40;  1 drivers
v0000014be0479710_0 .net *"_ivl_211", 0 0, L_0000014be04c76b0;  1 drivers
v0000014be047a430_0 .net *"_ivl_213", 0 0, L_0000014be04c7330;  1 drivers
L_0000014be047f6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014be047a570_0 .net/2u *"_ivl_214", 5 0, L_0000014be047f6f8;  1 drivers
v0000014be047a7f0_0 .net *"_ivl_216", 0 0, L_0000014be04d9700;  1 drivers
L_0000014be047f740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014be047a890_0 .net/2u *"_ivl_218", 31 0, L_0000014be047f740;  1 drivers
v0000014be0479cb0_0 .net *"_ivl_220", 31 0, L_0000014be04d9020;  1 drivers
v0000014be047a250_0 .net *"_ivl_224", 31 0, L_0000014be04d8260;  1 drivers
L_0000014be047f788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be04797b0_0 .net *"_ivl_227", 25 0, L_0000014be047f788;  1 drivers
L_0000014be047f7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be0479b70_0 .net/2u *"_ivl_228", 31 0, L_0000014be047f7d0;  1 drivers
v0000014be0479a30_0 .net *"_ivl_230", 0 0, L_0000014be04d90c0;  1 drivers
L_0000014be047f818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014be0478d10_0 .net/2u *"_ivl_232", 5 0, L_0000014be047f818;  1 drivers
v0000014be047a750_0 .net *"_ivl_234", 0 0, L_0000014be04d8080;  1 drivers
L_0000014be047f860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014be0478e50_0 .net/2u *"_ivl_236", 5 0, L_0000014be047f860;  1 drivers
v0000014be04798f0_0 .net *"_ivl_238", 0 0, L_0000014be04d9200;  1 drivers
v0000014be0479c10_0 .net *"_ivl_24", 0 0, L_0000014be04c78e0;  1 drivers
v0000014be0479ad0_0 .net *"_ivl_241", 0 0, L_0000014be04c6fb0;  1 drivers
v0000014be047a2f0_0 .net *"_ivl_243", 0 0, L_0000014be04c6d10;  1 drivers
L_0000014be047f8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014be0479d50_0 .net/2u *"_ivl_244", 5 0, L_0000014be047f8a8;  1 drivers
v0000014be047a1b0_0 .net *"_ivl_246", 0 0, L_0000014be04d92a0;  1 drivers
v0000014be0479f30_0 .net *"_ivl_248", 31 0, L_0000014be04d7e00;  1 drivers
L_0000014be047ed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014be0479fd0_0 .net/2u *"_ivl_26", 4 0, L_0000014be047ed68;  1 drivers
v0000014be047a070_0 .net *"_ivl_29", 4 0, L_0000014be03ad9f0;  1 drivers
v0000014be047a110_0 .net *"_ivl_32", 0 0, L_0000014be04c7090;  1 drivers
L_0000014be047edb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014be03a9860_0 .net/2u *"_ivl_34", 4 0, L_0000014be047edb0;  1 drivers
v0000014be03aaf80_0 .net *"_ivl_37", 4 0, L_0000014be03acd70;  1 drivers
v0000014be03aac60_0 .net *"_ivl_40", 0 0, L_0000014be04c72c0;  1 drivers
L_0000014be047edf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03aada0_0 .net/2u *"_ivl_42", 15 0, L_0000014be047edf8;  1 drivers
v0000014be03aabc0_0 .net *"_ivl_45", 15 0, L_0000014be03aceb0;  1 drivers
v0000014be03aaa80_0 .net *"_ivl_48", 0 0, L_0000014be04c7640;  1 drivers
v0000014be03aae40_0 .net *"_ivl_5", 5 0, L_0000014be03ad950;  1 drivers
L_0000014be047ee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03ab160_0 .net/2u *"_ivl_50", 36 0, L_0000014be047ee40;  1 drivers
L_0000014be047ee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03aab20_0 .net/2u *"_ivl_52", 31 0, L_0000014be047ee88;  1 drivers
v0000014be03aad00_0 .net *"_ivl_55", 4 0, L_0000014be03ada90;  1 drivers
v0000014be03aaee0_0 .net *"_ivl_56", 36 0, L_0000014be03ae0d0;  1 drivers
v0000014be03aa080_0 .net *"_ivl_58", 36 0, L_0000014be03ae7b0;  1 drivers
v0000014be03aa4e0_0 .net *"_ivl_62", 0 0, L_0000014be04c7800;  1 drivers
L_0000014be047eed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a9e00_0 .net/2u *"_ivl_64", 5 0, L_0000014be047eed0;  1 drivers
v0000014be03ab020_0 .net *"_ivl_67", 5 0, L_0000014be03ae350;  1 drivers
v0000014be03a9b80_0 .net *"_ivl_70", 0 0, L_0000014be04c6df0;  1 drivers
L_0000014be047ef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03ab0c0_0 .net/2u *"_ivl_72", 57 0, L_0000014be047ef18;  1 drivers
L_0000014be047ef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03aa760_0 .net/2u *"_ivl_74", 31 0, L_0000014be047ef60;  1 drivers
v0000014be03aa3a0_0 .net *"_ivl_77", 25 0, L_0000014be03ae490;  1 drivers
v0000014be03ab200_0 .net *"_ivl_78", 57 0, L_0000014be03ad1d0;  1 drivers
v0000014be03a9c20_0 .net *"_ivl_8", 0 0, L_0000014be04c79c0;  1 drivers
v0000014be03aa1c0_0 .net *"_ivl_80", 57 0, L_0000014be03ae850;  1 drivers
L_0000014be047efa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014be03aa260_0 .net/2u *"_ivl_84", 31 0, L_0000014be047efa8;  1 drivers
L_0000014be047eff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014be03a9ea0_0 .net/2u *"_ivl_88", 5 0, L_0000014be047eff0;  1 drivers
v0000014be03a94a0_0 .net *"_ivl_90", 0 0, L_0000014be03ae8f0;  1 drivers
L_0000014be047f038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014be03aa580_0 .net/2u *"_ivl_92", 5 0, L_0000014be047f038;  1 drivers
v0000014be03aa620_0 .net *"_ivl_94", 0 0, L_0000014be03ad270;  1 drivers
v0000014be03a9360_0 .net *"_ivl_97", 0 0, L_0000014be04c7870;  1 drivers
v0000014be03aa6c0_0 .net *"_ivl_98", 47 0, L_0000014be03ad770;  1 drivers
v0000014be03aa800_0 .net "adderResult", 31 0, L_0000014be03addb0;  1 drivers
v0000014be03a9ae0_0 .net "address", 31 0, L_0000014be03accd0;  1 drivers
v0000014be03aa120_0 .net "clk", 0 0, L_0000014be04c7a30;  alias, 1 drivers
v0000014be03a9cc0_0 .var "cycles_consumed", 31 0;
o0000014be0441048 .functor BUFZ 1, C4<z>; HiZ drive
v0000014be03a9400_0 .net "excep_flag", 0 0, o0000014be0441048;  0 drivers
v0000014be03aa8a0_0 .net "extImm", 31 0, L_0000014be04d8760;  1 drivers
v0000014be03a9d60_0 .net "funct", 5 0, L_0000014be03acf50;  1 drivers
v0000014be03a97c0_0 .net "hlt", 0 0, v0000014be03740c0_0;  1 drivers
v0000014be03a9540_0 .net "imm", 15 0, L_0000014be03ae030;  1 drivers
v0000014be03aa440_0 .net "immediate", 31 0, L_0000014be04d8ee0;  1 drivers
v0000014be03a9900_0 .net "input_clk", 0 0, v0000014be03ae710_0;  1 drivers
v0000014be03a95e0_0 .net "instruction", 31 0, L_0000014be04d8bc0;  1 drivers
v0000014be03a9f40_0 .net "memoryReadData", 31 0, v0000014be03a6a60_0;  1 drivers
v0000014be03aa300_0 .net "nextPC", 31 0, L_0000014be04d7cc0;  1 drivers
v0000014be03a9fe0_0 .net "opcode", 5 0, L_0000014be03ae210;  1 drivers
v0000014be03aa9e0_0 .net "rd", 4 0, L_0000014be03ae3f0;  1 drivers
v0000014be03a9680_0 .net "readData1", 31 0, L_0000014be04c6ca0;  1 drivers
v0000014be03a9720_0 .net "readData1_w", 31 0, L_0000014be04d9340;  1 drivers
v0000014be03a99a0_0 .net "readData2", 31 0, L_0000014be04c7170;  1 drivers
v0000014be03aa940_0 .net "rs", 4 0, L_0000014be03ad310;  1 drivers
v0000014be03a9a40_0 .net "rst", 0 0, v0000014be03ad810_0;  1 drivers
v0000014be03acff0_0 .net "rt", 4 0, L_0000014be03ad090;  1 drivers
v0000014be03ad8b0_0 .net "shamt", 31 0, L_0000014be03ae170;  1 drivers
v0000014be03acc30_0 .net "wire_instruction", 31 0, L_0000014be04c71e0;  1 drivers
v0000014be03acb90_0 .net "writeData", 31 0, L_0000014be04d9980;  1 drivers
v0000014be03ad130_0 .net "zero", 0 0, L_0000014be04d9520;  1 drivers
L_0000014be03ad950 .part L_0000014be04d8bc0, 26, 6;
L_0000014be03ae210 .functor MUXZ 6, L_0000014be03ad950, L_0000014be047ec48, L_0000014be0355970, C4<>;
L_0000014be03adb30 .cmp/eq 6, L_0000014be03ae210, L_0000014be047ecd8;
L_0000014be03adf90 .part L_0000014be04d8bc0, 11, 5;
L_0000014be03ace10 .functor MUXZ 5, L_0000014be03adf90, L_0000014be047ed20, L_0000014be03adb30, C4<>;
L_0000014be03ae3f0 .functor MUXZ 5, L_0000014be03ace10, L_0000014be047ec90, L_0000014be04c79c0, C4<>;
L_0000014be03ad9f0 .part L_0000014be04d8bc0, 21, 5;
L_0000014be03ad310 .functor MUXZ 5, L_0000014be03ad9f0, L_0000014be047ed68, L_0000014be04c78e0, C4<>;
L_0000014be03acd70 .part L_0000014be04d8bc0, 16, 5;
L_0000014be03ad090 .functor MUXZ 5, L_0000014be03acd70, L_0000014be047edb0, L_0000014be04c7090, C4<>;
L_0000014be03aceb0 .part L_0000014be04d8bc0, 0, 16;
L_0000014be03ae030 .functor MUXZ 16, L_0000014be03aceb0, L_0000014be047edf8, L_0000014be04c72c0, C4<>;
L_0000014be03ada90 .part L_0000014be04d8bc0, 6, 5;
L_0000014be03ae0d0 .concat [ 5 32 0 0], L_0000014be03ada90, L_0000014be047ee88;
L_0000014be03ae7b0 .functor MUXZ 37, L_0000014be03ae0d0, L_0000014be047ee40, L_0000014be04c7640, C4<>;
L_0000014be03ae170 .part L_0000014be03ae7b0, 0, 32;
L_0000014be03ae350 .part L_0000014be04d8bc0, 0, 6;
L_0000014be03acf50 .functor MUXZ 6, L_0000014be03ae350, L_0000014be047eed0, L_0000014be04c7800, C4<>;
L_0000014be03ae490 .part L_0000014be04d8bc0, 0, 26;
L_0000014be03ad1d0 .concat [ 26 32 0 0], L_0000014be03ae490, L_0000014be047ef60;
L_0000014be03ae850 .functor MUXZ 58, L_0000014be03ad1d0, L_0000014be047ef18, L_0000014be04c6df0, C4<>;
L_0000014be03accd0 .part L_0000014be03ae850, 0, 32;
L_0000014be03ae670 .arith/sum 32, v0000014be03a8110_0, L_0000014be047efa8;
L_0000014be03ae8f0 .cmp/eq 6, L_0000014be03ae210, L_0000014be047eff0;
L_0000014be03ad270 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f038;
L_0000014be03ad770 .concat [ 32 16 0 0], L_0000014be03accd0, L_0000014be047f080;
L_0000014be03adbd0 .concat [ 6 26 0 0], L_0000014be03ae210, L_0000014be047f0c8;
L_0000014be03ad3b0 .cmp/eq 32, L_0000014be03adbd0, L_0000014be047f110;
L_0000014be03ad450 .cmp/eq 6, L_0000014be03acf50, L_0000014be047f158;
L_0000014be03ae530 .concat [ 32 16 0 0], L_0000014be04c6ca0, L_0000014be047f1a0;
L_0000014be03ae5d0 .concat [ 32 16 0 0], v0000014be03a8110_0, L_0000014be047f1e8;
L_0000014be03ad4f0 .part L_0000014be03ae030, 15, 1;
LS_0000014be03ad630_0_0 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_4 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_8 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_12 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_16 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_20 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_24 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_0_28 .concat [ 1 1 1 1], L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0, L_0000014be03ad4f0;
LS_0000014be03ad630_1_0 .concat [ 4 4 4 4], LS_0000014be03ad630_0_0, LS_0000014be03ad630_0_4, LS_0000014be03ad630_0_8, LS_0000014be03ad630_0_12;
LS_0000014be03ad630_1_4 .concat [ 4 4 4 4], LS_0000014be03ad630_0_16, LS_0000014be03ad630_0_20, LS_0000014be03ad630_0_24, LS_0000014be03ad630_0_28;
L_0000014be03ad630 .concat [ 16 16 0 0], LS_0000014be03ad630_1_0, LS_0000014be03ad630_1_4;
L_0000014be03ad6d0 .concat [ 16 32 0 0], L_0000014be03ae030, L_0000014be03ad630;
L_0000014be03ae990 .arith/sum 48, L_0000014be03ae5d0, L_0000014be03ad6d0;
L_0000014be03adc70 .functor MUXZ 48, L_0000014be03ae990, L_0000014be03ae530, L_0000014be04c7950, C4<>;
L_0000014be03add10 .functor MUXZ 48, L_0000014be03adc70, L_0000014be03ad770, L_0000014be04c7870, C4<>;
L_0000014be03addb0 .part L_0000014be03add10, 0, 32;
L_0000014be03ade50 .cmp/eq 2, v0000014be03a5a20_0, L_0000014be047f230;
L_0000014be03aea30 .cmp/eq 2, v0000014be03a5a20_0, L_0000014be047f278;
L_0000014be04d8b20 .cmp/eq 2, v0000014be03a5a20_0, L_0000014be047f2c0;
L_0000014be04d7d60 .functor MUXZ 32, L_0000014be047f350, L_0000014be047f308, L_0000014be04d8b20, C4<>;
L_0000014be04d8940 .functor MUXZ 32, L_0000014be04d7d60, L_0000014be03addb0, L_0000014be03aea30, C4<>;
L_0000014be04d7cc0 .functor MUXZ 32, L_0000014be04d8940, L_0000014be03ae670, L_0000014be03ade50, C4<>;
L_0000014be04d8bc0 .functor MUXZ 32, L_0000014be04c71e0, L_0000014be047f3e0, L_0000014be04c7aa0, C4<>;
L_0000014be04d8c60 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f4b8;
L_0000014be04d8d00 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f500;
L_0000014be04d8800 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f548;
L_0000014be04d97a0 .concat [ 16 16 0 0], L_0000014be03ae030, L_0000014be047f590;
L_0000014be04d7ea0 .part L_0000014be03ae030, 15, 1;
LS_0000014be04d8da0_0_0 .concat [ 1 1 1 1], L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0;
LS_0000014be04d8da0_0_4 .concat [ 1 1 1 1], L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0;
LS_0000014be04d8da0_0_8 .concat [ 1 1 1 1], L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0;
LS_0000014be04d8da0_0_12 .concat [ 1 1 1 1], L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0, L_0000014be04d7ea0;
L_0000014be04d8da0 .concat [ 4 4 4 4], LS_0000014be04d8da0_0_0, LS_0000014be04d8da0_0_4, LS_0000014be04d8da0_0_8, LS_0000014be04d8da0_0_12;
L_0000014be04d9160 .concat [ 16 16 0 0], L_0000014be03ae030, L_0000014be04d8da0;
L_0000014be04d8760 .functor MUXZ 32, L_0000014be04d9160, L_0000014be04d97a0, L_0000014be04c7b10, C4<>;
L_0000014be04d8e40 .concat [ 6 26 0 0], L_0000014be03ae210, L_0000014be047f5d8;
L_0000014be04d9840 .cmp/eq 32, L_0000014be04d8e40, L_0000014be047f620;
L_0000014be04d88a0 .cmp/eq 6, L_0000014be03acf50, L_0000014be047f668;
L_0000014be04d7f40 .cmp/eq 6, L_0000014be03acf50, L_0000014be047f6b0;
L_0000014be04d9700 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f6f8;
L_0000014be04d9020 .functor MUXZ 32, L_0000014be04d8760, L_0000014be047f740, L_0000014be04d9700, C4<>;
L_0000014be04d8ee0 .functor MUXZ 32, L_0000014be04d9020, L_0000014be03ae170, L_0000014be04c7330, C4<>;
L_0000014be04d8260 .concat [ 6 26 0 0], L_0000014be03ae210, L_0000014be047f788;
L_0000014be04d90c0 .cmp/eq 32, L_0000014be04d8260, L_0000014be047f7d0;
L_0000014be04d8080 .cmp/eq 6, L_0000014be03acf50, L_0000014be047f818;
L_0000014be04d9200 .cmp/eq 6, L_0000014be03acf50, L_0000014be047f860;
L_0000014be04d92a0 .cmp/eq 6, L_0000014be03ae210, L_0000014be047f8a8;
L_0000014be04d7e00 .functor MUXZ 32, L_0000014be04c6ca0, v0000014be03a8110_0, L_0000014be04d92a0, C4<>;
L_0000014be04d9340 .functor MUXZ 32, L_0000014be04d7e00, L_0000014be04c7170, L_0000014be04c6d10, C4<>;
S_0000014be03132f0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014be037a740 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014be04c6ed0 .functor NOT 1, v0000014be0373620_0, C4<0>, C4<0>, C4<0>;
v0000014be0374ac0_0 .net *"_ivl_0", 0 0, L_0000014be04c6ed0;  1 drivers
v0000014be0374660_0 .net "in1", 31 0, L_0000014be04c7170;  alias, 1 drivers
v0000014be0374700_0 .net "in2", 31 0, L_0000014be04d8ee0;  alias, 1 drivers
v0000014be0373d00_0 .net "out", 31 0, L_0000014be04d8f80;  alias, 1 drivers
v0000014be0373580_0 .net "s", 0 0, v0000014be0373620_0;  alias, 1 drivers
L_0000014be04d8f80 .functor MUXZ 32, L_0000014be04d8ee0, L_0000014be04c7170, L_0000014be04c6ed0, C4<>;
S_0000014be02c29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014be0470090 .param/l "RType" 0 4 2, C4<000000>;
P_0000014be04700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014be0470100 .param/l "addi" 0 4 8, C4<001000>;
P_0000014be0470138 .param/l "addu" 0 4 5, C4<100001>;
P_0000014be0470170 .param/l "and_" 0 4 5, C4<100100>;
P_0000014be04701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014be04701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014be0470218 .param/l "bne" 0 4 10, C4<000101>;
P_0000014be0470250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014be0470288 .param/l "j" 0 4 12, C4<000010>;
P_0000014be04702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014be04702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014be0470330 .param/l "lw" 0 4 8, C4<100011>;
P_0000014be0470368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014be04703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014be04703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014be0470410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014be0470448 .param/l "sll" 0 4 6, C4<000000>;
P_0000014be0470480 .param/l "slt" 0 4 5, C4<101010>;
P_0000014be04704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014be04704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014be0470528 .param/l "sub" 0 4 5, C4<100010>;
P_0000014be0470560 .param/l "subu" 0 4 5, C4<100011>;
P_0000014be0470598 .param/l "sw" 0 4 8, C4<101011>;
P_0000014be04705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014be0470608 .param/l "xori" 0 4 8, C4<001110>;
v0000014be0374020_0 .var "ALUOp", 3 0;
v0000014be0373620_0 .var "ALUSrc", 0 0;
v0000014be0373c60_0 .var "MemReadEn", 0 0;
v0000014be03736c0_0 .var "MemWriteEn", 0 0;
v0000014be0373760_0 .var "MemtoReg", 0 0;
v0000014be03738a0_0 .var "RegDst", 0 0;
v0000014be0373ee0_0 .var "RegWriteEn", 0 0;
v0000014be0373da0_0 .net "funct", 5 0, L_0000014be03acf50;  alias, 1 drivers
v0000014be03740c0_0 .var "hlt", 0 0;
v0000014be0374160_0 .net "opcode", 5 0, L_0000014be03ae210;  alias, 1 drivers
v0000014be03742a0_0 .net "rst", 0 0, v0000014be03ad810_0;  alias, 1 drivers
E_0000014be037a5c0 .event anyedge, v0000014be03742a0_0, v0000014be0374160_0, v0000014be0373da0_0;
S_0000014be02c2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000014be037a940 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014be04c71e0 .functor BUFZ 32, L_0000014be04d7fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014be0372f40_0 .net "Data_Out", 31 0, L_0000014be04c71e0;  alias, 1 drivers
v0000014be0374340 .array "InstMem", 0 1023, 31 0;
v0000014be03743e0_0 .net *"_ivl_0", 31 0, L_0000014be04d7fe0;  1 drivers
v0000014be03747a0_0 .net *"_ivl_3", 9 0, L_0000014be04d95c0;  1 drivers
v0000014be0374520_0 .net *"_ivl_4", 11 0, L_0000014be04d8300;  1 drivers
L_0000014be047f398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014be0354880_0 .net *"_ivl_7", 1 0, L_0000014be047f398;  1 drivers
v0000014be0352e40_0 .net "addr", 31 0, v0000014be03a8110_0;  alias, 1 drivers
v0000014be03a7140_0 .var/i "i", 31 0;
L_0000014be04d7fe0 .array/port v0000014be0374340, L_0000014be04d8300;
L_0000014be04d95c0 .part v0000014be03a8110_0, 0, 10;
L_0000014be04d8300 .concat [ 10 2 0 0], L_0000014be04d95c0, L_0000014be047f398;
S_0000014be0311810 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014be04c6ca0 .functor BUFZ 32, L_0000014be04d9660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014be04c7170 .functor BUFZ 32, L_0000014be04d8620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014be03a5ca0_0 .net *"_ivl_0", 31 0, L_0000014be04d9660;  1 drivers
v0000014be03a6880_0 .net *"_ivl_10", 6 0, L_0000014be04d86c0;  1 drivers
L_0000014be047f470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014be03a5340_0 .net *"_ivl_13", 1 0, L_0000014be047f470;  1 drivers
v0000014be03a5980_0 .net *"_ivl_2", 6 0, L_0000014be04d8a80;  1 drivers
L_0000014be047f428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014be03a7000_0 .net *"_ivl_5", 1 0, L_0000014be047f428;  1 drivers
v0000014be03a71e0_0 .net *"_ivl_8", 31 0, L_0000014be04d8620;  1 drivers
v0000014be03a53e0_0 .net "clk", 0 0, L_0000014be04c7a30;  alias, 1 drivers
v0000014be03a5840_0 .var/i "i", 31 0;
v0000014be03a5d40_0 .net "readData1", 31 0, L_0000014be04c6ca0;  alias, 1 drivers
v0000014be03a6100_0 .net "readData2", 31 0, L_0000014be04c7170;  alias, 1 drivers
v0000014be03a6380_0 .net "readRegister1", 4 0, L_0000014be03ad310;  alias, 1 drivers
v0000014be03a5480_0 .net "readRegister2", 4 0, L_0000014be03ad090;  alias, 1 drivers
v0000014be03a6ba0 .array "registers", 31 0, 31 0;
v0000014be03a6ce0_0 .net "rst", 0 0, v0000014be03ad810_0;  alias, 1 drivers
v0000014be03a67e0_0 .net "we", 0 0, v0000014be0373ee0_0;  alias, 1 drivers
v0000014be03a6d80_0 .net "writeData", 31 0, L_0000014be04d9980;  alias, 1 drivers
v0000014be03a6560_0 .net "writeRegister", 4 0, L_0000014be04d89e0;  alias, 1 drivers
E_0000014be037aa00/0 .event negedge, v0000014be03742a0_0;
E_0000014be037aa00/1 .event posedge, v0000014be03a53e0_0;
E_0000014be037aa00 .event/or E_0000014be037aa00/0, E_0000014be037aa00/1;
L_0000014be04d9660 .array/port v0000014be03a6ba0, L_0000014be04d8a80;
L_0000014be04d8a80 .concat [ 5 2 0 0], L_0000014be03ad310, L_0000014be047f428;
L_0000014be04d8620 .array/port v0000014be03a6ba0, L_0000014be04d86c0;
L_0000014be04d86c0 .concat [ 5 2 0 0], L_0000014be03ad090, L_0000014be047f470;
S_0000014be03119a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014be0311810;
 .timescale 0 0;
v0000014be03a6e20_0 .var/i "i", 31 0;
S_0000014be02fb9a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014be037a900 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014be04c7b80 .functor NOT 1, v0000014be03738a0_0, C4<0>, C4<0>, C4<0>;
v0000014be03a5700_0 .net *"_ivl_0", 0 0, L_0000014be04c7b80;  1 drivers
v0000014be03a5520_0 .net "in1", 4 0, L_0000014be03ad090;  alias, 1 drivers
v0000014be03a5b60_0 .net "in2", 4 0, L_0000014be03ae3f0;  alias, 1 drivers
v0000014be03a5660_0 .net "out", 4 0, L_0000014be04d89e0;  alias, 1 drivers
v0000014be03a5ac0_0 .net "s", 0 0, v0000014be03738a0_0;  alias, 1 drivers
L_0000014be04d89e0 .functor MUXZ 5, L_0000014be03ae3f0, L_0000014be03ad090, L_0000014be04c7b80, C4<>;
S_0000014be02fbb30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014be037aa80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014be04c6d80 .functor NOT 1, v0000014be0373760_0, C4<0>, C4<0>, C4<0>;
v0000014be03a6240_0 .net *"_ivl_0", 0 0, L_0000014be04c6d80;  1 drivers
v0000014be03a6420_0 .net "in1", 31 0, v0000014be03a66a0_0;  alias, 1 drivers
v0000014be03a55c0_0 .net "in2", 31 0, v0000014be03a6a60_0;  alias, 1 drivers
v0000014be03a64c0_0 .net "out", 31 0, L_0000014be04d9980;  alias, 1 drivers
v0000014be03a6ec0_0 .net "s", 0 0, v0000014be0373760_0;  alias, 1 drivers
L_0000014be04d9980 .functor MUXZ 32, v0000014be03a6a60_0, v0000014be03a66a0_0, L_0000014be04c6d80, C4<>;
S_0000014be0343dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000014be0343f60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000014be0343f98 .param/l "AND" 0 9 12, C4<0010>;
P_0000014be0343fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000014be0344008 .param/l "OR" 0 9 12, C4<0011>;
P_0000014be0344040 .param/l "SGT" 0 9 12, C4<0111>;
P_0000014be0344078 .param/l "SLL" 0 9 12, C4<1000>;
P_0000014be03440b0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000014be03440e8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000014be0344120 .param/l "SUB" 0 9 12, C4<0001>;
P_0000014be0344158 .param/l "XOR" 0 9 12, C4<0100>;
P_0000014be0344190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000014be03441c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014be047f8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014be03a6600_0 .net/2u *"_ivl_0", 31 0, L_0000014be047f8f0;  1 drivers
v0000014be03a57a0_0 .net "opSel", 3 0, v0000014be0374020_0;  alias, 1 drivers
v0000014be03a58e0_0 .net "operand1", 31 0, L_0000014be04d9340;  alias, 1 drivers
v0000014be03a6740_0 .net "operand2", 31 0, L_0000014be04d8f80;  alias, 1 drivers
v0000014be03a66a0_0 .var "result", 31 0;
v0000014be03a6c40_0 .net "zero", 0 0, L_0000014be04d9520;  alias, 1 drivers
E_0000014be0379d00 .event anyedge, v0000014be0374020_0, v0000014be03a58e0_0, v0000014be0373d00_0;
L_0000014be04d9520 .cmp/eq 32, v0000014be03a66a0_0, L_0000014be047f8f0;
S_0000014be032a480 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000014be0470650 .param/l "RType" 0 4 2, C4<000000>;
P_0000014be0470688 .param/l "add" 0 4 5, C4<100000>;
P_0000014be04706c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014be04706f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000014be0470730 .param/l "and_" 0 4 5, C4<100100>;
P_0000014be0470768 .param/l "andi" 0 4 8, C4<001100>;
P_0000014be04707a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014be04707d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014be0470810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014be0470848 .param/l "j" 0 4 12, C4<000010>;
P_0000014be0470880 .param/l "jal" 0 4 12, C4<000011>;
P_0000014be04708b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014be04708f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000014be0470928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014be0470960 .param/l "or_" 0 4 5, C4<100101>;
P_0000014be0470998 .param/l "ori" 0 4 8, C4<001101>;
P_0000014be04709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014be0470a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000014be0470a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000014be0470a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000014be0470ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014be0470ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014be0470b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000014be0470b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000014be0470b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014be0470bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000014be03a5a20_0 .var "PCsrc", 1 0;
v0000014be03a5c00_0 .net "excep_flag", 0 0, o0000014be0441048;  alias, 0 drivers
v0000014be03a5de0_0 .net "funct", 5 0, L_0000014be03acf50;  alias, 1 drivers
v0000014be03a6920_0 .net "opcode", 5 0, L_0000014be03ae210;  alias, 1 drivers
v0000014be03a61a0_0 .net "operand1", 31 0, L_0000014be04c6ca0;  alias, 1 drivers
v0000014be03a6f60_0 .net "operand2", 31 0, L_0000014be04d8f80;  alias, 1 drivers
v0000014be03a5e80_0 .net "rst", 0 0, v0000014be03ad810_0;  alias, 1 drivers
E_0000014be037a680/0 .event anyedge, v0000014be03742a0_0, v0000014be03a5c00_0, v0000014be0374160_0, v0000014be03a5d40_0;
E_0000014be037a680/1 .event anyedge, v0000014be0373d00_0, v0000014be0373da0_0;
E_0000014be037a680 .event/or E_0000014be037a680/0, E_0000014be037a680/1;
S_0000014be032a610 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000014be03a5f20 .array "DataMem", 0 1023, 31 0;
v0000014be03a69c0_0 .net "address", 31 0, v0000014be03a66a0_0;  alias, 1 drivers
v0000014be03a5fc0_0 .net "clock", 0 0, L_0000014be04c7480;  1 drivers
v0000014be03a62e0_0 .net "data", 31 0, L_0000014be04c7170;  alias, 1 drivers
v0000014be03a6060_0 .var/i "i", 31 0;
v0000014be03a6a60_0 .var "q", 31 0;
v0000014be03a6b00_0 .net "rden", 0 0, v0000014be0373c60_0;  alias, 1 drivers
v0000014be03a8f70_0 .net "wren", 0 0, v0000014be03736c0_0;  alias, 1 drivers
E_0000014be0379dc0 .event posedge, v0000014be03a5fc0_0;
S_0000014be02f6ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000014be0313160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014be037a280 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014be03a7fd0_0 .net "PCin", 31 0, L_0000014be04d7cc0;  alias, 1 drivers
v0000014be03a8110_0 .var "PCout", 31 0;
v0000014be03a9150_0 .net "clk", 0 0, L_0000014be04c7a30;  alias, 1 drivers
v0000014be03a8a70_0 .net "rst", 0 0, v0000014be03ad810_0;  alias, 1 drivers
    .scope S_0000014be032a480;
T_0 ;
    %wait E_0000014be037a680;
    %load/vec4 v0000014be03a5e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014be03a5a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014be03a5c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014be03a5a20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000014be03a6920_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000014be03a61a0_0;
    %load/vec4 v0000014be03a6f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000014be03a6920_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000014be03a61a0_0;
    %load/vec4 v0000014be03a6f60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000014be03a6920_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000014be03a6920_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000014be03a6920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000014be03a5de0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014be03a5a20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014be03a5a20_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014be02f6ac0;
T_1 ;
    %wait E_0000014be037aa00;
    %load/vec4 v0000014be03a8a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014be03a8110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014be03a7fd0_0;
    %assign/vec4 v0000014be03a8110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014be02c2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014be03a7140_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014be03a7140_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014be03a7140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %load/vec4 v0000014be03a7140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014be03a7140_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be0374340, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014be02c29c0;
T_3 ;
    %wait E_0000014be037a5c0;
    %load/vec4 v0000014be03742a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000014be03740c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014be03736c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014be0373760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014be0373c60_0, 0;
    %assign/vec4 v0000014be03738a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000014be03740c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014be0374020_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000014be0373620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014be0373ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014be03736c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014be0373760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014be0373c60_0, 0, 1;
    %store/vec4 v0000014be03738a0_0, 0, 1;
    %load/vec4 v0000014be0374160_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be03740c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be03738a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %load/vec4 v0000014be0373da0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be03738a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014be03738a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373760_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be03736c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014be0373620_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014be0374020_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014be0311810;
T_4 ;
    %wait E_0000014be037aa00;
    %fork t_1, S_0000014be03119a0;
    %jmp t_0;
    .scope S_0000014be03119a0;
t_1 ;
    %load/vec4 v0000014be03a6ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014be03a6e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014be03a6e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014be03a6e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be03a6ba0, 0, 4;
    %load/vec4 v0000014be03a6e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014be03a6e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014be03a67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000014be03a6d80_0;
    %load/vec4 v0000014be03a6560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be03a6ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be03a6ba0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014be0311810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014be0311810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014be03a5840_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014be03a5840_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014be03a5840_0;
    %ix/getv/s 4, v0000014be03a5840_0;
    %load/vec4a v0000014be03a6ba0, 4;
    %ix/getv/s 4, v0000014be03a5840_0;
    %load/vec4a v0000014be03a6ba0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014be03a5840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014be03a5840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014be0343dd0;
T_6 ;
    %wait E_0000014be0379d00;
    %load/vec4 v0000014be03a57a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %add;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %sub;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %and;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %or;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %xor;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %or;
    %inv;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014be03a58e0_0;
    %load/vec4 v0000014be03a6740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000014be03a6740_0;
    %load/vec4 v0000014be03a58e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014be03a58e0_0;
    %ix/getv 4, v0000014be03a6740_0;
    %shiftl 4;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014be03a58e0_0;
    %ix/getv 4, v0000014be03a6740_0;
    %shiftr 4;
    %assign/vec4 v0000014be03a66a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014be032a610;
T_7 ;
    %wait E_0000014be0379dc0;
    %load/vec4 v0000014be03a6b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014be03a69c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000014be03a5f20, 4;
    %assign/vec4 v0000014be03a6a60_0, 0;
T_7.0 ;
    %load/vec4 v0000014be03a8f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014be03a62e0_0;
    %ix/getv 3, v0000014be03a69c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be03a5f20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014be032a610;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014be03a5f20, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000014be032a610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014be03a6060_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000014be03a6060_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000014be03a6060_0;
    %load/vec4a v0000014be03a5f20, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000014be03a6060_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000014be03a6060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014be03a6060_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014be0313160;
T_10 ;
    %wait E_0000014be037aa00;
    %load/vec4 v0000014be03a9a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014be03a9cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014be03a9cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014be03a9cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014be036e310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be03ae710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be03ad810_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014be036e310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014be03ae710_0;
    %inv;
    %assign/vec4 v0000014be03ae710_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014be036e310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be03ad810_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be03ad810_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000014be03ad590_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
