;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PRS */
PRS_ClkSp_CtrlReg__0__MASK EQU 0x01
PRS_ClkSp_CtrlReg__0__POS EQU 0
PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PRS_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PRS_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PRS_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PRS_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PRS_ClkSp_CtrlReg__MASK EQU 0x01
PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PRS_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PRS_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PRS_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PRS_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PRS_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PRS_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PRS_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PRS_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PRS_sC16_PRSdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PRS_sC16_PRSdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PRS_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PRS_sC16_PRSdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PRS_sC16_PRSdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PRS_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PRS_sC16_PRSdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PRS_sC16_PRSdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PRS_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PRS_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PRS_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PRS_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PRS_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PRS_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PRS_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PRS_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PRS_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PRS_sC16_PRSdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PRS_sC16_PRSdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PRS_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PRS_sC16_PRSdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PRS_sC16_PRSdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PRS_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PRS_sC16_PRSdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PRS_sC16_PRSdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PRS_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PRS_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* ADC_1 */
ADC_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_1_Bypass__0__MASK EQU 0x04
ADC_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_1_Bypass__0__PORT EQU 0
ADC_1_Bypass__0__SHIFT EQU 2
ADC_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_1_Bypass__MASK EQU 0x04
ADC_1_Bypass__PORT EQU 0
ADC_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_1_Bypass__SHIFT EQU 2
ADC_1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x01
ADC_1_IRQ__INTC_NUMBER EQU 0
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_2 */
ADC_2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_2_Bypass__0__MASK EQU 0x10
ADC_2_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_2_Bypass__0__PORT EQU 0
ADC_2_Bypass__0__SHIFT EQU 4
ADC_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_2_Bypass__MASK EQU 0x10
ADC_2_Bypass__PORT EQU 0
ADC_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_2_Bypass__SHIFT EQU 4
ADC_2_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_2_IRQ__INTC_MASK EQU 0x02
ADC_2_IRQ__INTC_NUMBER EQU 1
ADC_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Dig_PWM */
Dig_PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Dig_PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Dig_PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Dig_PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Dig_PWM_Clock__INDEX EQU 0x01
Dig_PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Dig_PWM_Clock__PM_ACT_MSK EQU 0x02
Dig_PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Dig_PWM_Clock__PM_STBY_MSK EQU 0x02
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Dig_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Dig_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Dig_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Dig_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Dig_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Dig_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Dig_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Dig_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Dig_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Dig_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Dig_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Dig_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Dig_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Dig_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Dig_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Dig_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Dig_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Dig_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Dig_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Dig_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Dig_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Dig_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Dig_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Dig_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Dig_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Dig_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

/* Scope_A */
Scope_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Scope_A__0__MASK EQU 0x01
Scope_A__0__PC EQU CYREG_PRT3_PC0
Scope_A__0__PORT EQU 3
Scope_A__0__SHIFT EQU 0
Scope_A__AG EQU CYREG_PRT3_AG
Scope_A__AMUX EQU CYREG_PRT3_AMUX
Scope_A__BIE EQU CYREG_PRT3_BIE
Scope_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Scope_A__BYP EQU CYREG_PRT3_BYP
Scope_A__CTL EQU CYREG_PRT3_CTL
Scope_A__DM0 EQU CYREG_PRT3_DM0
Scope_A__DM1 EQU CYREG_PRT3_DM1
Scope_A__DM2 EQU CYREG_PRT3_DM2
Scope_A__DR EQU CYREG_PRT3_DR
Scope_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Scope_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Scope_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Scope_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Scope_A__MASK EQU 0x01
Scope_A__PORT EQU 3
Scope_A__PRT EQU CYREG_PRT3_PRT
Scope_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Scope_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Scope_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Scope_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Scope_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Scope_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Scope_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Scope_A__PS EQU CYREG_PRT3_PS
Scope_A__SHIFT EQU 0
Scope_A__SLW EQU CYREG_PRT3_SLW

/* Scope_B */
Scope_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Scope_B__0__MASK EQU 0x40
Scope_B__0__PC EQU CYREG_PRT3_PC6
Scope_B__0__PORT EQU 3
Scope_B__0__SHIFT EQU 6
Scope_B__AG EQU CYREG_PRT3_AG
Scope_B__AMUX EQU CYREG_PRT3_AMUX
Scope_B__BIE EQU CYREG_PRT3_BIE
Scope_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Scope_B__BYP EQU CYREG_PRT3_BYP
Scope_B__CTL EQU CYREG_PRT3_CTL
Scope_B__DM0 EQU CYREG_PRT3_DM0
Scope_B__DM1 EQU CYREG_PRT3_DM1
Scope_B__DM2 EQU CYREG_PRT3_DM2
Scope_B__DR EQU CYREG_PRT3_DR
Scope_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Scope_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Scope_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Scope_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Scope_B__MASK EQU 0x40
Scope_B__PORT EQU 3
Scope_B__PRT EQU CYREG_PRT3_PRT
Scope_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Scope_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Scope_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Scope_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Scope_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Scope_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Scope_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Scope_B__PS EQU CYREG_PRT3_PS
Scope_B__SHIFT EQU 6
Scope_B__SLW EQU CYREG_PRT3_SLW

/* Scope_C */
Scope_C__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Scope_C__0__MASK EQU 0x20
Scope_C__0__PC EQU CYREG_PRT3_PC5
Scope_C__0__PORT EQU 3
Scope_C__0__SHIFT EQU 5
Scope_C__AG EQU CYREG_PRT3_AG
Scope_C__AMUX EQU CYREG_PRT3_AMUX
Scope_C__BIE EQU CYREG_PRT3_BIE
Scope_C__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Scope_C__BYP EQU CYREG_PRT3_BYP
Scope_C__CTL EQU CYREG_PRT3_CTL
Scope_C__DM0 EQU CYREG_PRT3_DM0
Scope_C__DM1 EQU CYREG_PRT3_DM1
Scope_C__DM2 EQU CYREG_PRT3_DM2
Scope_C__DR EQU CYREG_PRT3_DR
Scope_C__INP_DIS EQU CYREG_PRT3_INP_DIS
Scope_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Scope_C__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Scope_C__LCD_EN EQU CYREG_PRT3_LCD_EN
Scope_C__MASK EQU 0x20
Scope_C__PORT EQU 3
Scope_C__PRT EQU CYREG_PRT3_PRT
Scope_C__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Scope_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Scope_C__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Scope_C__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Scope_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Scope_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Scope_C__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Scope_C__PS EQU CYREG_PRT3_PS
Scope_C__SHIFT EQU 5
Scope_C__SLW EQU CYREG_PRT3_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* ADCClock */
ADCClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADCClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADCClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADCClock__CFG2_SRC_SEL_MASK EQU 0x07
ADCClock__INDEX EQU 0x02
ADCClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADCClock__PM_ACT_MSK EQU 0x04
ADCClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADCClock__PM_STBY_MSK EQU 0x04

/* AuxDAC_1 */
AuxDAC_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
AuxDAC_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
AuxDAC_1_viDAC8__D EQU CYREG_DAC3_D
AuxDAC_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
AuxDAC_1_viDAC8__PM_ACT_MSK EQU 0x08
AuxDAC_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
AuxDAC_1_viDAC8__PM_STBY_MSK EQU 0x08
AuxDAC_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
AuxDAC_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
AuxDAC_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
AuxDAC_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
AuxDAC_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
AuxDAC_1_viDAC8__TR EQU CYREG_DAC3_TR
AuxDAC_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
AuxDAC_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
AuxDAC_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
AuxDAC_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
AuxDAC_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
AuxDAC_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
AuxDAC_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
AuxDAC_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
AuxDAC_1_viDAC8__TST EQU CYREG_DAC3_TST

/* DPWM_Out */
DPWM_Out__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
DPWM_Out__0__MASK EQU 0x20
DPWM_Out__0__PC EQU CYREG_PRT12_PC5
DPWM_Out__0__PORT EQU 12
DPWM_Out__0__SHIFT EQU 5
DPWM_Out__AG EQU CYREG_PRT12_AG
DPWM_Out__BIE EQU CYREG_PRT12_BIE
DPWM_Out__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DPWM_Out__BYP EQU CYREG_PRT12_BYP
DPWM_Out__DM0 EQU CYREG_PRT12_DM0
DPWM_Out__DM1 EQU CYREG_PRT12_DM1
DPWM_Out__DM2 EQU CYREG_PRT12_DM2
DPWM_Out__DR EQU CYREG_PRT12_DR
DPWM_Out__INP_DIS EQU CYREG_PRT12_INP_DIS
DPWM_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DPWM_Out__MASK EQU 0x20
DPWM_Out__PORT EQU 12
DPWM_Out__PRT EQU CYREG_PRT12_PRT
DPWM_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DPWM_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DPWM_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DPWM_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DPWM_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DPWM_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DPWM_Out__PS EQU CYREG_PRT12_PS
DPWM_Out__SHIFT EQU 5
DPWM_Out__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DPWM_Out__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DPWM_Out__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DPWM_Out__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DPWM_Out__SLW EQU CYREG_PRT12_SLW

/* Vtrigger */
Vtrigger_viDAC8__CR0 EQU CYREG_DAC0_CR0
Vtrigger_viDAC8__CR1 EQU CYREG_DAC0_CR1
Vtrigger_viDAC8__D EQU CYREG_DAC0_D
Vtrigger_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Vtrigger_viDAC8__PM_ACT_MSK EQU 0x01
Vtrigger_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Vtrigger_viDAC8__PM_STBY_MSK EQU 0x01
Vtrigger_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Vtrigger_viDAC8__SW0 EQU CYREG_DAC0_SW0
Vtrigger_viDAC8__SW2 EQU CYREG_DAC0_SW2
Vtrigger_viDAC8__SW3 EQU CYREG_DAC0_SW3
Vtrigger_viDAC8__SW4 EQU CYREG_DAC0_SW4
Vtrigger_viDAC8__TR EQU CYREG_DAC0_TR
Vtrigger_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Vtrigger_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Vtrigger_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Vtrigger_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Vtrigger_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Vtrigger_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Vtrigger_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Vtrigger_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Vtrigger_viDAC8__TST EQU CYREG_DAC0_TST

/* Dig_Out_0 */
Dig_Out_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Dig_Out_0__0__MASK EQU 0x80
Dig_Out_0__0__PC EQU CYREG_PRT12_PC7
Dig_Out_0__0__PORT EQU 12
Dig_Out_0__0__SHIFT EQU 7
Dig_Out_0__AG EQU CYREG_PRT12_AG
Dig_Out_0__BIE EQU CYREG_PRT12_BIE
Dig_Out_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Dig_Out_0__BYP EQU CYREG_PRT12_BYP
Dig_Out_0__DM0 EQU CYREG_PRT12_DM0
Dig_Out_0__DM1 EQU CYREG_PRT12_DM1
Dig_Out_0__DM2 EQU CYREG_PRT12_DM2
Dig_Out_0__DR EQU CYREG_PRT12_DR
Dig_Out_0__INP_DIS EQU CYREG_PRT12_INP_DIS
Dig_Out_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Dig_Out_0__MASK EQU 0x80
Dig_Out_0__PORT EQU 12
Dig_Out_0__PRT EQU CYREG_PRT12_PRT
Dig_Out_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Dig_Out_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Dig_Out_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Dig_Out_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Dig_Out_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Dig_Out_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Dig_Out_0__PS EQU CYREG_PRT12_PS
Dig_Out_0__SHIFT EQU 7
Dig_Out_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Dig_Out_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Dig_Out_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Dig_Out_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Dig_Out_0__SLW EQU CYREG_PRT12_SLW

/* Dig_Out_1 */
Dig_Out_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Dig_Out_1__0__MASK EQU 0x40
Dig_Out_1__0__PC EQU CYREG_PRT12_PC6
Dig_Out_1__0__PORT EQU 12
Dig_Out_1__0__SHIFT EQU 6
Dig_Out_1__AG EQU CYREG_PRT12_AG
Dig_Out_1__BIE EQU CYREG_PRT12_BIE
Dig_Out_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Dig_Out_1__BYP EQU CYREG_PRT12_BYP
Dig_Out_1__DM0 EQU CYREG_PRT12_DM0
Dig_Out_1__DM1 EQU CYREG_PRT12_DM1
Dig_Out_1__DM2 EQU CYREG_PRT12_DM2
Dig_Out_1__DR EQU CYREG_PRT12_DR
Dig_Out_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Dig_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Dig_Out_1__MASK EQU 0x40
Dig_Out_1__PORT EQU 12
Dig_Out_1__PRT EQU CYREG_PRT12_PRT
Dig_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Dig_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Dig_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Dig_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Dig_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Dig_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Dig_Out_1__PS EQU CYREG_PRT12_PS
Dig_Out_1__SHIFT EQU 6
Dig_Out_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Dig_Out_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Dig_Out_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Dig_Out_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Dig_Out_1__SLW EQU CYREG_PRT12_SLW

/* Dig_Out_2 */
Dig_Out_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Dig_Out_2__0__MASK EQU 0x02
Dig_Out_2__0__PC EQU CYREG_PRT12_PC1
Dig_Out_2__0__PORT EQU 12
Dig_Out_2__0__SHIFT EQU 1
Dig_Out_2__AG EQU CYREG_PRT12_AG
Dig_Out_2__BIE EQU CYREG_PRT12_BIE
Dig_Out_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Dig_Out_2__BYP EQU CYREG_PRT12_BYP
Dig_Out_2__DM0 EQU CYREG_PRT12_DM0
Dig_Out_2__DM1 EQU CYREG_PRT12_DM1
Dig_Out_2__DM2 EQU CYREG_PRT12_DM2
Dig_Out_2__DR EQU CYREG_PRT12_DR
Dig_Out_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Dig_Out_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Dig_Out_2__MASK EQU 0x02
Dig_Out_2__PORT EQU 12
Dig_Out_2__PRT EQU CYREG_PRT12_PRT
Dig_Out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Dig_Out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Dig_Out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Dig_Out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Dig_Out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Dig_Out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Dig_Out_2__PS EQU CYREG_PRT12_PS
Dig_Out_2__SHIFT EQU 1
Dig_Out_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Dig_Out_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Dig_Out_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Dig_Out_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Dig_Out_2__SLW EQU CYREG_PRT12_SLW

/* Dig_Out_3 */
Dig_Out_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Dig_Out_3__0__MASK EQU 0x01
Dig_Out_3__0__PC EQU CYREG_PRT12_PC0
Dig_Out_3__0__PORT EQU 12
Dig_Out_3__0__SHIFT EQU 0
Dig_Out_3__AG EQU CYREG_PRT12_AG
Dig_Out_3__BIE EQU CYREG_PRT12_BIE
Dig_Out_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Dig_Out_3__BYP EQU CYREG_PRT12_BYP
Dig_Out_3__DM0 EQU CYREG_PRT12_DM0
Dig_Out_3__DM1 EQU CYREG_PRT12_DM1
Dig_Out_3__DM2 EQU CYREG_PRT12_DM2
Dig_Out_3__DR EQU CYREG_PRT12_DR
Dig_Out_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Dig_Out_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Dig_Out_3__MASK EQU 0x01
Dig_Out_3__PORT EQU 12
Dig_Out_3__PRT EQU CYREG_PRT12_PRT
Dig_Out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Dig_Out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Dig_Out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Dig_Out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Dig_Out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Dig_Out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Dig_Out_3__PS EQU CYREG_PRT12_PS
Dig_Out_3__SHIFT EQU 0
Dig_Out_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Dig_Out_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Dig_Out_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Dig_Out_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Dig_Out_3__SLW EQU CYREG_PRT12_SLW

/* WaveA_Buf */
WaveA_Buf_ABuf__CR EQU CYREG_OPAMP0_CR
WaveA_Buf_ABuf__MX EQU CYREG_OPAMP0_MX
WaveA_Buf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveA_Buf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveA_Buf_ABuf__PM_ACT_MSK EQU 0x01
WaveA_Buf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveA_Buf_ABuf__PM_STBY_MSK EQU 0x01
WaveA_Buf_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
WaveA_Buf_ABuf__SW EQU CYREG_OPAMP0_SW
WaveA_Buf_ABuf__TR0 EQU CYREG_OPAMP0_TR0
WaveA_Buf_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* WaveA_DAC */
WaveA_DAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
WaveA_DAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
WaveA_DAC_VDAC8_viDAC8__D EQU CYREG_DAC1_D
WaveA_DAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveA_DAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
WaveA_DAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveA_DAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
WaveA_DAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
WaveA_DAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
WaveA_DAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
WaveA_DAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
WaveA_DAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
WaveA_DAC_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
WaveA_DAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
WaveA_DAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
WaveA_DAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
WaveA_DAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
WaveA_DAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
WaveA_DAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
WaveA_DAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
WaveA_DAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
WaveA_DAC_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST
WaveA_DAC_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveA_DAC_Wave1_DMA__DRQ_NUMBER EQU 2
WaveA_DAC_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveA_DAC_Wave1_DMA__PRIORITY EQU 2
WaveA_DAC_Wave1_DMA__TERMIN_EN EQU 0
WaveA_DAC_Wave1_DMA__TERMIN_SEL EQU 0
WaveA_DAC_Wave1_DMA__TERMOUT0_EN EQU 0
WaveA_DAC_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveA_DAC_Wave1_DMA__TERMOUT1_EN EQU 0
WaveA_DAC_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveA_DAC_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveA_DAC_Wave2_DMA__DRQ_NUMBER EQU 3
WaveA_DAC_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveA_DAC_Wave2_DMA__PRIORITY EQU 2
WaveA_DAC_Wave2_DMA__TERMIN_EN EQU 0
WaveA_DAC_Wave2_DMA__TERMIN_SEL EQU 0
WaveA_DAC_Wave2_DMA__TERMOUT0_EN EQU 0
WaveA_DAC_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveA_DAC_Wave2_DMA__TERMOUT1_EN EQU 0
WaveA_DAC_Wave2_DMA__TERMOUT1_SEL EQU 0

/* WaveA_Out */
WaveA_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
WaveA_Out__0__MASK EQU 0x02
WaveA_Out__0__PC EQU CYREG_PRT0_PC1
WaveA_Out__0__PORT EQU 0
WaveA_Out__0__SHIFT EQU 1
WaveA_Out__AG EQU CYREG_PRT0_AG
WaveA_Out__AMUX EQU CYREG_PRT0_AMUX
WaveA_Out__BIE EQU CYREG_PRT0_BIE
WaveA_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveA_Out__BYP EQU CYREG_PRT0_BYP
WaveA_Out__CTL EQU CYREG_PRT0_CTL
WaveA_Out__DM0 EQU CYREG_PRT0_DM0
WaveA_Out__DM1 EQU CYREG_PRT0_DM1
WaveA_Out__DM2 EQU CYREG_PRT0_DM2
WaveA_Out__DR EQU CYREG_PRT0_DR
WaveA_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveA_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
WaveA_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveA_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveA_Out__MASK EQU 0x02
WaveA_Out__PORT EQU 0
WaveA_Out__PRT EQU CYREG_PRT0_PRT
WaveA_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveA_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveA_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveA_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveA_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveA_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveA_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveA_Out__PS EQU CYREG_PRT0_PS
WaveA_Out__SHIFT EQU 1
WaveA_Out__SLW EQU CYREG_PRT0_SLW

/* WaveB_Buf */
WaveB_Buf_ABuf__CR EQU CYREG_OPAMP2_CR
WaveB_Buf_ABuf__MX EQU CYREG_OPAMP2_MX
WaveB_Buf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveB_Buf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveB_Buf_ABuf__PM_ACT_MSK EQU 0x04
WaveB_Buf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveB_Buf_ABuf__PM_STBY_MSK EQU 0x04
WaveB_Buf_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveB_Buf_ABuf__SW EQU CYREG_OPAMP2_SW
WaveB_Buf_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveB_Buf_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveB_DAC */
WaveB_DAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveB_DAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveB_DAC_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveB_DAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveB_DAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveB_DAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveB_DAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveB_DAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveB_DAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveB_DAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveB_DAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveB_DAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveB_DAC_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveB_DAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveB_DAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveB_DAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveB_DAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveB_DAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveB_DAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveB_DAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveB_DAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveB_DAC_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST
WaveB_DAC_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveB_DAC_Wave1_DMA__DRQ_NUMBER EQU 4
WaveB_DAC_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveB_DAC_Wave1_DMA__PRIORITY EQU 2
WaveB_DAC_Wave1_DMA__TERMIN_EN EQU 0
WaveB_DAC_Wave1_DMA__TERMIN_SEL EQU 0
WaveB_DAC_Wave1_DMA__TERMOUT0_EN EQU 0
WaveB_DAC_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveB_DAC_Wave1_DMA__TERMOUT1_EN EQU 0
WaveB_DAC_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveB_DAC_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveB_DAC_Wave2_DMA__DRQ_NUMBER EQU 5
WaveB_DAC_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveB_DAC_Wave2_DMA__PRIORITY EQU 2
WaveB_DAC_Wave2_DMA__TERMIN_EN EQU 0
WaveB_DAC_Wave2_DMA__TERMIN_SEL EQU 0
WaveB_DAC_Wave2_DMA__TERMOUT0_EN EQU 0
WaveB_DAC_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveB_DAC_Wave2_DMA__TERMOUT1_EN EQU 0
WaveB_DAC_Wave2_DMA__TERMOUT1_SEL EQU 0

/* WaveB_Out */
WaveB_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
WaveB_Out__0__MASK EQU 0x01
WaveB_Out__0__PC EQU CYREG_PRT0_PC0
WaveB_Out__0__PORT EQU 0
WaveB_Out__0__SHIFT EQU 0
WaveB_Out__AG EQU CYREG_PRT0_AG
WaveB_Out__AMUX EQU CYREG_PRT0_AMUX
WaveB_Out__BIE EQU CYREG_PRT0_BIE
WaveB_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveB_Out__BYP EQU CYREG_PRT0_BYP
WaveB_Out__CTL EQU CYREG_PRT0_CTL
WaveB_Out__DM0 EQU CYREG_PRT0_DM0
WaveB_Out__DM1 EQU CYREG_PRT0_DM1
WaveB_Out__DM2 EQU CYREG_PRT0_DM2
WaveB_Out__DR EQU CYREG_PRT0_DR
WaveB_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveB_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
WaveB_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveB_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveB_Out__MASK EQU 0x01
WaveB_Out__PORT EQU 0
WaveB_Out__PRT EQU CYREG_PRT0_PRT
WaveB_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveB_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveB_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveB_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveB_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveB_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveB_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveB_Out__PS EQU CYREG_PRT0_PS
WaveB_Out__SHIFT EQU 0
WaveB_Out__SLW EQU CYREG_PRT0_SLW

/* AuxDAC_Buf */
AuxDAC_Buf_ABuf__CR EQU CYREG_OPAMP3_CR
AuxDAC_Buf_ABuf__MX EQU CYREG_OPAMP3_MX
AuxDAC_Buf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
AuxDAC_Buf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
AuxDAC_Buf_ABuf__PM_ACT_MSK EQU 0x08
AuxDAC_Buf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
AuxDAC_Buf_ABuf__PM_STBY_MSK EQU 0x08
AuxDAC_Buf_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
AuxDAC_Buf_ABuf__SW EQU CYREG_OPAMP3_SW
AuxDAC_Buf_ABuf__TR0 EQU CYREG_OPAMP3_TR0
AuxDAC_Buf_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* AuxDAC_Out */
AuxDAC_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
AuxDAC_Out__0__MASK EQU 0x10
AuxDAC_Out__0__PC EQU CYREG_PRT3_PC4
AuxDAC_Out__0__PORT EQU 3
AuxDAC_Out__0__SHIFT EQU 4
AuxDAC_Out__AG EQU CYREG_PRT3_AG
AuxDAC_Out__AMUX EQU CYREG_PRT3_AMUX
AuxDAC_Out__BIE EQU CYREG_PRT3_BIE
AuxDAC_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AuxDAC_Out__BYP EQU CYREG_PRT3_BYP
AuxDAC_Out__CTL EQU CYREG_PRT3_CTL
AuxDAC_Out__DM0 EQU CYREG_PRT3_DM0
AuxDAC_Out__DM1 EQU CYREG_PRT3_DM1
AuxDAC_Out__DM2 EQU CYREG_PRT3_DM2
AuxDAC_Out__DR EQU CYREG_PRT3_DR
AuxDAC_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
AuxDAC_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AuxDAC_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AuxDAC_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
AuxDAC_Out__MASK EQU 0x10
AuxDAC_Out__PORT EQU 3
AuxDAC_Out__PRT EQU CYREG_PRT3_PRT
AuxDAC_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AuxDAC_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AuxDAC_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AuxDAC_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AuxDAC_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AuxDAC_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AuxDAC_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AuxDAC_Out__PS EQU CYREG_PRT3_PS
AuxDAC_Out__SHIFT EQU 4
AuxDAC_Out__SLW EQU CYREG_PRT3_SLW

/* ScopeA_Buf */
ScopeA_Buf_SC__BST EQU CYREG_SC1_BST
ScopeA_Buf_SC__CLK EQU CYREG_SC1_CLK
ScopeA_Buf_SC__CMPINV EQU CYREG_SC_CMPINV
ScopeA_Buf_SC__CMPINV_MASK EQU 0x02
ScopeA_Buf_SC__CPTR EQU CYREG_SC_CPTR
ScopeA_Buf_SC__CPTR_MASK EQU 0x02
ScopeA_Buf_SC__CR0 EQU CYREG_SC1_CR0
ScopeA_Buf_SC__CR1 EQU CYREG_SC1_CR1
ScopeA_Buf_SC__CR2 EQU CYREG_SC1_CR2
ScopeA_Buf_SC__MSK EQU CYREG_SC_MSK
ScopeA_Buf_SC__MSK_MASK EQU 0x02
ScopeA_Buf_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
ScopeA_Buf_SC__PM_ACT_MSK EQU 0x02
ScopeA_Buf_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
ScopeA_Buf_SC__PM_STBY_MSK EQU 0x02
ScopeA_Buf_SC__SR EQU CYREG_SC_SR
ScopeA_Buf_SC__SR_MASK EQU 0x02
ScopeA_Buf_SC__SW0 EQU CYREG_SC1_SW0
ScopeA_Buf_SC__SW10 EQU CYREG_SC1_SW10
ScopeA_Buf_SC__SW2 EQU CYREG_SC1_SW2
ScopeA_Buf_SC__SW3 EQU CYREG_SC1_SW3
ScopeA_Buf_SC__SW4 EQU CYREG_SC1_SW4
ScopeA_Buf_SC__SW6 EQU CYREG_SC1_SW6
ScopeA_Buf_SC__SW7 EQU CYREG_SC1_SW7
ScopeA_Buf_SC__SW8 EQU CYREG_SC1_SW8
ScopeA_Buf_SC__WRK1 EQU CYREG_SC_WRK1
ScopeA_Buf_SC__WRK1_MASK EQU 0x02

/* ScopeB_Buf */
ScopeB_Buf_SC__BST EQU CYREG_SC0_BST
ScopeB_Buf_SC__CLK EQU CYREG_SC0_CLK
ScopeB_Buf_SC__CMPINV EQU CYREG_SC_CMPINV
ScopeB_Buf_SC__CMPINV_MASK EQU 0x01
ScopeB_Buf_SC__CPTR EQU CYREG_SC_CPTR
ScopeB_Buf_SC__CPTR_MASK EQU 0x01
ScopeB_Buf_SC__CR0 EQU CYREG_SC0_CR0
ScopeB_Buf_SC__CR1 EQU CYREG_SC0_CR1
ScopeB_Buf_SC__CR2 EQU CYREG_SC0_CR2
ScopeB_Buf_SC__MSK EQU CYREG_SC_MSK
ScopeB_Buf_SC__MSK_MASK EQU 0x01
ScopeB_Buf_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
ScopeB_Buf_SC__PM_ACT_MSK EQU 0x01
ScopeB_Buf_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
ScopeB_Buf_SC__PM_STBY_MSK EQU 0x01
ScopeB_Buf_SC__SR EQU CYREG_SC_SR
ScopeB_Buf_SC__SR_MASK EQU 0x01
ScopeB_Buf_SC__SW0 EQU CYREG_SC0_SW0
ScopeB_Buf_SC__SW10 EQU CYREG_SC0_SW10
ScopeB_Buf_SC__SW2 EQU CYREG_SC0_SW2
ScopeB_Buf_SC__SW3 EQU CYREG_SC0_SW3
ScopeB_Buf_SC__SW4 EQU CYREG_SC0_SW4
ScopeB_Buf_SC__SW6 EQU CYREG_SC0_SW6
ScopeB_Buf_SC__SW7 EQU CYREG_SC0_SW7
ScopeB_Buf_SC__SW8 EQU CYREG_SC0_SW8
ScopeB_Buf_SC__WRK1 EQU CYREG_SC_WRK1
ScopeB_Buf_SC__WRK1_MASK EQU 0x01

/* ScopeC_Buf */
ScopeC_Buf_SC__BST EQU CYREG_SC2_BST
ScopeC_Buf_SC__CLK EQU CYREG_SC2_CLK
ScopeC_Buf_SC__CMPINV EQU CYREG_SC_CMPINV
ScopeC_Buf_SC__CMPINV_MASK EQU 0x04
ScopeC_Buf_SC__CPTR EQU CYREG_SC_CPTR
ScopeC_Buf_SC__CPTR_MASK EQU 0x04
ScopeC_Buf_SC__CR0 EQU CYREG_SC2_CR0
ScopeC_Buf_SC__CR1 EQU CYREG_SC2_CR1
ScopeC_Buf_SC__CR2 EQU CYREG_SC2_CR2
ScopeC_Buf_SC__MSK EQU CYREG_SC_MSK
ScopeC_Buf_SC__MSK_MASK EQU 0x04
ScopeC_Buf_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
ScopeC_Buf_SC__PM_ACT_MSK EQU 0x04
ScopeC_Buf_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
ScopeC_Buf_SC__PM_STBY_MSK EQU 0x04
ScopeC_Buf_SC__SR EQU CYREG_SC_SR
ScopeC_Buf_SC__SR_MASK EQU 0x04
ScopeC_Buf_SC__SW0 EQU CYREG_SC2_SW0
ScopeC_Buf_SC__SW10 EQU CYREG_SC2_SW10
ScopeC_Buf_SC__SW2 EQU CYREG_SC2_SW2
ScopeC_Buf_SC__SW3 EQU CYREG_SC2_SW3
ScopeC_Buf_SC__SW4 EQU CYREG_SC2_SW4
ScopeC_Buf_SC__SW6 EQU CYREG_SC2_SW6
ScopeC_Buf_SC__SW7 EQU CYREG_SC2_SW7
ScopeC_Buf_SC__SW8 EQU CYREG_SC2_SW8
ScopeC_Buf_SC__WRK1 EQU CYREG_SC_WRK1
ScopeC_Buf_SC__WRK1_MASK EQU 0x04

/* SampleClock */
SampleClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SampleClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SampleClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SampleClock__CFG2_SRC_SEL_MASK EQU 0x07
SampleClock__INDEX EQU 0x03
SampleClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SampleClock__PM_ACT_MSK EQU 0x08
SampleClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SampleClock__PM_STBY_MSK EQU 0x08

/* WaveA_Clock */
WaveA_Clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
WaveA_Clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
WaveA_Clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
WaveA_Clock__CFG2_SRC_SEL_MASK EQU 0x07
WaveA_Clock__INDEX EQU 0x06
WaveA_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveA_Clock__PM_ACT_MSK EQU 0x40
WaveA_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveA_Clock__PM_STBY_MSK EQU 0x40

/* WaveB_Clock */
WaveB_Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
WaveB_Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
WaveB_Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
WaveB_Clock__CFG2_SRC_SEL_MASK EQU 0x07
WaveB_Clock__INDEX EQU 0x05
WaveB_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveB_Clock__PM_ACT_MSK EQU 0x20
WaveB_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveB_Clock__PM_STBY_MSK EQU 0x20

/* Ext_Trig_out */
Ext_Trig_out__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Ext_Trig_out__0__MASK EQU 0x04
Ext_Trig_out__0__PC EQU CYREG_PRT12_PC2
Ext_Trig_out__0__PORT EQU 12
Ext_Trig_out__0__SHIFT EQU 2
Ext_Trig_out__AG EQU CYREG_PRT12_AG
Ext_Trig_out__BIE EQU CYREG_PRT12_BIE
Ext_Trig_out__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Ext_Trig_out__BYP EQU CYREG_PRT12_BYP
Ext_Trig_out__DM0 EQU CYREG_PRT12_DM0
Ext_Trig_out__DM1 EQU CYREG_PRT12_DM1
Ext_Trig_out__DM2 EQU CYREG_PRT12_DM2
Ext_Trig_out__DR EQU CYREG_PRT12_DR
Ext_Trig_out__INP_DIS EQU CYREG_PRT12_INP_DIS
Ext_Trig_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Ext_Trig_out__MASK EQU 0x04
Ext_Trig_out__PORT EQU 12
Ext_Trig_out__PRT EQU CYREG_PRT12_PRT
Ext_Trig_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Ext_Trig_out__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Ext_Trig_out__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Ext_Trig_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Ext_Trig_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Ext_Trig_out__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Ext_Trig_out__PS EQU CYREG_PRT12_PS
Ext_Trig_out__SHIFT EQU 2
Ext_Trig_out__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Ext_Trig_out__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Ext_Trig_out__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Ext_Trig_out__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Ext_Trig_out__SLW EQU CYREG_PRT12_SLW

/* NoiseA_Clock */
NoiseA_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
NoiseA_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
NoiseA_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
NoiseA_Clock__CFG2_SRC_SEL_MASK EQU 0x07
NoiseA_Clock__INDEX EQU 0x04
NoiseA_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
NoiseA_Clock__PM_ACT_MSK EQU 0x10
NoiseA_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
NoiseA_Clock__PM_STBY_MSK EQU 0x10

/* Trigger_Comp */
Trigger_Comp_ctComp__CLK EQU CYREG_CMP1_CLK
Trigger_Comp_ctComp__CMP_MASK EQU 0x02
Trigger_Comp_ctComp__CMP_NUMBER EQU 1
Trigger_Comp_ctComp__CR EQU CYREG_CMP1_CR
Trigger_Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
Trigger_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Trigger_Comp_ctComp__LUT__MSK_MASK EQU 0x02
Trigger_Comp_ctComp__LUT__MSK_SHIFT EQU 1
Trigger_Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
Trigger_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Trigger_Comp_ctComp__LUT__SR_MASK EQU 0x02
Trigger_Comp_ctComp__LUT__SR_SHIFT EQU 1
Trigger_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Trigger_Comp_ctComp__PM_ACT_MSK EQU 0x02
Trigger_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Trigger_Comp_ctComp__PM_STBY_MSK EQU 0x02
Trigger_Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
Trigger_Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
Trigger_Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
Trigger_Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
Trigger_Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
Trigger_Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
Trigger_Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
Trigger_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Trigger_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Trigger_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Trigger_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Trigger_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Trigger_Comp_ctComp__WRK_MASK EQU 0x02
Trigger_Comp_ctComp__WRK_SHIFT EQU 1

/* Wave_Control */
Wave_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Wave_Control_Sync_ctrl_reg__0__POS EQU 0
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Wave_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Wave_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Wave_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Wave_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Wave_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Wave_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Wave_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Wave_Control_Sync_ctrl_reg__2__POS EQU 2
Wave_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Wave_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Wave_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Wave_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Wave_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Wave_Control_Sync_ctrl_reg__MASK EQU 0x05
Wave_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Wave_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Wave_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* DMA_Channel_1 */
DMA_Channel_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Channel_1__DRQ_NUMBER EQU 0
DMA_Channel_1__NUMBEROF_TDS EQU 0
DMA_Channel_1__PRIORITY EQU 2
DMA_Channel_1__TERMIN_EN EQU 0
DMA_Channel_1__TERMIN_SEL EQU 0
DMA_Channel_1__TERMOUT0_EN EQU 1
DMA_Channel_1__TERMOUT0_SEL EQU 0
DMA_Channel_1__TERMOUT1_EN EQU 0
DMA_Channel_1__TERMOUT1_SEL EQU 0

/* DMA_Channel_2 */
DMA_Channel_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_Channel_2__DRQ_NUMBER EQU 1
DMA_Channel_2__NUMBEROF_TDS EQU 0
DMA_Channel_2__PRIORITY EQU 2
DMA_Channel_2__TERMIN_EN EQU 0
DMA_Channel_2__TERMIN_SEL EQU 0
DMA_Channel_2__TERMOUT0_EN EQU 0
DMA_Channel_2__TERMOUT0_SEL EQU 0
DMA_Channel_2__TERMOUT1_EN EQU 0
DMA_Channel_2__TERMOUT1_SEL EQU 0

/* Trigger_Status */
Trigger_Status_sts_sts_reg__0__MASK EQU 0x01
Trigger_Status_sts_sts_reg__0__POS EQU 0
Trigger_Status_sts_sts_reg__1__MASK EQU 0x02
Trigger_Status_sts_sts_reg__1__POS EQU 1
Trigger_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Trigger_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Trigger_Status_sts_sts_reg__2__MASK EQU 0x04
Trigger_Status_sts_sts_reg__2__POS EQU 2
Trigger_Status_sts_sts_reg__MASK EQU 0x07
Trigger_Status_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
Trigger_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Trigger_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Trigger_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Trigger_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Trigger_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Trigger_Status_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Trigger_Control */
Trigger_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Trigger_Control_Sync_ctrl_reg__0__POS EQU 0
Trigger_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Trigger_Control_Sync_ctrl_reg__1__POS EQU 1
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Trigger_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Trigger_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Trigger_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Trigger_Control_Sync_ctrl_reg__2__POS EQU 2
Trigger_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Trigger_Control_Sync_ctrl_reg__3__POS EQU 3
Trigger_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Trigger_Control_Sync_ctrl_reg__6__POS EQU 6
Trigger_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Trigger_Control_Sync_ctrl_reg__7__POS EQU 7
Trigger_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Trigger_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Trigger_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Trigger_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Trigger_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Trigger_Control_Sync_ctrl_reg__MASK EQU 0xCF
Trigger_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Trigger_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Trigger_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* PWM_Sample_Buffer */
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Sample_Buffer_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Sample_Buffer_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* Digital_Out_Control */
Digital_Out_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Digital_Out_Control_Sync_ctrl_reg__0__POS EQU 0
Digital_Out_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Digital_Out_Control_Sync_ctrl_reg__1__POS EQU 1
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Digital_Out_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Digital_Out_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Digital_Out_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Digital_Out_Control_Sync_ctrl_reg__2__POS EQU 2
Digital_Out_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Digital_Out_Control_Sync_ctrl_reg__3__POS EQU 3
Digital_Out_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Digital_Out_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Digital_Out_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Digital_Out_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Digital_Out_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Digital_Out_Control_Sync_ctrl_reg__MASK EQU 0x0F
Digital_Out_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Digital_Out_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Digital_Out_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyTriggerClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyTriggerClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyTriggerClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyTriggerClock__CFG2_SRC_SEL_MASK EQU 0x07
CyTriggerClock__INDEX EQU 0x00
CyTriggerClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyTriggerClock__PM_ACT_MSK EQU 0x01
CyTriggerClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyTriggerClock__PM_STBY_MSK EQU 0x01
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
