Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 12 20:16:20 2024
| Host         : DESKTOP-DU3OVKP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_btn/count_out_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: simple_counter_tim/count_out_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  206        0.227        0.000                      0                  206        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.960        0.000                      0                  206        0.227        0.000                      0                  206        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.239ns (22.350%)  route 4.305ns (77.650%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.554    10.859    seven_seg/segment_state_1
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.593    15.016    seven_seg/CLK
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.436    14.819    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.239ns (22.350%)  route 4.305ns (77.650%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.554    10.859    seven_seg/segment_state_1
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.593    15.016    seven_seg/CLK
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.436    14.819    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.239ns (22.350%)  route 4.305ns (77.650%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.554    10.859    seven_seg/segment_state_1
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.593    15.016    seven_seg/CLK
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.436    14.819    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.239ns (22.217%)  route 4.338ns (77.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.588    10.892    seven_seg/segment_state_1
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.591    15.014    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.400    14.853    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.239ns (22.217%)  route 4.338ns (77.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.588    10.892    seven_seg/segment_state_1
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.591    15.014    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.400    14.853    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.239ns (22.217%)  route 4.338ns (77.783%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.588    10.892    seven_seg/segment_state_1
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.591    15.014    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.400    14.853    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.239ns (22.547%)  route 4.256ns (77.453%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.506    10.811    seven_seg/segment_state_1
    SLICE_X1Y77          FDSE                                         r  seven_seg/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.591    15.014    seven_seg/CLK
    SLICE_X1Y77          FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y77          FDSE (Setup_fdse_C_CE)      -0.436    14.817    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.239ns (22.547%)  route 4.256ns (77.453%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    seven_seg/CLK
    SLICE_X0Y80          FDRE                                         r  seven_seg/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  seven_seg/segment_counter_reg[14]/Q
                         net (fo=2, routed)           1.023     6.758    seven_seg/segment_counter[14]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.299     7.057 f  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.299     7.356    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.480 f  seven_seg/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     8.058    seven_seg/segment_counter[31]_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.182 f  seven_seg/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.586     8.768    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.892 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.263    10.156    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.149    10.305 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.506    10.811    seven_seg/segment_state_1
    SLICE_X1Y77          FDRE                                         r  seven_seg/segment_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.591    15.014    seven_seg/CLK
    SLICE_X1Y77          FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.436    14.817    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.129ns (40.062%)  route 3.185ns (59.938%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    debounce_u/CLK
    SLICE_X4Y81          FDRE                                         r  debounce_u/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  debounce_u/count_reg[2]/Q
                         net (fo=2, routed)           0.481     6.253    debounce_u/count_reg[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  debounce_u/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.927    debounce_u/count_reg[0]_i_13_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.041    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 f  debounce_u/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.938     8.313    debounce_u/p_0_in[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.303     8.616 f  debounce_u/count[0]_i_7/O
                         net (fo=1, routed)           0.452     9.068    debounce_u/count[0]_i_7_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.192 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.576     9.767    debounce_u/count[0]_i_4_n_0
    SLICE_X5Y83          LUT4 (Prop_lut4_I1_O)        0.124     9.891 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.739    10.630    debounce_u/count[0]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  debounce_u/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598    15.021    debounce_u/CLK
    SLICE_X4Y85          FDRE                                         r  debounce_u/count_reg[16]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    debounce_u/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.129ns (40.062%)  route 3.185ns (59.938%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.713     5.316    debounce_u/CLK
    SLICE_X4Y81          FDRE                                         r  debounce_u/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  debounce_u/count_reg[2]/Q
                         net (fo=2, routed)           0.481     6.253    debounce_u/count_reg[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.927 r  debounce_u/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.927    debounce_u/count_reg[0]_i_13_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.041    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 f  debounce_u/count_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.938     8.313    debounce_u/p_0_in[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.303     8.616 f  debounce_u/count[0]_i_7/O
                         net (fo=1, routed)           0.452     9.068    debounce_u/count[0]_i_7_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.192 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.576     9.767    debounce_u/count[0]_i_4_n_0
    SLICE_X5Y83          LUT4 (Prop_lut4_I1_O)        0.124     9.891 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.739    10.630    debounce_u/count[0]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  debounce_u/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598    15.021    debounce_u/CLK
    SLICE_X4Y85          FDRE                                         r  debounce_u/count_reg[17]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    debounce_u/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debounce_u/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            old_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.470%)  route 0.156ns (52.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.597     1.516    debounce_u/CLK
    SLICE_X5Y82          FDRE                                         r  debounce_u/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debounce_u/clean_out_reg/Q
                         net (fo=19, routed)          0.156     1.813    clean
    SLICE_X5Y81          FDRE                                         r  old_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.030    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  old_clean_reg/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.057     1.586    old_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.403%)  route 0.184ns (56.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    seven_seg/CLK
    SLICE_X1Y77          FDSE                                         r  seven_seg/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  seven_seg/segment_state_reg[0]/Q
                         net (fo=5, routed)           0.184     1.838    seven_seg/segment_state[0]
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.029    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.059     1.585    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.672%)  route 0.214ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    seven_seg/CLK
    SLICE_X1Y78          FDRE                                         r  seven_seg/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg/segment_state_reg[6]/Q
                         net (fo=4, routed)           0.214     1.869    seven_seg/segment_state[6]
    SLICE_X1Y77          FDRE                                         r  seven_seg/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.029    seven_seg/CLK
    SLICE_X1Y77          FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.057     1.583    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.056%)  route 0.208ns (55.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seven_seg/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.208     1.886    seven_seg/Q[1]
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.029    seven_seg/CLK
    SLICE_X2Y77          FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063     1.576    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.233%)  route 0.225ns (51.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    seven_seg/CLK
    SLICE_X2Y78          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.225     1.903    seven_seg/segment_counter[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.046     1.949 r  seven_seg/segment_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.949    seven_seg/segment_counter_0[9]
    SLICE_X0Y78          FDRE                                         r  seven_seg/segment_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.030    seven_seg/CLK
    SLICE_X0Y78          FDRE                                         r  seven_seg/segment_counter_reg[9]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     1.634    seven_seg/segment_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 simple_counter_btn/count_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_counter_btn/count_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.512    simple_counter_btn/CLK
    SLICE_X4Y77          FDRE                                         r  simple_counter_btn/count_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  simple_counter_btn/count_out_reg[7]/Q
                         net (fo=4, routed)           0.173     1.826    simple_counter_btn/count_out_reg[7]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  simple_counter_btn/count_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.871    simple_counter_btn/count_out[4]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  simple_counter_btn/count_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    simple_counter_btn/count_out_reg[4]_i_1_n_4
    SLICE_X4Y77          FDRE                                         r  simple_counter_btn/count_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.026    simple_counter_btn/CLK
    SLICE_X4Y77          FDRE                                         r  simple_counter_btn/count_out_reg[7]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    simple_counter_btn/count_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.278%)  route 0.237ns (62.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    seven_seg/CLK
    SLICE_X1Y77          FDRE                                         r  seven_seg/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg/segment_state_reg[7]/Q
                         net (fo=4, routed)           0.237     1.892    seven_seg/segment_state[7]
    SLICE_X1Y77          FDSE                                         r  seven_seg/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.029    seven_seg/CLK
    SLICE_X1Y77          FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.061     1.574    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 simple_counter_tim/count_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_counter_tim/count_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    simple_counter_tim/CLK
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  simple_counter_tim/count_out_reg[8]/Q
                         net (fo=4, routed)           0.168     1.823    simple_counter_tim/count_out_reg_0[8]
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.868 r  simple_counter_tim/count_out[8]_i_5__0/O
                         net (fo=1, routed)           0.000     1.868    simple_counter_tim/count_out[8]_i_5__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  simple_counter_tim/count_out_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.938    simple_counter_tim/count_out_reg[8]_i_1__0_n_7
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.028    simple_counter_tim/CLK
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[8]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    simple_counter_tim/count_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 simple_counter_tim/count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_counter_tim/count_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.512    simple_counter_tim/CLK
    SLICE_X7Y77          FDRE                                         r  simple_counter_tim/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  simple_counter_tim/count_out_reg[3]/Q
                         net (fo=4, routed)           0.181     1.834    simple_counter_tim/count_out_reg_0[3]
    SLICE_X7Y77          LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  simple_counter_tim/count_out[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.879    simple_counter_tim/count_out[0]_i_8__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  simple_counter_tim/count_out_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.942    simple_counter_tim/count_out_reg[0]_i_2__0_n_4
    SLICE_X7Y77          FDRE                                         r  simple_counter_tim/count_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.026    simple_counter_tim/CLK
    SLICE_X7Y77          FDRE                                         r  simple_counter_tim/count_out_reg[3]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    simple_counter_tim/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 simple_counter_tim/count_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_counter_tim/count_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.513    simple_counter_tim/CLK
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  simple_counter_tim/count_out_reg[11]/Q
                         net (fo=4, routed)           0.181     1.836    simple_counter_tim/count_out_reg_0[11]
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.045     1.881 r  simple_counter_tim/count_out[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.881    simple_counter_tim/count_out[8]_i_2__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.944 r  simple_counter_tim/count_out_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.944    simple_counter_tim/count_out_reg[8]_i_1__0_n_4
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.028    simple_counter_tim/CLK
    SLICE_X7Y79          FDRE                                         r  simple_counter_tim/count_out_reg[11]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    simple_counter_tim/count_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     debounce_u/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     debounce_u/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     debounce_u/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     debounce_u/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     debounce_u/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     debounce_u/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     debounce_u/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     debounce_u/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     debounce_u/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     simple_counter_btn/count_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     simple_counter_btn/count_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     simple_counter_btn/count_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     simple_counter_btn/count_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     debounce_u/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     debounce_u/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     debounce_u/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     debounce_u/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y75    periodic_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y75    periodic_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce_u/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce_u/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     debounce_u/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     debounce_u/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce_u/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     debounce_u/old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    periodic_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    periodic_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     seven_seg/segment_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     seven_seg/segment_counter_reg[27]/C



