
*** Running vivado
    with args -log stopwatch_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch_main.tcl -notrace
Command: synth_design -top stopwatch_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 296.691 ; gain = 73.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch_main' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/stopwatch_main.v:1]
	Parameter zero bound to: 7'b0000001 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v:1]
INFO: [Synth 8-638] synthesizing module 'up_counter' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:1]
WARNING: [Synth 8-5788] Register seg0_reg in module up_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:22]
WARNING: [Synth 8-5788] Register seg1_reg in module up_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:23]
WARNING: [Synth 8-5788] Register seg2_reg in module up_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:24]
WARNING: [Synth 8-5788] Register seg3_reg in module up_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:25]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (2#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'down_counter' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:1]
WARNING: [Synth 8-5788] Register seg0_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:22]
WARNING: [Synth 8-5788] Register seg1_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:23]
WARNING: [Synth 8-5788] Register seg2_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:24]
WARNING: [Synth 8-5788] Register seg3_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:25]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (3#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'hexto7seg' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/hexto7seg.v:25]
INFO: [Synth 8-256] done synthesizing module 'hexto7seg' (4#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/hexto7seg.v:25]
INFO: [Synth 8-638] synthesizing module 'time_mux' [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/time_mux.v:1]
	Parameter zero bound to: 7'b0000001 
	Parameter nine bound to: 7'b0001100 
INFO: [Synth 8-256] done synthesizing module 'time_mux' (5#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/time_mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_main' (6#1) [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/stopwatch_main.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 336.020 ; gain = 113.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 336.020 ; gain = 113.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arman/Lab6/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Arman/Lab6/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Arman/Lab6/Lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 638.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 39    
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stopwatch_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module time_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cdiv1/tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cdiv1/COUNT_reg was removed.  [C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v:12]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    21|
|4     |LUT2   |    16|
|5     |LUT3   |    28|
|6     |LUT4   |    39|
|7     |LUT5   |    43|
|8     |LUT6   |   107|
|9     |MUXF7  |     2|
|10    |FDCE   |    56|
|11    |FDPE   |    20|
|12    |LDC    |    17|
|13    |IBUF   |    13|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   380|
|2     |  cdiv1  |clk_div      |    53|
|3     |  tc1    |up_counter   |   142|
|4     |  td1    |down_counter |   150|
|5     |  tm1    |time_mux     |     9|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 638.734 ; gain = 113.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 638.734 ; gain = 415.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LDC => LDCE: 17 instances

25 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 638.734 ; gain = 418.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/Arman/Lab6/Lab6.runs/synth_1/stopwatch_main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 638.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 15:10:49 2019...
