; ModuleID = '../../third_party/skia/src/core/SkHalf.cpp'
source_filename = "../../third_party/skia/src/core/SkHalf.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden zeroext i16 @_Z12halfMantissat(i16 zeroext) local_unnamed_addr #0 {
  %2 = and i16 %0, 1023
  ret i16 %2
}

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden zeroext i16 @_Z12halfExponentt(i16 zeroext) local_unnamed_addr #0 {
  %2 = lshr i16 %0, 10
  %3 = and i16 %2, 31
  ret i16 %3
}

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden zeroext i16 @_Z8halfSignt(i16 zeroext) local_unnamed_addr #0 {
  %2 = lshr i16 %0, 15
  ret i16 %2
}

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden zeroext i16 @_Z13SkFloatToHalff(float) local_unnamed_addr #0 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = icmp ugt i32 %3, 2139095039
  br i1 %4, label %5, label %8

5:                                                ; preds = %1
  %6 = icmp eq i32 %3, 2139095040
  %7 = select i1 %6, i32 31744, i32 32256
  br label %17

8:                                                ; preds = %1
  %9 = and i32 %2, 2147479552
  %10 = bitcast i32 %9 to float
  %11 = fmul float %10, 0x38F0000000000000
  %12 = bitcast float %11 to i32
  %13 = add i32 %12, 4096
  %14 = icmp ult i32 %13, 260046848
  %15 = select i1 %14, i32 %13, i32 260046848
  %16 = lshr i32 %15, 13
  br label %17

17:                                               ; preds = %8, %5
  %18 = phi i32 [ %7, %5 ], [ %16, %8 ]
  %19 = lshr i32 %2, 16
  %20 = and i32 %19, 32768
  %21 = or i32 %18, %20
  %22 = trunc i32 %21 to i16
  ret i16 %22
}

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden float @_Z13SkHalfToFloatt(i16 zeroext) local_unnamed_addr #0 {
  %2 = lshr i16 %0, 10
  %3 = and i16 %2, 31
  %4 = icmp eq i16 %3, 0
  %5 = and i16 %0, 1023
  %6 = zext i16 %5 to i32
  br i1 %4, label %7, label %12

7:                                                ; preds = %1
  %8 = or i32 %6, 1056964608
  %9 = bitcast i32 %8 to float
  %10 = fadd float %9, -5.000000e-01
  %11 = bitcast float %10 to i32
  br label %22

12:                                               ; preds = %1
  %13 = shl nuw nsw i32 %6, 13
  %14 = icmp eq i16 %3, 31
  br i1 %14, label %15, label %17

15:                                               ; preds = %12
  %16 = or i32 %13, 2139095040
  br label %22

17:                                               ; preds = %12
  %18 = zext i16 %3 to i32
  %19 = shl nuw nsw i32 %18, 23
  %20 = add nuw nsw i32 %19, 939524096
  %21 = or i32 %20, %13
  br label %22

22:                                               ; preds = %15, %17, %7
  %23 = phi i32 [ %11, %7 ], [ %16, %15 ], [ %21, %17 ]
  %24 = lshr i16 %0, 15
  %25 = zext i16 %24 to i32
  %26 = shl nuw i32 %25, 31
  %27 = or i32 %23, %26
  %28 = bitcast i32 %27 to float
  ret float %28
}

attributes #0 = { norecurse nounwind readnone ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
