#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55727c8d66c0 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x55727c8f8e80_0 .var "clk", 0 0;
v0x55727c8f8f20_0 .var/i "i", 31 0;
v0x55727c8f9000_0 .var "rstn", 0 0;
S_0x55727c8c8160 .scope module, "my_cpu" "simple_cpu" 2 38, 3 4 0, S_0x55727c8d66c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
P_0x55727c8d24e0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x55727c8d2520 .param/l "NUM_INSTS" 1 3 37, +C4<00000000000000000000000000010000>;
L_0x55727c9093e0 .functor BUFZ 32, L_0x55727c9090b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727c90a9a0 .functor BUFZ 32, L_0x55727c90a440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727c90ac00 .functor OR 1, v0x55727c8f0570_0, L_0x55727c90aab0, C4<0>, C4<0>;
v0x55727c8f69b0_0 .net "NEXT_PC", 31 0, v0x55727c8f4fe0_0;  1 drivers
v0x55727c8f6a90_0 .var "PC", 31 0;
v0x55727c8f6b80_0 .net *"_ivl_2", 31 0, L_0x55727c9090b0;  1 drivers
L_0x7f4fea2ce138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55727c8f6c40_0 .net/2u *"_ivl_26", 1 0, L_0x7f4fea2ce138;  1 drivers
v0x55727c8f6d20_0 .net *"_ivl_28", 0 0, L_0x55727c90aab0;  1 drivers
v0x55727c8f6e30_0 .net *"_ivl_39", 0 0, L_0x55727c90b040;  1 drivers
v0x55727c8f6f10_0 .net *"_ivl_5", 3 0, L_0x55727c909180;  1 drivers
v0x55727c8f6ff0_0 .net *"_ivl_6", 5 0, L_0x55727c909250;  1 drivers
L_0x7f4fea2ce060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727c8f70d0_0 .net *"_ivl_9", 1 0, L_0x7f4fea2ce060;  1 drivers
v0x55727c8f71b0_0 .net "alu_check", 0 0, v0x55727c8bb250_0;  1 drivers
v0x55727c8f7250_0 .net "alu_func", 3 0, v0x55727c8efbd0_0;  1 drivers
v0x55727c8f7360_0 .net "alu_in1", 31 0, L_0x55727c90a9a0;  1 drivers
v0x55727c8f7420_0 .net "alu_in2", 31 0, v0x55727c894050_0;  1 drivers
v0x55727c8f7510_0 .net "alu_op", 1 0, L_0x55727c909e20;  1 drivers
v0x55727c8f7620_0 .net "alu_out", 31 0, v0x55727c8ef670_0;  1 drivers
v0x55727c8f7770_0 .net "alu_src", 0 0, L_0x55727c909fa0;  1 drivers
v0x55727c8f7810_0 .net "branch", 0 0, L_0x55727c909ba0;  1 drivers
v0x55727c8f7900_0 .net "branch_target", 31 0, v0x55727c8f5f70_0;  1 drivers
v0x55727c8f7a10_0 .net "clk", 0 0, v0x55727c8f8e80_0;  1 drivers
v0x55727c8f7b00_0 .net "funct3", 2 0, L_0x55727c9096b0;  1 drivers
v0x55727c8f7bc0_0 .net "funct7", 6 0, L_0x55727c9095c0;  1 drivers
v0x55727c8f7c60_0 .net "immediate", 31 0, v0x55727c8f2c80_0;  1 drivers
v0x55727c8f7d00 .array "inst_memory", 15 0, 31 0;
v0x55727c8f7dc0_0 .net "instruction", 31 0, L_0x55727c9093e0;  1 drivers
v0x55727c8f7e80_0 .net "jump", 1 0, L_0x55727c909ab0;  1 drivers
v0x55727c8f7f20_0 .net "maskmode", 1 0, L_0x55727c90ada0;  1 drivers
v0x55727c8f7fc0_0 .net "mem_read", 0 0, L_0x55727c909c90;  1 drivers
v0x55727c8f80b0_0 .net "mem_to_reg", 0 0, L_0x55727c909d30;  1 drivers
v0x55727c8f8150_0 .net "mem_write", 0 0, L_0x55727c909ec0;  1 drivers
v0x55727c8f8240_0 .net "next_pc_cand", 31 0, v0x55727c8f57e0_0;  1 drivers
v0x55727c8f8330_0 .net "opcode", 6 0, L_0x55727c9094f0;  1 drivers
v0x55727c8f8420_0 .net "pc_plus_4", 31 0, v0x55727c8f35f0_0;  1 drivers
v0x55727c8f84e0_0 .net "rd", 4 0, L_0x55727c9099c0;  1 drivers
v0x55727c8f85a0_0 .net "read_data", 31 0, v0x55727c8f2490_0;  1 drivers
v0x55727c8f8690_0 .net "reg_write", 0 0, L_0x55727c90a040;  1 drivers
v0x55727c8f8780_0 .net "rs1", 4 0, L_0x55727c909790;  1 drivers
v0x55727c8f8840_0 .net "rs1_out", 31 0, L_0x55727c90a440;  1 drivers
v0x55727c8f88e0_0 .net "rs2", 4 0, L_0x55727c909880;  1 drivers
v0x55727c8f8980_0 .net "rs2_out", 31 0, L_0x55727c90a730;  1 drivers
v0x55727c8f8a20_0 .net "rstn", 0 0, v0x55727c8f9000_0;  1 drivers
v0x55727c8f8ae0_0 .net "select_jump", 0 0, L_0x55727c90ac00;  1 drivers
v0x55727c8f8ba0_0 .net "sext", 0 0, L_0x55727c90aeb0;  1 drivers
v0x55727c8f8c40_0 .net "taken", 0 0, v0x55727c8f0570_0;  1 drivers
v0x55727c8f8d30_0 .net "write_data", 31 0, v0x55727c8f6760_0;  1 drivers
E_0x55727c86fce0 .event posedge, v0x55727c8f1c60_0;
L_0x55727c9090b0 .array/port v0x55727c8f7d00, L_0x55727c909250;
L_0x55727c909180 .part v0x55727c8f6a90_0, 2, 4;
L_0x55727c909250 .concat [ 4 2 0 0], L_0x55727c909180, L_0x7f4fea2ce060;
L_0x55727c9094f0 .part L_0x55727c9093e0, 0, 7;
L_0x55727c9095c0 .part L_0x55727c9093e0, 25, 7;
L_0x55727c9096b0 .part L_0x55727c9093e0, 12, 3;
L_0x55727c909790 .part L_0x55727c9093e0, 15, 5;
L_0x55727c909880 .part L_0x55727c9093e0, 20, 5;
L_0x55727c9099c0 .part L_0x55727c9093e0, 7, 5;
L_0x55727c90aab0 .cmp/eq 2, L_0x55727c909ab0, L_0x7f4fea2ce138;
L_0x55727c90ac70 .part L_0x55727c909ab0, 1, 1;
L_0x55727c90ada0 .part L_0x55727c9093e0, 12, 2;
L_0x55727c90aeb0 .part L_0x55727c9093e0, 14, 1;
L_0x55727c90b040 .part L_0x55727c909ab0, 0, 1;
L_0x55727c90b160 .concat [ 1 1 0 0], L_0x55727c909d30, L_0x55727c90b040;
S_0x55727c8cff60 .scope module, "in_b_mux" "mux_2x1" 3 144, 4 5 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x55727c884400 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55727c8974f0_0 .net "in1", 31 0, L_0x55727c90a730;  alias, 1 drivers
v0x55727c891940_0 .net "in2", 31 0, v0x55727c8f2c80_0;  alias, 1 drivers
v0x55727c894050_0 .var "out", 31 0;
v0x55727c8a56b0_0 .net "select", 0 0, L_0x55727c909fa0;  alias, 1 drivers
E_0x55727c870680 .event edge, v0x55727c8a56b0_0, v0x55727c8974f0_0, v0x55727c891940_0;
S_0x55727c8ef080 .scope module, "m_ALU" "ALU" 3 157, 5 10 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 4 "alu_func";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "check";
P_0x55727c8ef280 .param/l "DATA_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x55727c8afd10_0 .net "alu_func", 3 0, v0x55727c8efbd0_0;  alias, 1 drivers
v0x55727c8bb250_0 .var "check", 0 0;
v0x55727c8ef490_0 .net "in_a", 31 0, L_0x55727c90a9a0;  alias, 1 drivers
v0x55727c8ef580_0 .net "in_b", 31 0, v0x55727c894050_0;  alias, 1 drivers
v0x55727c8ef670_0 .var "out", 31 0;
E_0x55727c85ab70 .event edge, v0x55727c8afd10_0, v0x55727c8ef670_0;
E_0x55727c8d6e20 .event edge, v0x55727c8afd10_0, v0x55727c8ef490_0, v0x55727c894050_0;
S_0x55727c8ef820 .scope module, "m_ALU_control" "ALU_control" 3 133, 6 31 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_func";
v0x55727c8efad0_0 .net *"_ivl_1", 0 0, L_0x55727c90a810;  1 drivers
v0x55727c8efbd0_0 .var "alu_func", 3 0;
v0x55727c8efcc0_0 .net "alu_op", 1 0, L_0x55727c909e20;  alias, 1 drivers
v0x55727c8efd90_0 .net "funct", 3 0, L_0x55727c90a8b0;  1 drivers
v0x55727c8efe70_0 .net "funct3", 2 0, L_0x55727c9096b0;  alias, 1 drivers
v0x55727c8effa0_0 .net "funct7", 6 0, L_0x55727c9095c0;  alias, 1 drivers
E_0x55727c8d6e60 .event edge, v0x55727c8efcc0_0, v0x55727c8efe70_0, v0x55727c8efd90_0, v0x55727c8effa0_0;
L_0x55727c90a810 .part L_0x55727c9095c0, 5, 1;
L_0x55727c90a8b0 .concat [ 3 1 0 0], L_0x55727c9096b0, L_0x55727c90a810;
S_0x55727c8f0100 .scope module, "m_branch_control" "branch_control" 3 184, 7 7 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "check";
    .port_info 2 /OUTPUT 1 "taken";
v0x55727c8f03d0_0 .net "branch", 0 0, L_0x55727c909ba0;  alias, 1 drivers
v0x55727c8f04b0_0 .net "check", 0 0, v0x55727c8bb250_0;  alias, 1 drivers
v0x55727c8f0570_0 .var "taken", 0 0;
E_0x55727c8f0350 .event edge, v0x55727c8f03d0_0, v0x55727c8bb250_0;
S_0x55727c8f0680 .scope module, "m_control" "control" 3 85, 8 6 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x55727c8f0a40_0 .net *"_ivl_10", 9 0, v0x55727c8f0dd0_0;  1 drivers
v0x55727c8f0b40_0 .net "alu_op", 1 0, L_0x55727c909e20;  alias, 1 drivers
v0x55727c8f0c00_0 .net "alu_src", 0 0, L_0x55727c909fa0;  alias, 1 drivers
v0x55727c8f0d00_0 .net "branch", 0 0, L_0x55727c909ba0;  alias, 1 drivers
v0x55727c8f0dd0_0 .var "controls", 9 0;
v0x55727c8f0ec0_0 .net "jump", 1 0, L_0x55727c909ab0;  alias, 1 drivers
v0x55727c8f0f60_0 .net "mem_read", 0 0, L_0x55727c909c90;  alias, 1 drivers
v0x55727c8f1020_0 .net "mem_to_reg", 0 0, L_0x55727c909d30;  alias, 1 drivers
v0x55727c8f10e0_0 .net "mem_write", 0 0, L_0x55727c909ec0;  alias, 1 drivers
v0x55727c8f11a0_0 .net "opcode", 6 0, L_0x55727c9094f0;  alias, 1 drivers
v0x55727c8f1280_0 .net "reg_write", 0 0, L_0x55727c90a040;  alias, 1 drivers
E_0x55727c8f09e0 .event edge, v0x55727c8f11a0_0;
L_0x55727c909ab0 .part v0x55727c8f0dd0_0, 8, 2;
L_0x55727c909ba0 .part v0x55727c8f0dd0_0, 7, 1;
L_0x55727c909c90 .part v0x55727c8f0dd0_0, 6, 1;
L_0x55727c909d30 .part v0x55727c8f0dd0_0, 5, 1;
L_0x55727c909e20 .part v0x55727c8f0dd0_0, 3, 2;
L_0x55727c909ec0 .part v0x55727c8f0dd0_0, 2, 1;
L_0x55727c909fa0 .part v0x55727c8f0dd0_0, 1, 1;
L_0x55727c90a040 .part v0x55727c8f0dd0_0, 0, 1;
S_0x55727c8f1460 .scope module, "m_data_memory" "data_memory" 3 220, 9 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 2 "maskmode";
    .port_info 4 /INPUT 1 "sext";
    .port_info 5 /INPUT 32 "address";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data";
P_0x55727c8f15f0 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v0x55727c8f1a90_0 .net "address", 31 0, v0x55727c8ef670_0;  alias, 1 drivers
v0x55727c8f1ba0_0 .net "address_internal", 4 0, L_0x55727c90afa0;  1 drivers
v0x55727c8f1c60_0 .net "clk", 0 0, v0x55727c8f8e80_0;  alias, 1 drivers
v0x55727c8f1d30_0 .net "maskmode", 1 0, L_0x55727c90ada0;  alias, 1 drivers
v0x55727c8f1e10 .array "mem_array", 31 0, 31 0;
v0x55727c8f2320_0 .net "mem_read", 0 0, L_0x55727c909c90;  alias, 1 drivers
v0x55727c8f23c0_0 .net "mem_write", 0 0, L_0x55727c909ec0;  alias, 1 drivers
v0x55727c8f2490_0 .var "read_data", 31 0;
v0x55727c8f2530_0 .net "sext", 0 0, L_0x55727c90aeb0;  alias, 1 drivers
v0x55727c8f25f0_0 .net "write_data", 31 0, L_0x55727c90a730;  alias, 1 drivers
v0x55727c8f26e0_0 .var "write_data_internal", 31 0;
E_0x55727c8f1840/0 .event edge, v0x55727c8f0f60_0, v0x55727c8f2530_0, v0x55727c8f1d30_0, v0x55727c8f1ba0_0;
v0x55727c8f1e10_0 .array/port v0x55727c8f1e10, 0;
v0x55727c8f1e10_1 .array/port v0x55727c8f1e10, 1;
v0x55727c8f1e10_2 .array/port v0x55727c8f1e10, 2;
v0x55727c8f1e10_3 .array/port v0x55727c8f1e10, 3;
E_0x55727c8f1840/1 .event edge, v0x55727c8f1e10_0, v0x55727c8f1e10_1, v0x55727c8f1e10_2, v0x55727c8f1e10_3;
v0x55727c8f1e10_4 .array/port v0x55727c8f1e10, 4;
v0x55727c8f1e10_5 .array/port v0x55727c8f1e10, 5;
v0x55727c8f1e10_6 .array/port v0x55727c8f1e10, 6;
v0x55727c8f1e10_7 .array/port v0x55727c8f1e10, 7;
E_0x55727c8f1840/2 .event edge, v0x55727c8f1e10_4, v0x55727c8f1e10_5, v0x55727c8f1e10_6, v0x55727c8f1e10_7;
v0x55727c8f1e10_8 .array/port v0x55727c8f1e10, 8;
v0x55727c8f1e10_9 .array/port v0x55727c8f1e10, 9;
v0x55727c8f1e10_10 .array/port v0x55727c8f1e10, 10;
v0x55727c8f1e10_11 .array/port v0x55727c8f1e10, 11;
E_0x55727c8f1840/3 .event edge, v0x55727c8f1e10_8, v0x55727c8f1e10_9, v0x55727c8f1e10_10, v0x55727c8f1e10_11;
v0x55727c8f1e10_12 .array/port v0x55727c8f1e10, 12;
v0x55727c8f1e10_13 .array/port v0x55727c8f1e10, 13;
v0x55727c8f1e10_14 .array/port v0x55727c8f1e10, 14;
v0x55727c8f1e10_15 .array/port v0x55727c8f1e10, 15;
E_0x55727c8f1840/4 .event edge, v0x55727c8f1e10_12, v0x55727c8f1e10_13, v0x55727c8f1e10_14, v0x55727c8f1e10_15;
v0x55727c8f1e10_16 .array/port v0x55727c8f1e10, 16;
v0x55727c8f1e10_17 .array/port v0x55727c8f1e10, 17;
v0x55727c8f1e10_18 .array/port v0x55727c8f1e10, 18;
v0x55727c8f1e10_19 .array/port v0x55727c8f1e10, 19;
E_0x55727c8f1840/5 .event edge, v0x55727c8f1e10_16, v0x55727c8f1e10_17, v0x55727c8f1e10_18, v0x55727c8f1e10_19;
v0x55727c8f1e10_20 .array/port v0x55727c8f1e10, 20;
v0x55727c8f1e10_21 .array/port v0x55727c8f1e10, 21;
v0x55727c8f1e10_22 .array/port v0x55727c8f1e10, 22;
v0x55727c8f1e10_23 .array/port v0x55727c8f1e10, 23;
E_0x55727c8f1840/6 .event edge, v0x55727c8f1e10_20, v0x55727c8f1e10_21, v0x55727c8f1e10_22, v0x55727c8f1e10_23;
v0x55727c8f1e10_24 .array/port v0x55727c8f1e10, 24;
v0x55727c8f1e10_25 .array/port v0x55727c8f1e10, 25;
v0x55727c8f1e10_26 .array/port v0x55727c8f1e10, 26;
v0x55727c8f1e10_27 .array/port v0x55727c8f1e10, 27;
E_0x55727c8f1840/7 .event edge, v0x55727c8f1e10_24, v0x55727c8f1e10_25, v0x55727c8f1e10_26, v0x55727c8f1e10_27;
v0x55727c8f1e10_28 .array/port v0x55727c8f1e10, 28;
v0x55727c8f1e10_29 .array/port v0x55727c8f1e10, 29;
v0x55727c8f1e10_30 .array/port v0x55727c8f1e10, 30;
v0x55727c8f1e10_31 .array/port v0x55727c8f1e10, 31;
E_0x55727c8f1840/8 .event edge, v0x55727c8f1e10_28, v0x55727c8f1e10_29, v0x55727c8f1e10_30, v0x55727c8f1e10_31;
E_0x55727c8f1840 .event/or E_0x55727c8f1840/0, E_0x55727c8f1840/1, E_0x55727c8f1840/2, E_0x55727c8f1840/3, E_0x55727c8f1840/4, E_0x55727c8f1840/5, E_0x55727c8f1840/6, E_0x55727c8f1840/7, E_0x55727c8f1840/8;
E_0x55727c8f19d0 .event negedge, v0x55727c8f1c60_0;
E_0x55727c8f1a30 .event edge, v0x55727c8f1d30_0, v0x55727c8974f0_0;
L_0x55727c90afa0 .part v0x55727c8ef670_0, 2, 5;
S_0x55727c8f28a0 .scope module, "m_imm_generator" "imm_generator" 3 117, 10 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "immediate";
P_0x55727c8f2a30 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x55727c90a7a0 .functor BUFZ 32, L_0x55727c9093e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55727c8f2c80_0 .var "immediate", 31 0;
v0x55727c8f2d90_0 .net "inst", 31 0, L_0x55727c90a7a0;  1 drivers
v0x55727c8f2e50_0 .net "instruction", 31 0, L_0x55727c9093e0;  alias, 1 drivers
v0x55727c8f2f40_0 .net "opcode", 6 0, L_0x55727c9094f0;  alias, 1 drivers
E_0x55727c8f2c00 .event edge, v0x55727c8f11a0_0, v0x55727c8f2d90_0;
S_0x55727c8f3090 .scope module, "m_next_pc_adder" "adder" 3 20, 11 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
P_0x55727c8f3270 .param/l "DATA_WIDTH" 0 11 5, +C4<00000000000000000000000000100000>;
v0x55727c8f3410_0 .net "in1", 31 0, v0x55727c8f6a90_0;  1 drivers
L_0x7f4fea2ce018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55727c8f3510_0 .net "in2", 31 0, L_0x7f4fea2ce018;  1 drivers
v0x55727c8f35f0_0 .var "out", 31 0;
E_0x55727c8f3390 .event edge, v0x55727c8f3410_0, v0x55727c8f3510_0;
S_0x55727c8f3760 .scope module, "m_register_file" "register_file" 3 102, 12 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data_i";
    .port_info 6 /OUTPUT 32 "data1_o";
    .port_info 7 /OUTPUT 32 "data2_o";
P_0x55727c8f3940 .param/l "ADDR_WIDTH" 0 12 6, +C4<00000000000000000000000000000101>;
P_0x55727c8f3980 .param/l "DATA_WIDTH" 0 12 5, +C4<00000000000000000000000000100000>;
L_0x55727c90a440 .functor BUFZ 32, L_0x55727c90a2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727c90a730 .functor BUFZ 32, L_0x55727c90a550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55727c8f3c30_0 .net *"_ivl_0", 31 0, L_0x55727c90a2b0;  1 drivers
v0x55727c8f3d10_0 .net *"_ivl_10", 6 0, L_0x55727c90a5f0;  1 drivers
L_0x7f4fea2ce0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727c8f3df0_0 .net *"_ivl_13", 1 0, L_0x7f4fea2ce0f0;  1 drivers
v0x55727c8f3ee0_0 .net *"_ivl_2", 6 0, L_0x55727c90a350;  1 drivers
L_0x7f4fea2ce0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727c8f3fc0_0 .net *"_ivl_5", 1 0, L_0x7f4fea2ce0a8;  1 drivers
v0x55727c8f40f0_0 .net *"_ivl_8", 31 0, L_0x55727c90a550;  1 drivers
v0x55727c8f41d0_0 .net "clk", 0 0, v0x55727c8f8e80_0;  alias, 1 drivers
v0x55727c8f4270_0 .net "data1_o", 31 0, L_0x55727c90a440;  alias, 1 drivers
v0x55727c8f4330_0 .net "data2_o", 31 0, L_0x55727c90a730;  alias, 1 drivers
v0x55727c8f43f0_0 .net "rd", 4 0, L_0x55727c9099c0;  alias, 1 drivers
v0x55727c8f44d0 .array "reg_array", 31 0, 31 0;
v0x55727c8f4590_0 .net "reg_write", 0 0, L_0x55727c90a040;  alias, 1 drivers
v0x55727c8f4630_0 .net "rs1", 4 0, L_0x55727c909790;  alias, 1 drivers
v0x55727c8f46f0_0 .net "rs2", 4 0, L_0x55727c909880;  alias, 1 drivers
v0x55727c8f47d0_0 .net "write_data_i", 31 0, v0x55727c8f6760_0;  alias, 1 drivers
L_0x55727c90a2b0 .array/port v0x55727c8f44d0, L_0x55727c90a350;
L_0x55727c90a350 .concat [ 5 2 0 0], L_0x55727c909790, L_0x7f4fea2ce0a8;
L_0x55727c90a550 .array/port v0x55727c8f44d0, L_0x55727c90a5f0;
L_0x55727c90a5f0 .concat [ 5 2 0 0], L_0x55727c909880, L_0x7f4fea2ce0f0;
S_0x55727c8f4a00 .scope module, "next_pc_mux" "mux_2x1" 3 205, 4 5 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x55727c8f4b90 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55727c8f4e10_0 .net "in1", 31 0, v0x55727c8f35f0_0;  alias, 1 drivers
v0x55727c8f4f20_0 .net "in2", 31 0, v0x55727c8f57e0_0;  alias, 1 drivers
v0x55727c8f4fe0_0 .var "out", 31 0;
v0x55727c8f50d0_0 .net "select", 0 0, v0x55727c8f0570_0;  alias, 1 drivers
E_0x55727c8f4d90 .event edge, v0x55727c8f0570_0, v0x55727c8f35f0_0, v0x55727c8f4f20_0;
S_0x55727c8f5230 .scope module, "pc_branch_mux" "mux_2x1" 3 198, 4 5 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x55727c8f5410 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55727c8f55d0_0 .net "in1", 31 0, v0x55727c8f5f70_0;  alias, 1 drivers
v0x55727c8f56d0_0 .net "in2", 31 0, v0x55727c8ef670_0;  alias, 1 drivers
v0x55727c8f57e0_0 .var "out", 31 0;
v0x55727c8f58b0_0 .net "select", 0 0, L_0x55727c90ac70;  1 drivers
E_0x55727c8f5550 .event edge, v0x55727c8f58b0_0, v0x55727c8f55d0_0, v0x55727c8ef670_0;
S_0x55727c8f5a00 .scope module, "pc_imm_adder" "adder" 3 175, 11 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
P_0x55727c8f5be0 .param/l "DATA_WIDTH" 0 11 5, +C4<00000000000000000000000000100000>;
v0x55727c8f5d70_0 .net "in1", 31 0, v0x55727c8f6a90_0;  alias, 1 drivers
v0x55727c8f5e80_0 .net "in2", 31 0, v0x55727c8f2c80_0;  alias, 1 drivers
v0x55727c8f5f70_0 .var "out", 31 0;
E_0x55727c8f5cf0 .event edge, v0x55727c8f3410_0, v0x55727c891940_0;
S_0x55727c8f60a0 .scope module, "write_data_mux" "mux_3x1" 3 242, 13 4 0, S_0x55727c8c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /OUTPUT 32 "out";
P_0x55727c8f6280 .param/l "DATA_WIDTH" 0 13 5, +C4<00000000000000000000000000100000>;
v0x55727c8f6470_0 .net "in1", 31 0, v0x55727c8ef670_0;  alias, 1 drivers
v0x55727c8f6550_0 .net "in2", 31 0, v0x55727c8f2490_0;  alias, 1 drivers
v0x55727c8f6640_0 .net "in3", 31 0, v0x55727c8f35f0_0;  alias, 1 drivers
v0x55727c8f6760_0 .var "out", 31 0;
v0x55727c8f6800_0 .net "select", 1 0, L_0x55727c90b160;  1 drivers
E_0x55727c8f6400 .event edge, v0x55727c8f6800_0, v0x55727c8ef670_0, v0x55727c8f2490_0, v0x55727c8f35f0_0;
    .scope S_0x55727c8f3090;
T_0 ;
    %wait E_0x55727c8f3390;
    %load/vec4 v0x55727c8f3410_0;
    %load/vec4 v0x55727c8f3510_0;
    %add;
    %store/vec4 v0x55727c8f35f0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55727c8f0680;
T_1 ;
    %wait E_0x55727c8f09e0;
    %load/vec4 v0x55727c8f11a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 38, 32, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 168, 32, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 387, 2, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 899, 0, 10;
    %store/vec4 v0x55727c8f0dd0_0, 0, 10;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55727c8f3760;
T_2 ;
    %vpi_call 12 18 "$readmemh", "data/register.mem", v0x55727c8f44d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55727c8f3760;
T_3 ;
    %wait E_0x55727c8f19d0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727c8f44d0, 0, 4;
    %load/vec4 v0x55727c8f4590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55727c8f47d0_0;
    %load/vec4 v0x55727c8f43f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727c8f44d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55727c8f28a0;
T_4 ;
    %wait E_0x55727c8f2c00;
    %load/vec4 v0x55727c8f2f40_0;
    %dup/vec4;
    %pushi/vec4 19, 16, 7;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727c8f2d90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55727c8f2c80_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55727c8ef820;
T_5 ;
    %wait E_0x55727c8d6e60;
    %load/vec4 v0x55727c8efcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55727c8efe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55727c8efd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.21 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.25;
T_5.25 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55727c8efe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %jmp T_5.34;
T_5.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.31 ;
    %load/vec4 v0x55727c8effa0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
T_5.36 ;
    %jmp T_5.34;
T_5.32 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55727c8efbd0_0, 0, 4;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55727c8cff60;
T_6 ;
    %wait E_0x55727c870680;
    %load/vec4 v0x55727c8a56b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55727c894050_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x55727c8974f0_0;
    %store/vec4 v0x55727c894050_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x55727c891940_0;
    %store/vec4 v0x55727c894050_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55727c8ef080;
T_7 ;
    %wait E_0x55727c8d6e20;
    %load/vec4 v0x55727c8afd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %add;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %sub;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %xor;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %or;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %and;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x55727c8ef490_0;
    %load/vec4 v0x55727c8ef580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x55727c8ef670_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55727c8ef080;
T_8 ;
    %wait E_0x55727c85ab70;
    %load/vec4 v0x55727c8afd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x55727c8ef670_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %pad/s 1;
    %store/vec4 v0x55727c8bb250_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55727c8f5a00;
T_9 ;
    %wait E_0x55727c8f5cf0;
    %load/vec4 v0x55727c8f5d70_0;
    %load/vec4 v0x55727c8f5e80_0;
    %add;
    %store/vec4 v0x55727c8f5f70_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55727c8f0100;
T_10 ;
    %wait E_0x55727c8f0350;
    %load/vec4 v0x55727c8f03d0_0;
    %load/vec4 v0x55727c8f04b0_0;
    %and;
    %store/vec4 v0x55727c8f0570_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55727c8f5230;
T_11 ;
    %wait E_0x55727c8f5550;
    %load/vec4 v0x55727c8f58b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55727c8f57e0_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x55727c8f55d0_0;
    %store/vec4 v0x55727c8f57e0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x55727c8f56d0_0;
    %store/vec4 v0x55727c8f57e0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55727c8f4a00;
T_12 ;
    %wait E_0x55727c8f4d90;
    %load/vec4 v0x55727c8f50d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55727c8f4fe0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x55727c8f4e10_0;
    %store/vec4 v0x55727c8f4fe0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x55727c8f4f20_0;
    %store/vec4 v0x55727c8f4fe0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55727c8f1460;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f26e0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55727c8f1460;
T_14 ;
    %vpi_call 9 19 "$readmemh", "data/data_memory.mem", v0x55727c8f1e10 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55727c8f1460;
T_15 ;
    %wait E_0x55727c8f1a30;
    %load/vec4 v0x55727c8f1d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f26e0_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x55727c8f25f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55727c8f26e0_0, 4, 8;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x55727c8f25f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55727c8f26e0_0, 4, 16;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x55727c8f25f0_0;
    %store/vec4 v0x55727c8f26e0_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55727c8f1460;
T_16 ;
    %wait E_0x55727c8f19d0;
    %load/vec4 v0x55727c8f23c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55727c8f26e0_0;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727c8f1e10, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55727c8f1460;
T_17 ;
    %wait E_0x55727c8f1840;
    %load/vec4 v0x55727c8f2320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55727c8f2530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x55727c8f1d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x55727c8f1d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.13;
T_17.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.13;
T_17.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55727c8f1ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55727c8f1e10, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727c8f2490_0, 0, 32;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f2490_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55727c8f60a0;
T_18 ;
    %wait E_0x55727c8f6400;
    %load/vec4 v0x55727c8f6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55727c8f6760_0, 0, 32;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v0x55727c8f6470_0;
    %store/vec4 v0x55727c8f6760_0, 0, 32;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v0x55727c8f6550_0;
    %store/vec4 v0x55727c8f6760_0, 0, 32;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x55727c8f6640_0;
    %store/vec4 v0x55727c8f6760_0, 0, 32;
    %jmp T_18.5;
T_18.3 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55727c8f6760_0, 0, 32;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55727c8c8160;
T_19 ;
    %wait E_0x55727c86fce0;
    %load/vec4 v0x55727c8f8a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55727c8f6a90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55727c8f69b0_0;
    %assign/vec4 v0x55727c8f6a90_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55727c8c8160;
T_20 ;
    %vpi_call 3 40 "$readmemb", "data/inst.mem", v0x55727c8f7d00 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55727c8d66c0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727c8f8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727c8f9000_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x55727c8f8f20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.1, 5;
    %vpi_call 2 15 "$display", $time, " INST[%2d]: %b", v0x55727c8f8f20_0, &A<v0x55727c8f7d00, v0x55727c8f8f20_0 > {0 0 0};
    %load/vec4 v0x55727c8f8f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727c8f9000_0, 0, 1;
    %delay 33000, 0;
    %vpi_call 2 18 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 19 "$monitor", $time, " %b ", v0x55727c8efbd0_0 {0 0 0};
    %vpi_call 2 20 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x55727c8f8f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 4, v0x55727c8f8f20_0;
    %load/vec4a v0x55727c8f44d0, 4;
    %vpi_call 2 21 "$display", $time, " Reg[%d]: %d (%b)", v0x55727c8f8f20_0, S<0,vec4,s32>, &A<v0x55727c8f44d0, v0x55727c8f8f20_0 > {1 0 0};
    %load/vec4 v0x55727c8f8f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %vpi_call 2 22 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55727c8f8f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.5, 5;
    %ix/getv/s 4, v0x55727c8f8f20_0;
    %load/vec4a v0x55727c8f1e10, 4;
    %vpi_call 2 23 "$display", $time, " Mem[%d]: %d (%b)", v0x55727c8f8f20_0, S<0,vec4,s32>, &A<v0x55727c8f1e10, v0x55727c8f8f20_0 > {1 0 0};
    %load/vec4 v0x55727c8f8f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55727c8f8f20_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55727c8d66c0;
T_22 ;
    %delay 1000, 0;
    %load/vec4 v0x55727c8f8e80_0;
    %inv;
    %store/vec4 v0x55727c8f8e80_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55727c8d66c0;
T_23 ;
    %vpi_call 2 34 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55727c8d66c0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "riscv_tb.v";
    "simple_cpu.v";
    "modules/mux_2x1.v";
    "modules/ALU.v";
    "modules/ALU_control.v";
    "modules/branch_control.v";
    "modules/control.v";
    "modules/data_memory.v";
    "modules/imm_generator.v";
    "modules/adder.v";
    "modules/register_file.v";
    "modules/mux_3x1.v";
