Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ahb_top_tb_behav xil_defaultlib.ahb_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ahb_watchdog> not found while processing module instance <watchdog> [C:/Users/abrah/amba_aes_filter_clk/amba_aes_filter_3.srcs/sources_1/new/ahb_top.v:95]
ERROR: [VRFC 10-2063] Module <tmr_voter> not found while processing module instance <inst_lpf_tmr> [C:/Users/abrah/amba_aes_filter_clk/amba_aes_filter_3.srcs/sources_1/new/ahb_filter_slave.v:186]
ERROR: [VRFC 10-2063] Module <fec_encoder> not found while processing module instance <inst_fec_enc> [C:/Users/abrah/amba_aes_filter_clk/amba_aes_filter_3.srcs/sources_1/new/ahb_filter_slave.v:284]
ERROR: [VRFC 10-2063] Module <fec_decoder> not found while processing module instance <inst_fec_dec> [C:/Users/abrah/amba_aes_filter_clk/amba_aes_filter_3.srcs/sources_1/new/ahb_filter_slave.v:299]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
