0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/16bit_extend_sim.v,1591831818,verilog,,,,bit16_extend_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/cpuclk_sim.v,1591321211,verilog,,,,cpuclk_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/mycpu_tb.v,1591928185,verilog,,,,mycpu_tb,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/ram_sim.v,1591968504,verilog,,,,ram_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk_1,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1591974143,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v,1593601851,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v,,cpuclk;cpuclk_cpuclk_clk_wiz,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v,1592958600,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ALU_mux.v,,prgrom;prgrom_bindec;prgrom_blk_mem_gen_generic_cstr;prgrom_blk_mem_gen_mux;prgrom_blk_mem_gen_prim_width;prgrom_blk_mem_gen_prim_width__parameterized0;prgrom_blk_mem_gen_prim_width__parameterized1;prgrom_blk_mem_gen_prim_width__parameterized10;prgrom_blk_mem_gen_prim_width__parameterized11;prgrom_blk_mem_gen_prim_width__parameterized12;prgrom_blk_mem_gen_prim_width__parameterized13;prgrom_blk_mem_gen_prim_width__parameterized2;prgrom_blk_mem_gen_prim_width__parameterized3;prgrom_blk_mem_gen_prim_width__parameterized4;prgrom_blk_mem_gen_prim_width__parameterized5;prgrom_blk_mem_gen_prim_width__parameterized6;prgrom_blk_mem_gen_prim_width__parameterized7;prgrom_blk_mem_gen_prim_width__parameterized8;prgrom_blk_mem_gen_prim_width__parameterized9;prgrom_blk_mem_gen_prim_wrapper_init;prgrom_blk_mem_gen_prim_wrapper_init__parameterized0;prgrom_blk_mem_gen_prim_wrapper_init__parameterized1;prgrom_blk_mem_gen_prim_wrapper_init__parameterized10;prgrom_blk_mem_gen_prim_wrapper_init__parameterized11;prgrom_blk_mem_gen_prim_wrapper_init__parameterized12;prgrom_blk_mem_gen_prim_wrapper_init__parameterized13;prgrom_blk_mem_gen_prim_wrapper_init__parameterized2;prgrom_blk_mem_gen_prim_wrapper_init__parameterized3;prgrom_blk_mem_gen_prim_wrapper_init__parameterized4;prgrom_blk_mem_gen_prim_wrapper_init__parameterized5;prgrom_blk_mem_gen_prim_wrapper_init__parameterized6;prgrom_blk_mem_gen_prim_wrapper_init__parameterized7;prgrom_blk_mem_gen_prim_wrapper_init__parameterized8;prgrom_blk_mem_gen_prim_wrapper_init__parameterized9;prgrom_blk_mem_gen_top;prgrom_blk_mem_gen_v8_4_2;prgrom_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/ram/ram_sim_netlist.v,1592958596,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v,,glbl;ram;ram_bindec;ram_blk_mem_gen_generic_cstr;ram_blk_mem_gen_mux;ram_blk_mem_gen_prim_width;ram_blk_mem_gen_prim_width__parameterized0;ram_blk_mem_gen_prim_width__parameterized1;ram_blk_mem_gen_prim_width__parameterized10;ram_blk_mem_gen_prim_width__parameterized11;ram_blk_mem_gen_prim_width__parameterized12;ram_blk_mem_gen_prim_width__parameterized13;ram_blk_mem_gen_prim_width__parameterized2;ram_blk_mem_gen_prim_width__parameterized3;ram_blk_mem_gen_prim_width__parameterized4;ram_blk_mem_gen_prim_width__parameterized5;ram_blk_mem_gen_prim_width__parameterized6;ram_blk_mem_gen_prim_width__parameterized7;ram_blk_mem_gen_prim_width__parameterized8;ram_blk_mem_gen_prim_width__parameterized9;ram_blk_mem_gen_prim_wrapper_init;ram_blk_mem_gen_prim_wrapper_init__parameterized0;ram_blk_mem_gen_prim_wrapper_init__parameterized1;ram_blk_mem_gen_prim_wrapper_init__parameterized10;ram_blk_mem_gen_prim_wrapper_init__parameterized11;ram_blk_mem_gen_prim_wrapper_init__parameterized12;ram_blk_mem_gen_prim_wrapper_init__parameterized13;ram_blk_mem_gen_prim_wrapper_init__parameterized2;ram_blk_mem_gen_prim_wrapper_init__parameterized3;ram_blk_mem_gen_prim_wrapper_init__parameterized4;ram_blk_mem_gen_prim_wrapper_init__parameterized5;ram_blk_mem_gen_prim_wrapper_init__parameterized6;ram_blk_mem_gen_prim_wrapper_init__parameterized7;ram_blk_mem_gen_prim_wrapper_init__parameterized8;ram_blk_mem_gen_prim_wrapper_init__parameterized9;ram_blk_mem_gen_top;ram_blk_mem_gen_v8_4_2;ram_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ALU_mux.v,1591699483,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/control32.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,ALU_mux,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/control32.v,1592007214,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/cpuclk.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,control32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/cpuclk.v,1591833761,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/dmemory32.v,,cpuclk0,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/dmemory32.v,1592005963,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/executs32.v,,dmemory32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/executs32.v,1592050005,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/extend.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,executs32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/extend.v,1591791726,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/idecode32.v,,extend,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/idecode32.v,1591976703,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ifetc32.v,,NPC,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/ifetc32.v,1591935199,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/minisys.v,,ifetc32,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/minisys.v,1593603067,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/reg_mux.v,,minisys,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,1591951982,verilog,,,,,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/reg_mux.v,1592007251,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/regfile.v,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/para.v,reg_mux,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/regfile.v,1592007176,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/mycpu_tb.v,,regfile,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
