msg	,	V_29
mmSMC_MESSAGE_0	,	V_32
data	,	V_13
ucode_version	,	V_45
amdgpu_ci_send_msg_to_smc	,	F_16
byte_count	,	V_11
SMC_SYSCON_RESET_CNTL__rst_reg_MASK	,	V_23
u32	,	T_1
tmp	,	V_21
limit	,	V_4
ixSMC_SYSCON_RESET_CNTL	,	V_22
ret	,	V_17
clk	,	V_26
pc_c	,	V_27
amdgpu_ucode_print_smc_hdr	,	F_20
WREG32_SMC	,	F_10
amdgpu_ci_load_smc_ucode	,	F_19
WREG32_P	,	F_3
done	,	V_19
ucode_start_addr	,	V_46
amdgpu_ci_start_smc	,	F_8
spin_unlock_irqrestore	,	F_7
amdgpu_ci_reset_smc	,	F_11
spin_lock_irqsave	,	F_5
SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0_MASK	,	V_8
amdgpu_ci_copy_bytes_to_smc	,	F_4
adev	,	V_2
PPSMC_Result_Failed	,	V_31
header	,	V_43
amdgpu_ci_read_smc_sram_dword	,	F_22
amdgpu_ci_write_smc_sram_dword	,	F_23
usec_timeout	,	V_33
WREG32	,	F_2
flags	,	V_12
mmSMC_IND_ACCESS_CNTL	,	V_7
SMC_SYSCON_CLOCK_CNTL_0__ck_disable_MASK	,	V_25
smc_firmware_header_v1_0	,	V_37
RREG32	,	F_6
mmSMC_RESP_0	,	V_34
ucode_start_address	,	V_39
original_data	,	V_14
fw	,	V_42
smc_start_address	,	V_9
mmSMC_IND_DATA_0	,	V_20
ucode_array_offset_bytes	,	V_48
smc_idx_lock	,	V_18
ixSMC_PC_C	,	V_28
amdgpu_ci_is_smc_running	,	F_15
le32_to_cpu	,	F_21
amdgpu_ci_start_smc_clock	,	F_14
ci_set_smc_sram_address	,	F_1
amdgpu_ci_program_jump_on_start	,	F_12
RREG32_SMC	,	F_9
addr	,	V_15
extra_shift	,	V_16
ucode_size	,	V_40
value	,	V_49
mmSMC_IND_INDEX_0	,	V_6
amdgpu_device	,	V_1
smc_address	,	V_3
PPSMC_Result	,	T_3
u8	,	T_2
SMC_SYSCON_CLOCK_CNTL_0__cken_MASK	,	V_36
src	,	V_10
i	,	V_30
amdgpu_ci_wait_for_smc_inactive	,	F_18
ucode_size_bytes	,	V_47
PPSMC_Result_OK	,	V_35
PPSMC_Msg	,	T_4
EINVAL	,	V_5
amdgpu_ci_stop_smc_clock	,	F_13
hdr	,	V_38
ixSMC_SYSCON_CLOCK_CNTL_0	,	V_24
udelay	,	F_17
pm	,	V_41
fw_version	,	V_44
