# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/sim/dds_ri.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/sim/add_duc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/sim/mult_duc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sim/sub_duc.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/sim/dds_125m_q.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/sim/dds_125m_i.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/sim/rs_decoder.vhd" \
"../../../../10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/sim/rs_encoder.vhd" \

# Do not sort compile order
nosort
