

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        3 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_IQwU0D
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6R4w2d"
Running: cat _ptx_6R4w2d | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_y2rX7N
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_y2rX7N --output-file  /dev/null 2> _ptx_6R4w2dinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6R4w2d _ptx2_y2rX7N _ptx_6R4w2dinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:03:45 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=114128 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:03:46 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 466080 (ipc=310.7) sim_rate=155360 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 16:03:47 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(4,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,7,0) tid=(11,11,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,4,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 796324 (ipc=398.2) sim_rate=159264 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:03:49 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 898400 (ipc=359.4) sim_rate=149733 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:03:50 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,2,0) tid=(7,9,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(4,6,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1333616 (ipc=381.0) sim_rate=166702 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 16:03:52 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,3,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1610000 (ipc=402.5) sim_rate=178888 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:03:53 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,6,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1883788 (ipc=418.6) sim_rate=171253 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:03:55 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2044428 (ipc=408.9) sim_rate=170369 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:03:56 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,5,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2255576 (ipc=410.1) sim_rate=173505 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:03:57 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,7,0) tid=(12,14,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,6,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2465164 (ipc=410.9) sim_rate=176083 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:03:58 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,5,0) tid=(1,12,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2622837 (ipc=403.5) sim_rate=174855 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 16:03:59 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,2,0) tid=(12,13,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,1,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2826682 (ipc=403.8) sim_rate=166275 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:04:01 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,3,0) tid=(13,13,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(10,11,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3123971 (ipc=416.5) sim_rate=173553 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:04:02 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(7,3,0) tid=(9,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,2,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3442752 (ipc=430.3) sim_rate=181197 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:04:03 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,2,0) tid=(10,15,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3690938 (ipc=434.2) sim_rate=175758 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:04:05 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,5,0) tid=(8,2,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,6,0) tid=(9,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3996341 (ipc=444.0) sim_rate=181651 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:04:06 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,2,0) tid=(8,12,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,1,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4232781 (ipc=445.6) sim_rate=176365 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:04:08 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,1,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4461437 (ipc=446.1) sim_rate=178457 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:04:09 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,4,0) tid=(12,9,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,1,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4720721 (ipc=449.6) sim_rate=181566 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:04:10 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,4,0) tid=(15,12,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,0,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4968273 (ipc=451.7) sim_rate=177438 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 16:04:12 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,5,0) tid=(2,13,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5194174 (ipc=451.7) sim_rate=179109 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:04:13 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5428694 (ipc=452.4) sim_rate=180956 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:04:14 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,2,0) tid=(9,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,6,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5573505 (ipc=445.9) sim_rate=179790 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:04:15 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,1,0) tid=(7,9,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,2,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5798637 (ipc=446.0) sim_rate=181207 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:04:16 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,3,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13198,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13199,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13203,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13204,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13218,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13219,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13221,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13222,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13240,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13249,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13261,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13264,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13268,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13286,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13317,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,5,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13404,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6012073 (ipc=445.3) sim_rate=176825 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:04:18 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(7,1,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13622,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13687,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13730,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,3,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13737,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13819,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13890,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13892,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(5,6,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13915,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13952,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13980,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13996,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6271805 (ipc=448.0) sim_rate=179194 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:04:19 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,7,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14178,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14185,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14207,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6498228 (ipc=448.2) sim_rate=175627 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:04:21 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,6,0) tid=(10,9,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,6,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6704275 (ipc=447.0) sim_rate=176428 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 16:04:22 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,6,0) tid=(7,8,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,6,0) tid=(8,2,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,6,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6909474 (ipc=445.8) sim_rate=177166 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:04:23 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,7,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15805,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15831,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15909,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15921,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7092857 (ipc=443.3) sim_rate=172996 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:04:25 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16042,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16057,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16106,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16115,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16150,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16188,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16198,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16234,0), 2 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,7,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16410,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16465,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7247669 (ipc=439.3) sim_rate=172563 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 16:04:26 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16602,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,7,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7365872 (ipc=433.3) sim_rate=171299 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 16:04:27 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(7,6,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17223,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17342,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17676,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17750,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17756,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(7,7,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7520200 (ipc=417.8) sim_rate=170913 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:04:28 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18124,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18163,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18245,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18456,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7639634 (ipc=391.8) sim_rate=169769 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:04:29 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,7,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20852,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20866,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20870,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 2.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20964
gpu_sim_insn = 7699119
gpu_ipc =     367.2543
gpu_tot_sim_cycle = 20964
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     367.2543
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 6170
gpu_stall_icnt2sh    = 7901
gpu_total_sim_rate=171091

========= Core RFC stats =========
	Total RFC Accesses     = 716000
	Total RFC Misses       = 463163
	Total RFC Read Misses  = 185236
	Total RFC Write Misses = 277927
	Total RFC Evictions    = 281232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5942
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 861
	L1D_total_cache_miss_rate = 0.3859
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 854
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180894
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 854
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58330	W0_Idle:52071	W0_Scoreboard:91737	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6832 {8:854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2136 {8:267,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116144 {136:854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36312 {136:267,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 334 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 20963 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	811 	278 	139 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39 	468 	314 	48 	0 	0 	0 	0 	0 	0 	168 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5673      3992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5867      3311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4093      4771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4684      5623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4814      6745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4160      5001    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27632 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002168
n_activity=351 dram_eff=0.1709
bk0: 18a 27551i bk1: 12a 27605i bk2: 0a 27671i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27671i bk9: 0a 27672i bk10: 0a 27672i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0011564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27638 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002024
n_activity=267 dram_eff=0.2097
bk0: 16a 27601i bk1: 12a 27609i bk2: 0a 27669i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27671i bk9: 0a 27671i bk10: 0a 27673i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00101185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27640 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001735
n_activity=301 dram_eff=0.1595
bk0: 14a 27582i bk1: 10a 27612i bk2: 0a 27670i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27671i bk9: 0a 27673i bk10: 0a 27673i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0014455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27644 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001735
n_activity=219 dram_eff=0.2192
bk0: 16a 27597i bk1: 8a 27643i bk2: 0a 27670i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27672i bk9: 0a 27672i bk10: 0a 27673i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000722752
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27644 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001735
n_activity=210 dram_eff=0.2286
bk0: 16a 27600i bk1: 8a 27640i bk2: 0a 27670i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27672i bk9: 0a 27672i bk10: 0a 27673i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00090344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27672 n_nop=27646 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.00159
n_activity=201 dram_eff=0.2189
bk0: 14a 27604i bk1: 8a 27639i bk2: 0a 27670i bk3: 0a 27671i bk4: 0a 27671i bk5: 0a 27671i bk6: 0a 27671i bk7: 0a 27671i bk8: 0a 27671i bk9: 0a 27673i bk10: 0a 27673i bk11: 0a 27673i bk12: 0a 27673i bk13: 0a 27673i bk14: 0a 27673i bk15: 0a 27673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000397514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 120, Miss = 7, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 95, Miss = 5, Miss_rate = 0.053, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 138, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 114, Miss = 7, Miss_rate = 0.061, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 1375
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5889
icnt_total_pkts_simt_to_mem=1724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.7662
	minimum = 6
	maximum = 240
Network latency average = 15.2898
	minimum = 6
	maximum = 240
Slowest packet = 624
Flit latency average = 13.8882
	minimum = 6
	maximum = 240
Slowest flit = 1066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00485842
	minimum = 0.00367296 (at node 22)
	maximum = 0.00825224 (at node 15)
Accepted packet rate average = 0.00485842
	minimum = 0.00367296 (at node 22)
	maximum = 0.00825224 (at node 15)
Injected flit rate average = 0.0134499
	minimum = 0.00510399 (at node 0)
	maximum = 0.0333429 (at node 15)
Accepted flit rate average= 0.0134499
	minimum = 0.00486548 (at node 22)
	maximum = 0.0197958 (at node 2)
Injected packet length average = 2.76836
Accepted packet length average = 2.76836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 171091 (inst/sec)
gpgpu_simulation_rate = 465 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20964)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20964)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20964)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20964)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,0,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 21464  inst.: 7902287 (ipc=406.3) sim_rate=171788 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 16:04:30 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,5,0) tid=(14,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,1,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 21964  inst.: 8156663 (ipc=457.5) sim_rate=169930 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:04:32 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,6,0) tid=(10,9,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(7,5,0) tid=(2,8,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,5,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 22464  inst.: 8504419 (ipc=536.9) sim_rate=173559 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 16:04:33 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(6,10,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,1,0) tid=(14,8,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 22964  inst.: 8897687 (ipc=599.3) sim_rate=174464 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:04:35 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,1,0) tid=(13,15,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 23464  inst.: 9257463 (ipc=623.3) sim_rate=174669 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:04:37 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,1,0) tid=(13,7,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,1,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 23964  inst.: 9528753 (ipc=609.9) sim_rate=176458 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 16:04:38 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,0,0) tid=(8,7,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,0,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 24464  inst.: 9853545 (ipc=615.6) sim_rate=175956 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:04:40 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(7,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,0,0) tid=(11,8,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 24964  inst.: 10166263 (ipc=616.8) sim_rate=175280 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 16:04:42 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,1,0) tid=(11,2,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,2,0) tid=(2,10,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,2,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 25464  inst.: 10491181 (ipc=620.5) sim_rate=177816 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 16:04:43 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,2,0) tid=(13,10,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,4,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 25964  inst.: 10705686 (ipc=601.3) sim_rate=175503 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:04:45 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,4,0) tid=(9,7,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,5,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 26464  inst.: 10999286 (ipc=600.0) sim_rate=177407 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:04:46 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,3,0) tid=(10,11,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,2,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 26964  inst.: 11230247 (ipc=588.5) sim_rate=178257 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 16:04:47 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,2,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 27464  inst.: 11467974 (ipc=579.8) sim_rate=176430 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 16:04:49 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,1,0) tid=(10,9,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,3,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 27964  inst.: 11689481 (ipc=570.1) sim_rate=177113 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 16:04:50 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,0,0) tid=(0,10,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 28464  inst.: 11919326 (ipc=562.7) sim_rate=177900 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:04:51 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,1,0) tid=(6,10,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,2,0) tid=(1,10,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,6,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 28964  inst.: 12183643 (ipc=560.6) sim_rate=179171 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 16:04:52 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8235,20964), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8236,20964)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8341,20964), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8342,20964)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8344,20964), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8345,20964)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8376,20964), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8377,20964)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8402,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8431,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8454,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8461,20964), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,4,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 29464  inst.: 12452565 (ipc=559.2) sim_rate=177893 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:04:54 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8514,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8562,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8613,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8655,20964), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(3,4,0) tid=(2,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8684,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8692,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8727,20964), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 29964  inst.: 12713384 (ipc=557.1) sim_rate=179061 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:04:55 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 30464  inst.: 12960499 (ipc=553.8) sim_rate=177541 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:04:57 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,4,0) tid=(8,9,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,7,0) tid=(6,13,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9935,20964), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30964  inst.: 13198581 (ipc=549.9) sim_rate=178359 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:04:58 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10023,20964), 3 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,4,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10107,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10134,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10138,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10146,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10165,20964), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10206,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10216,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10286,20964), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10357,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10404,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10420,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10427,20964), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31464  inst.: 13418199 (ipc=544.7) sim_rate=178909 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 16:04:59 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10508,20964), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,5,0) tid=(9,6,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,7,0) tid=(9,7,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,6,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 31964  inst.: 13674926 (ipc=543.3) sim_rate=177596 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:05:01 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(7,4,0) tid=(5,9,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,4,0) tid=(8,4,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 32464  inst.: 13933521 (ipc=542.1) sim_rate=178634 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:05:02 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,6,0) tid=(8,4,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,7,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 32964  inst.: 14155915 (ipc=538.1) sim_rate=179188 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:05:03 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,6,0) tid=(8,10,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 33464  inst.: 14381037 (ipc=534.6) sim_rate=177543 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:05:05 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,5,0) tid=(9,9,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,5,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 33964  inst.: 14567905 (ipc=528.4) sim_rate=177657 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:05:06 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13014,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13019,20964), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,6,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13063,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13063,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13211,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13290,20964), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,7,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13345,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13389,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13406,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13436,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13464,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13498,20964), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34464  inst.: 14741549 (ipc=521.7) sim_rate=177609 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:05:07 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13539,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13569,20964), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13601,20964), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,5,0) tid=(7,8,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 34964  inst.: 14894942 (ipc=514.0) sim_rate=177320 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:05:08 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 35464  inst.: 15048249 (ipc=506.8) sim_rate=177038 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:05:09 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14981,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35964  inst.: 15160803 (ipc=497.4) sim_rate=176288 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:05:10 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15038,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,6,0) tid=(4,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15058,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15068,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15144,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15160,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15170,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15372,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15403,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15436,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36464  inst.: 15229321 (ipc=485.8) sim_rate=175049 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:05:11 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15516,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16130,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16153,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16416,20964), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16480,20964), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37464  inst.: 15314177 (ipc=461.5) sim_rate=174024 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:05:12 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 38964  inst.: 15398062 (ipc=427.7) sim_rate=173011 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:05:13 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18095,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18137,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18141,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18234,20964), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 5.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18235
gpu_sim_insn = 7699119
gpu_ipc =     422.2166
gpu_tot_sim_cycle = 39199
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     392.8222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 6171
gpu_stall_icnt2sh    = 8060
gpu_total_sim_rate=173013

========= Core RFC stats =========
	Total RFC Accesses     = 1429745
	Total RFC Misses       = 925033
	Total RFC Read Misses  = 370412
	Total RFC Write Misses = 554621
	Total RFC Evictions    = 561649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6860
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[1]: Access = 302, Miss = 75, Miss_rate = 0.248, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[2]: Access = 307, Miss = 76, Miss_rate = 0.248, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[5]: Access = 334, Miss = 78, Miss_rate = 0.234, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[6]: Access = 287, Miss = 74, Miss_rate = 0.258, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[7]: Access = 312, Miss = 75, Miss_rate = 0.240, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 72, Miss_rate = 0.255, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[9]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 75, Miss_rate = 0.260, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[11]: Access = 308, Miss = 74, Miss_rate = 0.240, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[12]: Access = 300, Miss = 73, Miss_rate = 0.243, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[13]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 76, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1112
	L1D_total_cache_miss_rate = 0.2492
	L1D_total_cache_pending_hits = 1118
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1098
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366812
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6860
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1328, 1263, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:102282	W0_Idle:68745	W0_Scoreboard:161755	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8784 {8:1098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2856 {8:357,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149328 {136:1098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48552 {136:357,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 276 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 39198 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1332 	327 	142 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	182 	569 	314 	48 	0 	0 	0 	0 	0 	0 	168 	191 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6764      4790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7141      4086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4961      5749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5317      6845    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5411      7935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5000      6216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51701 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.00116
n_activity=351 dram_eff=0.1709
bk0: 18a 51620i bk1: 12a 51674i bk2: 0a 51740i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51740i bk9: 0a 51741i bk10: 0a 51741i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000618465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51707 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001082
n_activity=267 dram_eff=0.2097
bk0: 16a 51670i bk1: 12a 51678i bk2: 0a 51738i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51740i bk9: 0a 51740i bk10: 0a 51742i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000541157
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51709 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009277
n_activity=301 dram_eff=0.1595
bk0: 14a 51651i bk1: 10a 51681i bk2: 0a 51739i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51740i bk9: 0a 51742i bk10: 0a 51742i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000773081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51713 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009277
n_activity=219 dram_eff=0.2192
bk0: 16a 51666i bk1: 8a 51712i bk2: 0a 51739i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51741i bk9: 0a 51741i bk10: 0a 51742i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000386541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51713 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009277
n_activity=210 dram_eff=0.2286
bk0: 16a 51669i bk1: 8a 51709i bk2: 0a 51739i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51741i bk9: 0a 51741i bk10: 0a 51742i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000483176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51741 n_nop=51715 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008504
n_activity=201 dram_eff=0.2189
bk0: 14a 51673i bk1: 8a 51708i bk2: 0a 51739i bk3: 0a 51740i bk4: 0a 51740i bk5: 0a 51740i bk6: 0a 51740i bk7: 0a 51740i bk8: 0a 51740i bk9: 0a 51742i bk10: 0a 51742i bk11: 0a 51742i bk12: 0a 51742i bk13: 0a 51742i bk14: 0a 51742i bk15: 0a 51742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000212597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 261, Miss = 9, Miss_rate = 0.034, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 155, Miss = 6, Miss_rate = 0.039, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 178, Miss = 7, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 150, Miss = 5, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 155, Miss = 7, Miss_rate = 0.045, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 1948
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 289
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7798
icnt_total_pkts_simt_to_mem=2646
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.19721
	minimum = 6
	maximum = 34
Network latency average = 8.58639
	minimum = 6
	maximum = 34
Slowest packet = 2755
Flit latency average = 7.42882
	minimum = 6
	maximum = 34
Slowest flit = 7618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00232764
	minimum = 0.00175487 (at node 18)
	maximum = 0.00482588 (at node 15)
Accepted packet rate average = 0.00232764
	minimum = 0.00175487 (at node 18)
	maximum = 0.00482588 (at node 15)
Injected flit rate average = 0.00575003
	minimum = 0.00301618 (at node 4)
	maximum = 0.0166712 (at node 15)
Accepted flit rate average= 0.00575003
	minimum = 0.00307102 (at node 21)
	maximum = 0.00893885 (at node 5)
Injected packet length average = 2.47033
Accepted packet length average = 2.47033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 173013 (inst/sec)
gpgpu_simulation_rate = 440 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39199)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39199)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39199)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39199)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,4,0) tid=(13,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(4,3,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 39699  inst.: 15601214 (ipc=406.0) sim_rate=173346 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 16:05:14 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,3,0) tid=(13,13,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,3,0) tid=(1,12,0)
GPGPU-Sim uArch: cycles simulated: 40199  inst.: 15855098 (ipc=456.9) sim_rate=174231 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:05:15 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,1,0) tid=(5,15,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,4,0) tid=(9,12,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,4,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 40699  inst.: 16206242 (ipc=538.7) sim_rate=174260 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 16:05:17 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,0,0) tid=(1,10,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(6,2,0) tid=(13,10,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,2,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 41199  inst.: 16594254 (ipc=598.0) sim_rate=176534 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:05:18 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,3,0) tid=(1,8,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,3,0) tid=(7,11,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,3,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 41699  inst.: 16952353 (ipc=621.6) sim_rate=176587 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 16:05:20 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(7,3,0) tid=(5,15,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,0,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 42199  inst.: 17231567 (ipc=611.1) sim_rate=177645 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:05:21 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,0,0) tid=(10,3,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(6,4,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 42699  inst.: 17553309 (ipc=615.7) sim_rate=177306 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:05:23 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,4,0) tid=(5,12,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,0,0) tid=(5,13,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,1,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 43199  inst.: 17863350 (ipc=616.3) sim_rate=178633 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 16:05:24 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,2,0) tid=(10,6,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,3,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 43699  inst.: 18183339 (ipc=618.9) sim_rate=178268 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 16:05:26 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,0,0) tid=(10,10,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(6,4,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 44199  inst.: 18403014 (ipc=601.0) sim_rate=178670 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:05:27 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,0,0) tid=(14,6,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,2,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 44699  inst.: 18694021 (ipc=599.2) sim_rate=178038 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:05:29 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,2,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 45199  inst.: 18930124 (ipc=588.6) sim_rate=178586 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:05:30 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,1,0) tid=(12,12,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 45699  inst.: 19163114 (ipc=579.2) sim_rate=179094 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:05:31 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,0,0) tid=(6,14,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,3,0) tid=(0,13,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,3,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 46199  inst.: 19390813 (ipc=570.4) sim_rate=179544 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:05:32 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(5,1,0) tid=(5,14,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,3,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 46699  inst.: 19612886 (ipc=562.0) sim_rate=179934 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:05:33 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(7,5,0) tid=(14,13,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,3,0) tid=(5,9,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 47199  inst.: 19891290 (ipc=561.6) sim_rate=179200 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:05:35 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,5,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8271,39199), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8272,39199)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8284,39199), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8285,39199)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8314,39199), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8315,39199)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8336,39199), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8337,39199)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8355,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8360,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8381,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8452,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8453,39199), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8465,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8471,39199), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47699  inst.: 20153807 (ipc=559.5) sim_rate=179944 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:05:36 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8514,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8516,39199), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,2,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8692,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8806,39199), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(7,1,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 48199  inst.: 20421596 (ipc=558.2) sim_rate=179136 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:05:38 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(5,3,0) tid=(5,15,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,3,0) tid=(15,2,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(3,7,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 48699  inst.: 20669750 (ipc=554.9) sim_rate=179736 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:05:39 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,3,0) tid=(10,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,4,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9889,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9989,39199), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49199  inst.: 20906701 (ipc=550.8) sim_rate=178689 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:05:41 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(7,2,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10027,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10118,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10139,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10158,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10196,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10212,39199), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(6,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10304,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10313,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10336,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10343,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10378,39199), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10394,39199), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 49699  inst.: 21127753 (ipc=545.7) sim_rate=179048 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:05:42 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10521,39199), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,5,0) tid=(10,12,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(7,6,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 50199  inst.: 21385874 (ipc=544.3) sim_rate=178215 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:05:44 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,6,0) tid=(10,3,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(6,4,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 50699  inst.: 21640987 (ipc=542.8) sim_rate=178851 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:05:45 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,5,0) tid=(9,8,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(5,7,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 51199  inst.: 21865697 (ipc=539.0) sim_rate=179227 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:05:46 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,7,0) tid=(8,2,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,4,0) tid=(14,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,5,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 51699  inst.: 22086792 (ipc=535.1) sim_rate=178119 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:05:48 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,6,0) tid=(1,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12938,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12961,39199), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(6,5,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 52199  inst.: 22270275 (ipc=528.6) sim_rate=178162 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 16:05:49 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13023,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13039,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13186,39199), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13283,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13316,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13375,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13390,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13391,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13412,39199), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52699  inst.: 22449004 (ipc=522.3) sim_rate=178166 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:05:50 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13529,39199), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,5,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13626,39199), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13647,39199), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(5,5,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 53199  inst.: 22597997 (ipc=514.3) sim_rate=177936 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:05:51 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(7,7,0) tid=(13,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14206,39199), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53699  inst.: 22744664 (ipc=506.7) sim_rate=177692 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:05:52 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,5,0) tid=(1,13,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,7,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14990,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54199  inst.: 22863816 (ipc=497.7) sim_rate=177238 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:05:53 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15018,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15033,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15115,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15118,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15174,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15398,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15404,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15479,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54699  inst.: 22934313 (ipc=486.2) sim_rate=176417 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:05:54 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15505,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15517,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,7,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15731,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16041,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16078,39199), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16436,39199), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,7,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 56699  inst.: 23081829 (ipc=439.1) sim_rate=176197 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:05:55 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18065,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18103,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18120,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18208,39199), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 11.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18209
gpu_sim_insn = 7699119
gpu_ipc =     422.8194
gpu_tot_sim_cycle = 57408
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     402.3369
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 6172
gpu_stall_icnt2sh    = 8258
gpu_total_sim_rate=176315

========= Core RFC stats =========
	Total RFC Accesses     = 2143296
	Total RFC Misses       = 1386769
	Total RFC Read Misses  = 555655
	Total RFC Write Misses = 831114
	Total RFC Evictions    = 841872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7793
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 430, Miss = 88, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[1]: Access = 466, Miss = 90, Miss_rate = 0.193, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[2]: Access = 475, Miss = 90, Miss_rate = 0.189, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[3]: Access = 430, Miss = 88, Miss_rate = 0.205, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[4]: Access = 444, Miss = 90, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[5]: Access = 480, Miss = 94, Miss_rate = 0.196, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[6]: Access = 431, Miss = 89, Miss_rate = 0.206, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[7]: Access = 458, Miss = 93, Miss_rate = 0.203, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[8]: Access = 420, Miss = 88, Miss_rate = 0.210, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 430, Miss = 91, Miss_rate = 0.212, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[10]: Access = 430, Miss = 90, Miss_rate = 0.209, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[11]: Access = 474, Miss = 94, Miss_rate = 0.198, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[12]: Access = 442, Miss = 92, Miss_rate = 0.208, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[13]: Access = 451, Miss = 88, Miss_rate = 0.195, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 89, Miss_rate = 0.206, Pending_hits = 81, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1354
	L1D_total_cache_miss_rate = 0.2023
	L1D_total_cache_pending_hits = 1167
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1331
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552715
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1840, 2021, 2469, 2469, 2280, 2009, 1737, 1737, 2008, 2278, 2467, 2467, 2278, 2008, 1737, 1737, 2010, 2282, 2472, 2472, 2282, 2010, 1737, 1737, 2011, 2285, 2477, 2155, 2026, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1331
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145772	W0_Idle:85337	W0_Scoreboard:232905	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10648 {8:1331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3584 {8:448,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181016 {136:1331,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60928 {136:448,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 246 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 57407 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1266 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1848 	371 	145 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	316 	664 	318 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7839      5582    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8406      4851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5746      6707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5967      8063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6005      9169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5705      7436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75736 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007918
n_activity=351 dram_eff=0.1709
bk0: 18a 75655i bk1: 12a 75709i bk2: 0a 75775i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75775i bk9: 0a 75776i bk10: 0a 75776i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000422297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75742 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.000739
n_activity=267 dram_eff=0.2097
bk0: 16a 75705i bk1: 12a 75713i bk2: 0a 75773i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75775i bk9: 0a 75775i bk10: 0a 75777i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00036951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75744 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006334
n_activity=301 dram_eff=0.1595
bk0: 14a 75686i bk1: 10a 75716i bk2: 0a 75774i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75775i bk9: 0a 75777i bk10: 0a 75777i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000527872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75748 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006334
n_activity=219 dram_eff=0.2192
bk0: 16a 75701i bk1: 8a 75747i bk2: 0a 75774i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75776i bk9: 0a 75776i bk10: 0a 75777i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000263936
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75748 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006334
n_activity=210 dram_eff=0.2286
bk0: 16a 75704i bk1: 8a 75744i bk2: 0a 75774i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75776i bk9: 0a 75776i bk10: 0a 75777i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00032992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75776 n_nop=75750 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005807
n_activity=201 dram_eff=0.2189
bk0: 14a 75708i bk1: 8a 75743i bk2: 0a 75774i bk3: 0a 75775i bk4: 0a 75775i bk5: 0a 75775i bk6: 0a 75775i bk7: 0a 75775i bk8: 0a 75775i bk9: 0a 75777i bk10: 0a 75777i bk11: 0a 75777i bk12: 0a 75777i bk13: 0a 75777i bk14: 0a 75777i bk15: 0a 75777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145165

========= L2 cache stats =========
L2_cache_bank[0]: Access = 347, Miss = 9, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 204, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 235, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 203, Miss = 5, Miss_rate = 0.025, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 189, Miss = 7, Miss_rate = 0.037, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 2511
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 380
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9657
icnt_total_pkts_simt_to_mem=3558
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31439
	minimum = 6
	maximum = 38
Network latency average = 8.70782
	minimum = 6
	maximum = 34
Slowest packet = 3908
Flit latency average = 7.65103
	minimum = 6
	maximum = 34
Slowest flit = 10456
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229028
	minimum = 0.00175737 (at node 18)
	maximum = 0.00472294 (at node 15)
Accepted packet rate average = 0.00229028
	minimum = 0.00175737 (at node 18)
	maximum = 0.00472294 (at node 15)
Injected flit rate average = 0.0056362
	minimum = 0.00302048 (at node 6)
	maximum = 0.0161459 (at node 15)
Accepted flit rate average= 0.0056362
	minimum = 0.0030754 (at node 21)
	maximum = 0.0082926 (at node 11)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 176315 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57408)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57408)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57408)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57408)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,3,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 57908  inst.: 23300493 (ipc=406.3) sim_rate=176518 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:05:56 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(4,2,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 58408  inst.: 23554493 (ipc=457.1) sim_rate=177101 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:05:57 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,2,0) tid=(0,15,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,2,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 58908  inst.: 23903861 (ipc=537.7) sim_rate=177065 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:05:59 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,1,0) tid=(0,13,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,4,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 59408  inst.: 24295273 (ipc=599.0) sim_rate=177337 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 16:06:01 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(2,0,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 59908  inst.: 24655281 (ipc=623.2) sim_rate=178661 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:06:02 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(4,6,0) tid=(9,2,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(4,3,0) tid=(2,14,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,0,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 60408  inst.: 24928337 (ipc=610.3) sim_rate=178059 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:06:04 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,0,0) tid=(13,2,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,1,0) tid=(12,9,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(2,5,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 60908  inst.: 25251918 (ipc=615.6) sim_rate=179091 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:06:05 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 61408  inst.: 25560700 (ipc=615.8) sim_rate=178746 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:06:07 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,4,0) tid=(8,3,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(5,0,0) tid=(3,12,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 61908  inst.: 25884834 (ipc=619.4) sim_rate=179755 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 16:06:08 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(7,3,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 62408  inst.: 26099930 (ipc=600.5) sim_rate=179999 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:06:09 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,5,0) tid=(12,8,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 62908  inst.: 26391920 (ipc=599.0) sim_rate=179536 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 16:06:11 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(6,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(6,2,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 63408  inst.: 26625443 (ipc=588.0) sim_rate=179901 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:06:12 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(2,3,0) tid=(8,7,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,2,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 63908  inst.: 26861061 (ipc=579.0) sim_rate=180275 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:06:13 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(3,2,0) tid=(8,5,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 64408  inst.: 27084525 (ipc=569.6) sim_rate=180563 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:06:14 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(7,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(5,2,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 64908  inst.: 27311553 (ipc=561.9) sim_rate=180871 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:06:15 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(2,2,0) tid=(8,4,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 65408  inst.: 27577814 (ipc=560.1) sim_rate=180247 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:06:17 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(4,6,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8311,57408), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8312,57408)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8327,57408), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8328,57408)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8342,57408), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8343,57408)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8358,57408), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8359,57408)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8366,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8421,57408), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(3,4,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8458,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8465,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8465,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8482,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8492,57408), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65908  inst.: 27840634 (ipc=558.0) sim_rate=179616 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:06:19 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8529,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8529,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8628,57408), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(4,2,0) tid=(0,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8659,57408), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,2,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 66408  inst.: 28110578 (ipc=557.0) sim_rate=180196 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:06:20 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,6,0) tid=(4,8,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,3,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 66908  inst.: 28353501 (ipc=553.3) sim_rate=179452 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:06:22 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,6,0) tid=(10,13,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,5,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9955,57408), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,5,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 67408  inst.: 28596288 (ipc=549.9) sim_rate=179850 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:06:23 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10021,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10031,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10085,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10141,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10150,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10195,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10208,57408), 3 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,7,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10241,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10271,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10287,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10298,57408), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10343,57408), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,5,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10497,57408), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67908  inst.: 28817476 (ipc=544.8) sim_rate=180109 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:06:24 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10549,57408), 3 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,7,0) tid=(11,7,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 68408  inst.: 29071828 (ipc=543.1) sim_rate=179455 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:06:26 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,3,0) tid=(7,11,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,4,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 68908  inst.: 29333972 (ipc=542.3) sim_rate=179963 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:06:27 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,5,0) tid=(3,14,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(5,5,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 69408  inst.: 29555147 (ipc=538.1) sim_rate=180214 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:06:28 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(4,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,5,0) tid=(13,12,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(5,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 69908  inst.: 29770174 (ipc=533.8) sim_rate=179338 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:06:30 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,6,0) tid=(0,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12951,57408), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12979,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12998,57408), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70408  inst.: 29968103 (ipc=528.5) sim_rate=179449 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:06:31 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13034,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13099,57408), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,6,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13248,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13255,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13306,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13336,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13342,57408), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70908  inst.: 30130894 (ipc=521.0) sim_rate=179350 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 16:06:32 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13550,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13571,57408), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13573,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13644,57408), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,6,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 71408  inst.: 30287998 (ipc=513.6) sim_rate=179218 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 16:06:33 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14070,57408), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 71908  inst.: 30433299 (ipc=505.9) sim_rate=179019 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:06:34 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(7,5,0) tid=(12,11,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,6,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14908,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72408  inst.: 30552843 (ipc=497.0) sim_rate=178671 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:06:35 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15050,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15062,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15108,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15109,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15176,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15179,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15188,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15488,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15494,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72908  inst.: 30616582 (ipc=485.1) sim_rate=178003 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:06:36 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15555,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(6,6,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16095,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16355,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16522,57408), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16562,57408), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,7,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 74908  inst.: 30772396 (ipc=438.6) sim_rate=177875 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:06:37 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18073,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18112,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18225,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18538,57408), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 11.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18539
gpu_sim_insn = 7699119
gpu_ipc =     415.2931
gpu_tot_sim_cycle = 75947
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     405.4996
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 6173
gpu_stall_icnt2sh    = 8483
gpu_total_sim_rate=178014

========= Core RFC stats =========
	Total RFC Accesses     = 2856660
	Total RFC Misses       = 1848402
	Total RFC Read Misses  = 740977
	Total RFC Write Misses = 1107425
	Total RFC Evictions    = 1121908

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8715
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 572, Miss = 104, Miss_rate = 0.182, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 107, Miss_rate = 0.176, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[2]: Access = 617, Miss = 109, Miss_rate = 0.177, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 597, Miss = 104, Miss_rate = 0.174, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[4]: Access = 614, Miss = 107, Miss_rate = 0.174, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[5]: Access = 622, Miss = 110, Miss_rate = 0.177, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[6]: Access = 595, Miss = 105, Miss_rate = 0.176, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[7]: Access = 602, Miss = 109, Miss_rate = 0.181, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[8]: Access = 562, Miss = 102, Miss_rate = 0.181, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[9]: Access = 570, Miss = 105, Miss_rate = 0.184, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[10]: Access = 576, Miss = 104, Miss_rate = 0.181, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[11]: Access = 640, Miss = 108, Miss_rate = 0.169, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[12]: Access = 588, Miss = 107, Miss_rate = 0.182, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[13]: Access = 589, Miss = 104, Miss_rate = 0.177, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[14]: Access = 572, Miss = 105, Miss_rate = 0.184, Pending_hits = 83, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1590
	L1D_total_cache_miss_rate = 0.1782
	L1D_total_cache_pending_hits = 1215
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738629
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8715
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2509, 2780, 3291, 3291, 3039, 2678, 2316, 2316, 2677, 3037, 3289, 3289, 3037, 2677, 2316, 2316, 2679, 3041, 3294, 3294, 3041, 2679, 2316, 2316, 2680, 3044, 3299, 2655, 2526, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1560
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189626	W0_Idle:102015	W0_Scoreboard:303641	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12480 {8:1560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4328 {8:541,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212160 {136:1560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73576 {136:541,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 228 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 75946 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1734 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2362 	415 	148 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	452 	756 	319 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8917      6375    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9641      5627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6489      7670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6605      9277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6600     10386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6402      8652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100207 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005985
n_activity=351 dram_eff=0.1709
bk0: 18a 100126i bk1: 12a 100180i bk2: 0a 100246i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100246i bk9: 0a 100247i bk10: 0a 100247i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000319212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100213 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005586
n_activity=267 dram_eff=0.2097
bk0: 16a 100176i bk1: 12a 100184i bk2: 0a 100244i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100246i bk9: 0a 100246i bk10: 0a 100248i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00027931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100215 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004788
n_activity=301 dram_eff=0.1595
bk0: 14a 100157i bk1: 10a 100187i bk2: 0a 100245i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100246i bk9: 0a 100248i bk10: 0a 100248i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000399014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100219 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004788
n_activity=219 dram_eff=0.2192
bk0: 16a 100172i bk1: 8a 100218i bk2: 0a 100245i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100247i bk9: 0a 100247i bk10: 0a 100248i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000199507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100219 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004788
n_activity=210 dram_eff=0.2286
bk0: 16a 100175i bk1: 8a 100215i bk2: 0a 100245i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100247i bk9: 0a 100247i bk10: 0a 100248i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000249384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100247 n_nop=100221 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004389
n_activity=201 dram_eff=0.2189
bk0: 14a 100179i bk1: 8a 100214i bk2: 0a 100245i bk3: 0a 100246i bk4: 0a 100246i bk5: 0a 100246i bk6: 0a 100246i bk7: 0a 100246i bk8: 0a 100246i bk9: 0a 100248i bk10: 0a 100248i bk11: 0a 100248i bk12: 0a 100248i bk13: 0a 100248i bk14: 0a 100248i bk15: 0a 100248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 9, Miss_rate = 0.021, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 253, Miss = 6, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 356, Miss = 8, Miss_rate = 0.022, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 291, Miss = 7, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 257, Miss = 5, Miss_rate = 0.019, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 285, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 223, Miss = 7, Miss_rate = 0.031, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 3072
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 473
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11506
icnt_total_pkts_simt_to_mem=4468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.29055
	minimum = 6
	maximum = 34
Network latency average = 8.6533
	minimum = 6
	maximum = 34
Slowest packet = 5023
Flit latency average = 7.59152
	minimum = 6
	maximum = 34
Slowest flit = 13216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224152
	minimum = 0.00172609 (at node 18)
	maximum = 0.00458493 (at node 15)
Accepted packet rate average = 0.00224152
	minimum = 0.00172609 (at node 18)
	maximum = 0.00458493 (at node 15)
Injected flit rate average = 0.0055119
	minimum = 0.00296672 (at node 1)
	maximum = 0.0155888 (at node 15)
Accepted flit rate average= 0.0055119
	minimum = 0.00302066 (at node 21)
	maximum = 0.00798317 (at node 6)
Injected packet length average = 2.459
Accepted packet length average = 2.459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 178014 (inst/sec)
gpgpu_simulation_rate = 439 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75947)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75947)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75947)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75947)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,0,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 76447  inst.: 30999100 (ipc=405.2) sim_rate=178155 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:06:38 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,6,0) tid=(11,3,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(1,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 76947  inst.: 31254672 (ipc=458.2) sim_rate=178598 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 16:06:39 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(4,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,4,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 77447  inst.: 31601972 (ipc=537.0) sim_rate=178542 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:06:41 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(4,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,0,0) tid=(7,15,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,4,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 77947  inst.: 31991268 (ipc=597.4) sim_rate=178722 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:06:43 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,0,0) tid=(8,8,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(3,3,0) tid=(15,2,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,2,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 78447  inst.: 32350396 (ipc=621.6) sim_rate=179724 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:06:44 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(6,3,0) tid=(13,15,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(0,0,0) tid=(8,13,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,2,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 78947  inst.: 32627235 (ipc=610.3) sim_rate=180260 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:06:45 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 79447  inst.: 32945501 (ipc=614.0) sim_rate=180030 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:06:47 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,0,0) tid=(6,13,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(2,5,0) tid=(14,4,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(4,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 79947  inst.: 33264056 (ipc=616.9) sim_rate=179805 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:06:49 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(3,3,0) tid=(12,15,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,5,0) tid=(4,13,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,0,0) tid=(1,11,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(7,1,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 80447  inst.: 33585528 (ipc=619.8) sim_rate=180567 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:06:50 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 80947  inst.: 33805792 (ipc=601.9) sim_rate=180779 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 16:06:51 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,0,0) tid=(10,14,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 81447  inst.: 34096067 (ipc=599.9) sim_rate=180402 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 16:06:53 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(1,3,0) tid=(8,15,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(0,5,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 81947  inst.: 34329359 (ipc=588.8) sim_rate=180680 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:06:54 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(2,1,0) tid=(8,5,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,1,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 82447  inst.: 34565040 (ipc=579.8) sim_rate=180968 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:06:55 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 82947  inst.: 34787779 (ipc=570.2) sim_rate=180247 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:06:57 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,6,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 83447  inst.: 35019677 (ipc=563.1) sim_rate=180513 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:06:58 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,7,0) tid=(14,3,0)
GPGPU-Sim uArch: cycles simulated: 83947  inst.: 35287872 (ipc=561.4) sim_rate=180963 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 16:06:59 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(6,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(7,3,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8366,75947), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8367,75947)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(5,4,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8399,75947), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8400,75947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8408,75947), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8409,75947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8414,75947), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8415,75947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8433,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8435,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8455,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8470,75947), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84447  inst.: 35557804 (ipc=560.2) sim_rate=180496 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:07:01 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8514,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8533,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8553,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8574,75947), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,4,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8588,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8663,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8715,75947), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,2,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 84947  inst.: 35812920 (ipc=557.4) sim_rate=180873 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:07:02 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(6,4,0) tid=(11,9,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,3,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 85447  inst.: 36060339 (ipc=554.1) sim_rate=180301 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 16:07:04 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4,4,0) tid=(11,5,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,4,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 85947  inst.: 36299700 (ipc=550.3) sim_rate=180595 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:07:05 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10049,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10055,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10114,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10116,75947), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4,4,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10184,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10201,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10216,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10254,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10289,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10299,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10305,75947), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10337,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10355,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10361,75947), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,7,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 86447  inst.: 36520701 (ipc=545.2) sim_rate=179904 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:07:07 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10544,75947), 2 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,5,0) tid=(9,8,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,4,0) tid=(4,11,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,6,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 86947  inst.: 36776210 (ipc=543.6) sim_rate=180275 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:07:08 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,6,0) tid=(3,13,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(0,7,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 87447  inst.: 37033469 (ipc=542.3) sim_rate=180651 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:07:09 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(7,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(0,5,0) tid=(7,8,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 87947  inst.: 37257492 (ipc=538.4) sim_rate=179987 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:07:11 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,5,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 88447  inst.: 37480040 (ipc=534.7) sim_rate=180192 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:07:12 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,7,0) tid=(13,10,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(2,4,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12978,75947), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88947  inst.: 37672526 (ipc=528.9) sim_rate=180251 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:07:13 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13045,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13059,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13062,75947), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13151,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13265,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13334,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13338,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13350,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13396,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13430,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13442,75947), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(2,7,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 89447  inst.: 37841277 (ipc=521.8) sim_rate=180196 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:07:14 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13533,75947), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13656,75947), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(2,6,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 89947  inst.: 37997137 (ipc=514.3) sim_rate=180081 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 16:07:15 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(5,7,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14169,75947), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,5,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 90447  inst.: 38147066 (ipc=506.9) sim_rate=179938 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:07:16 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(2,7,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14978,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90947  inst.: 38262374 (ipc=497.7) sim_rate=179635 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:07:17 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15022,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15080,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15086,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15092,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15218,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15228,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,7,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15386,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15455,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15482,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91447  inst.: 38333332 (ipc=486.2) sim_rate=179127 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:07:18 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15573,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15651,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16109,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16382,75947), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16439,75947), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,7,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 92947  inst.: 38447486 (ipc=450.1) sim_rate=178825 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:07:19 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17974,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18090,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18187,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18268,75947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18269
gpu_sim_insn = 7699119
gpu_ipc =     421.4308
gpu_tot_sim_cycle = 94216
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     408.5887
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 6174
gpu_stall_icnt2sh    = 8582
gpu_total_sim_rate=179049

========= Core RFC stats =========
	Total RFC Accesses     = 3570157
	Total RFC Misses       = 2310154
	Total RFC Read Misses  = 926286
	Total RFC Write Misses = 1383868
	Total RFC Evictions    = 1402077

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9618
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 718, Miss = 118, Miss_rate = 0.164, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[1]: Access = 752, Miss = 122, Miss_rate = 0.162, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[2]: Access = 763, Miss = 124, Miss_rate = 0.163, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[3]: Access = 735, Miss = 121, Miss_rate = 0.165, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[4]: Access = 754, Miss = 125, Miss_rate = 0.166, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[5]: Access = 764, Miss = 126, Miss_rate = 0.165, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[6]: Access = 759, Miss = 124, Miss_rate = 0.163, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[7]: Access = 764, Miss = 126, Miss_rate = 0.165, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[8]: Access = 705, Miss = 120, Miss_rate = 0.170, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[9]: Access = 740, Miss = 121, Miss_rate = 0.164, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[10]: Access = 718, Miss = 120, Miss_rate = 0.167, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[11]: Access = 784, Miss = 125, Miss_rate = 0.159, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[12]: Access = 756, Miss = 123, Miss_rate = 0.163, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 731, Miss = 118, Miss_rate = 0.161, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[14]: Access = 712, Miss = 119, Miss_rate = 0.167, Pending_hits = 89, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1832
	L1D_total_cache_miss_rate = 0.1642
	L1D_total_cache_pending_hits = 1263
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1794
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924562
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 3180, 3543, 4118, 4118, 3802, 3349, 2895, 2895, 3348, 3800, 4117, 4117, 3800, 3348, 2895, 2895, 3350, 3803, 4119, 4119, 3803, 3350, 2895, 2895, 3349, 3803, 4121, 3477, 3285, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1794
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233443	W0_Idle:118425	W0_Scoreboard:374390	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14352 {8:1794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5040 {8:630,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243984 {136:1794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85680 {136:630,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 215 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 94215 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2207 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2879 	457 	151 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	607 	835 	319 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9982      7171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10877      6395    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7271      8628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7250     10497    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7198     11584    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7120      9863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124321 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004825
n_activity=351 dram_eff=0.1709
bk0: 18a 124240i bk1: 12a 124294i bk2: 0a 124360i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124360i bk9: 0a 124361i bk10: 0a 124361i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000257315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124327 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004503
n_activity=267 dram_eff=0.2097
bk0: 16a 124290i bk1: 12a 124298i bk2: 0a 124358i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124360i bk9: 0a 124360i bk10: 0a 124362i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000225151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124329 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=301 dram_eff=0.1595
bk0: 14a 124271i bk1: 10a 124301i bk2: 0a 124359i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124360i bk9: 0a 124362i bk10: 0a 124362i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000321644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124333 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=219 dram_eff=0.2192
bk0: 16a 124286i bk1: 8a 124332i bk2: 0a 124359i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124361i bk9: 0a 124361i bk10: 0a 124362i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124333 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.000386
n_activity=210 dram_eff=0.2286
bk0: 16a 124289i bk1: 8a 124329i bk2: 0a 124359i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124361i bk9: 0a 124361i bk10: 0a 124362i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124361 n_nop=124335 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003538
n_activity=201 dram_eff=0.2189
bk0: 14a 124293i bk1: 8a 124328i bk2: 0a 124359i bk3: 0a 124360i bk4: 0a 124360i bk5: 0a 124360i bk6: 0a 124360i bk7: 0a 124360i bk8: 0a 124360i bk9: 0a 124362i bk10: 0a 124362i bk11: 0a 124362i bk12: 0a 124362i bk13: 0a 124362i bk14: 0a 124362i bk15: 0a 124362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.84522e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518, Miss = 9, Miss_rate = 0.017, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 301, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 424, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 349, Miss = 7, Miss_rate = 0.020, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 309, Miss = 5, Miss_rate = 0.016, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 333, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 258, Miss = 7, Miss_rate = 0.027, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 3634
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 562
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13360
icnt_total_pkts_simt_to_mem=5379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96797
	minimum = 6
	maximum = 34
Network latency average = 8.4742
	minimum = 6
	maximum = 34
Slowest packet = 6155
Flit latency average = 7.27884
	minimum = 6
	maximum = 34
Slowest flit = 15985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0022787
	minimum = 0.0017516 (at node 18)
	maximum = 0.00470743 (at node 15)
Accepted packet rate average = 0.0022787
	minimum = 0.0017516 (at node 18)
	maximum = 0.00470743 (at node 15)
Injected flit rate average = 0.00560553
	minimum = 0.00301056 (at node 1)
	maximum = 0.0160928 (at node 15)
Accepted flit rate average= 0.00560553
	minimum = 0.0030653 (at node 21)
	maximum = 0.00799168 (at node 6)
Injected packet length average = 2.45996
Accepted packet length average = 2.45996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 35 sec (215 sec)
gpgpu_simulation_rate = 179049 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94216)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94216)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94216)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94216)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(6,0,0) tid=(10,2,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,6,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 94716  inst.: 38698379 (ipc=405.6) sim_rate=179159 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:07:20 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(5,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(4,1,0) tid=(10,4,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 95216  inst.: 38956075 (ipc=460.5) sim_rate=178697 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 16:07:22 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(4,1,0) tid=(6,9,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(2,5,0) tid=(14,8,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(2,4,0) tid=(14,13,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,3,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 95716  inst.: 39306067 (ipc=540.3) sim_rate=179479 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:07:23 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(3,7,0) tid=(14,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,3,0) tid=(10,14,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(1,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 96216  inst.: 39695103 (ipc=599.8) sim_rate=179615 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 16:07:25 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,2,0) tid=(2,12,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(3,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(6,1,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 96716  inst.: 40055097 (ipc=623.8) sim_rate=180428 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:07:26 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(7,2,0) tid=(10,14,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(6,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 97216  inst.: 40331630 (ipc=612.0) sim_rate=180051 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:07:28 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(2,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 97716  inst.: 40656835 (ipc=617.5) sim_rate=180697 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:07:29 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,5,0) tid=(2,8,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 98216  inst.: 40968204 (ipc=618.2) sim_rate=180476 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:07:31 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(2,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 98716  inst.: 41289731 (ipc=620.9) sim_rate=181095 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:07:32 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,4,0) tid=(13,3,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(5,4,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 99216  inst.: 41506074 (ipc=602.1) sim_rate=180461 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:07:34 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,0,0) tid=(13,11,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,5,0) tid=(14,2,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 99716  inst.: 41799042 (ipc=600.6) sim_rate=180948 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:07:35 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(3,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,2,0) tid=(8,14,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(6,2,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 100216  inst.: 42031864 (ipc=589.4) sim_rate=181171 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:07:36 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(6,0,0) tid=(9,5,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,1,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 100716  inst.: 42264174 (ipc=579.8) sim_rate=181391 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:07:37 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,5,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 101216  inst.: 42493662 (ipc=571.2) sim_rate=180824 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:07:39 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(3,0,0) tid=(14,10,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,4,0) tid=(12,10,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 101716  inst.: 42720585 (ipc=563.3) sim_rate=181019 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:07:40 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(7,6,0) tid=(0,8,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(7,4,0) tid=(4,12,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,3,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 102216  inst.: 42998337 (ipc=562.8) sim_rate=181427 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 16:07:41 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,7,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8307,94216), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8308,94216)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,4,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8395,94216), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8396,94216)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8399,94216), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8400,94216)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8406,94216), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8407,94216)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8414,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8451,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8473,94216), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102716  inst.: 43269134 (ipc=561.6) sim_rate=181042 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:07:43 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8504,94216), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,6,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8541,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8549,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8554,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8709,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8714,94216), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,4,0) tid=(6,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8745,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8770,94216), 3 CTAs running
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 103216  inst.: 43513791 (ipc=557.6) sim_rate=181307 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:07:44 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,5,0) tid=(11,11,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(5,4,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 103716  inst.: 43763077 (ipc=554.5) sim_rate=180839 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:07:46 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,5,0) tid=(10,12,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,7,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9933,94216), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104216  inst.: 44001989 (ipc=550.6) sim_rate=181078 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:07:47 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10084,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10086,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10097,94216), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,4,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10184,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10202,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10208,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10251,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10305,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10322,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10347,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10359,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10360,94216), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 104716  inst.: 44215588 (ipc=544.8) sim_rate=181211 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:07:48 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10535,94216), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10545,94216), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(5,5,0) tid=(4,14,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(3,4,0) tid=(9,9,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,6,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 105216  inst.: 44473740 (ipc=543.5) sim_rate=180787 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:07:50 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,7,0) tid=(10,2,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,7,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 105716  inst.: 44735738 (ipc=542.6) sim_rate=181116 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:07:51 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(6,7,0) tid=(2,15,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,7,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 106216  inst.: 44956827 (ipc=538.4) sim_rate=181277 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:07:52 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,3,0) tid=(11,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(4,7,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 106716  inst.: 45176288 (ipc=534.5) sim_rate=181430 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:07:53 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(5,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 107216  inst.: 45366299 (ipc=528.5) sim_rate=180742 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:07:55 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13018,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13071,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13104,94216), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,6,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13117,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13188,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13203,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13251,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13333,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13338,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13351,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13423,94216), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13447,94216), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107716  inst.: 45532982 (ipc=521.3) sim_rate=180686 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:07:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13586,94216), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13592,94216), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,6,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 108216  inst.: 45685658 (ipc=513.6) sim_rate=180575 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:07:57 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14075,94216), 2 CTAs running
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,7,0) tid=(3,9,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 108716  inst.: 45835955 (ipc=506.2) sim_rate=180456 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:07:58 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(5,6,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14982,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109216  inst.: 45948496 (ipc=496.9) sim_rate=180190 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:07:59 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15041,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15068,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15100,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15134,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15163,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15206,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15232,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15449,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15450,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15477,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109716  inst.: 46016878 (ipc=485.2) sim_rate=179753 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:08:00 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15906,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16291,94216), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16415,94216), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16470,94216), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111716  inst.: 46170066 (ipc=438.5) sim_rate=179650 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:08:01 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18148,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18197,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18238,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18488,94216), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18489
gpu_sim_insn = 7699119
gpu_ipc =     416.4162
gpu_tot_sim_cycle = 112705
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     409.8728
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 6175
gpu_stall_icnt2sh    = 8705
gpu_total_sim_rate=179745

========= Core RFC stats =========
	Total RFC Accesses     = 4283792
	Total RFC Misses       = 2772008
	Total RFC Read Misses  = 1111588
	Total RFC Write Misses = 1660420
	Total RFC Evictions    = 1682384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10522
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 858, Miss = 135, Miss_rate = 0.157, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[1]: Access = 898, Miss = 138, Miss_rate = 0.154, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[2]: Access = 907, Miss = 139, Miss_rate = 0.153, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 901, Miss = 136, Miss_rate = 0.151, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[4]: Access = 892, Miss = 138, Miss_rate = 0.155, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[5]: Access = 904, Miss = 141, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[6]: Access = 901, Miss = 138, Miss_rate = 0.153, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 906, Miss = 141, Miss_rate = 0.156, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[8]: Access = 871, Miss = 137, Miss_rate = 0.157, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[9]: Access = 883, Miss = 138, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[10]: Access = 888, Miss = 137, Miss_rate = 0.154, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 900, Miss = 140, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 875, Miss = 135, Miss_rate = 0.154, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[14]: Access = 876, Miss = 134, Miss_rate = 0.153, Pending_hits = 93, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2068
	L1D_total_cache_miss_rate = 0.1545
	L1D_total_cache_pending_hits = 1346
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2023
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10522
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3000, 3680, 4043, 4946, 4946, 4565, 4020, 3474, 3474, 4019, 4562, 4942, 4942, 4562, 4019, 3474, 3474, 4019, 4562, 4941, 4941, 4562, 4019, 3474, 3474, 4018, 4562, 4943, 4299, 4044, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2023
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:277257	W0_Idle:135225	W0_Scoreboard:445260	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16184 {8:2023,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275128 {136:2023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97920 {136:720,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 205 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 112704 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3391 	500 	154 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	740 	927 	323 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11063      7968    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12116      7162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7998      9592    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7878     11719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7799     12781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7838     11078    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148726 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004033
n_activity=351 dram_eff=0.1709
bk0: 18a 148645i bk1: 12a 148699i bk2: 0a 148765i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148765i bk9: 0a 148766i bk10: 0a 148766i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000215103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148732 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003764
n_activity=267 dram_eff=0.2097
bk0: 16a 148695i bk1: 12a 148703i bk2: 0a 148763i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148765i bk9: 0a 148765i bk10: 0a 148767i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000188215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148734 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003227
n_activity=301 dram_eff=0.1595
bk0: 14a 148676i bk1: 10a 148706i bk2: 0a 148764i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148765i bk9: 0a 148767i bk10: 0a 148767i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000268879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148738 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003227
n_activity=219 dram_eff=0.2192
bk0: 16a 148691i bk1: 8a 148737i bk2: 0a 148764i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148766i bk9: 0a 148766i bk10: 0a 148767i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000134439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148738 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003227
n_activity=210 dram_eff=0.2286
bk0: 16a 148694i bk1: 8a 148734i bk2: 0a 148764i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148766i bk9: 0a 148766i bk10: 0a 148767i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000168049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148766 n_nop=148740 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002958
n_activity=201 dram_eff=0.2189
bk0: 14a 148698i bk1: 8a 148733i bk2: 0a 148764i bk3: 0a 148765i bk4: 0a 148765i bk5: 0a 148765i bk6: 0a 148765i bk7: 0a 148765i bk8: 0a 148765i bk9: 0a 148767i bk10: 0a 148767i bk11: 0a 148767i bk12: 0a 148767i bk13: 0a 148767i bk14: 0a 148767i bk15: 0a 148767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39416e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 604, Miss = 9, Miss_rate = 0.015, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 349, Miss = 6, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 491, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 404, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 362, Miss = 5, Miss_rate = 0.014, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 381, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 4192
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 652
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15194
icnt_total_pkts_simt_to_mem=6286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.3405
	minimum = 6
	maximum = 34
Network latency average = 8.73656
	minimum = 6
	maximum = 34
Slowest packet = 7280
Flit latency average = 7.68406
	minimum = 6
	maximum = 34
Slowest flit = 18751
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223556
	minimum = 0.00173076 (at node 4)
	maximum = 0.00465141 (at node 15)
Accepted packet rate average = 0.00223556
	minimum = 0.00173076 (at node 4)
	maximum = 0.00465141 (at node 15)
Injected flit rate average = 0.00549075
	minimum = 0.00286657 (at node 7)
	maximum = 0.0159013 (at node 15)
Accepted flit rate average= 0.00549075
	minimum = 0.00302883 (at node 21)
	maximum = 0.00773433 (at node 8)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 17 sec (257 sec)
gpgpu_simulation_rate = 179745 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112705)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112705)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112705)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112705)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(2,4,0) tid=(9,13,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,2,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 113205  inst.: 46397466 (ipc=405.5) sim_rate=179835 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:08:02 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,1,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 113705  inst.: 46649626 (ipc=454.9) sim_rate=180114 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:08:03 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(7,3,0) tid=(9,2,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(5,1,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 114205  inst.: 46960862 (ipc=510.8) sim_rate=179926 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:08:05 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(3,1,0) tid=(13,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,1,0) tid=(13,1,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(2,1,0) tid=(1,14,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 114705  inst.: 47336898 (ipc=571.1) sim_rate=180675 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:08:06 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(4,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(7,0,0) tid=(2,14,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,1,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 115205  inst.: 47700825 (ipc=602.4) sim_rate=180684 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 16:08:08 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,4,0) tid=(15,12,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,0,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 115705  inst.: 48004628 (ipc=603.3) sim_rate=181149 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 16:08:09 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(7,4,0) tid=(14,5,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(5,3,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 116205  inst.: 48326890 (ipc=609.2) sim_rate=180999 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 16:08:11 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(2,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,7,0) tid=(10,6,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,3,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 116705  inst.: 48619675 (ipc=606.2) sim_rate=181416 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:08:12 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(2,2,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4223,112705), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(4224,112705)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4228,112705), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(4229,112705)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4307,112705), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(4308,112705)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(3,0,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4398,112705), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(4399,112705)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4430,112705), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117205  inst.: 48921217 (ipc=605.9) sim_rate=181189 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 16:08:14 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(3,6,0) tid=(8,2,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(6,2,0) tid=(9,1,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(4,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 117705  inst.: 49183154 (ipc=597.7) sim_rate=181487 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 16:08:15 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(2,0,0) tid=(8,3,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,0,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5335,112705), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(4,5,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5431,112705), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118205  inst.: 49497661 (ipc=600.5) sim_rate=181310 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 16:08:17 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5511,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5536,112705), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(2,6,0) tid=(12,9,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(2,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5858,112705), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(6,6,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5941,112705), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118705  inst.: 49773197 (ipc=596.4) sim_rate=181654 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:08:18 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6054,112705), 3 CTAs running
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(5,6,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6173,112705), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,3,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6352,112705), 2 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6406,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6408,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6418,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6431,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6459,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6460,112705), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119205  inst.: 50093833 (ipc=599.9) sim_rate=181499 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 16:08:20 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(7,6,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6621,112705), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6654,112705), 1 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(1,4,0) tid=(10,10,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(6,7,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 119705  inst.: 50376579 (ipc=597.4) sim_rate=181864 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 16:08:21 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7039,112705), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,4,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7192,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7212,112705), 3 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(2,5,0) tid=(13,1,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,5,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7424,112705), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120205  inst.: 50666535 (ipc=596.2) sim_rate=181600 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 16:08:23 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(5,5,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7648,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7658,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7659,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7692,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7706,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7707,112705), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(3,6,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7756,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7758,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7776,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7805,112705), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7897,112705), 2 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 120705  inst.: 50915696 (ipc=590.1) sim_rate=181841 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 16:08:24 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8035,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8041,112705), 2 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(4,7,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8242,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8246,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8271,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8313,112705), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(7,5,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8400,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8408,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8498,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121205  inst.: 51159456 (ipc=584.1) sim_rate=182062 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 16:08:25 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8509,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8512,112705), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8603,112705), 1 CTAs running
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,7,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8814,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8900,112705), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121705  inst.: 51348344 (ipc=572.6) sim_rate=182086 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 16:08:26 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9170,112705), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9310,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(1,7,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9430,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9431,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9437,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122205  inst.: 51497924 (ipc=558.2) sim_rate=181971 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:08:27 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9539,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9559,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9584,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9596,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9645,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9667,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122705  inst.: 51543420 (ipc=534.9) sim_rate=181490 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 16:08:28 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10109,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10393,112705), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10394
gpu_sim_insn = 5361506
gpu_ipc =     515.8270
gpu_tot_sim_cycle = 123099
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.8192
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6176
gpu_stall_icnt2sh    = 8818
gpu_total_sim_rate=181535

========= Core RFC stats =========
	Total RFC Accesses     = 4706179
	Total RFC Misses       = 3048891
	Total RFC Read Misses  = 1223951
	Total RFC Write Misses = 1824940
	Total RFC Evictions    = 1849613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11403
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 942, Miss = 151, Miss_rate = 0.160, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[1]: Access = 967, Miss = 155, Miss_rate = 0.160, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[2]: Access = 931, Miss = 145, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 901, Miss = 136, Miss_rate = 0.151, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[4]: Access = 920, Miss = 143, Miss_rate = 0.155, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[5]: Access = 979, Miss = 154, Miss_rate = 0.157, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[6]: Access = 986, Miss = 153, Miss_rate = 0.155, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 986, Miss = 155, Miss_rate = 0.157, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[8]: Access = 945, Miss = 153, Miss_rate = 0.162, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[9]: Access = 927, Miss = 146, Miss_rate = 0.157, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[10]: Access = 896, Miss = 139, Miss_rate = 0.155, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 149, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[13]: Access = 955, Miss = 149, Miss_rate = 0.156, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[14]: Access = 961, Miss = 151, Miss_rate = 0.157, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2220
	L1D_total_cache_miss_rate = 0.1567
	L1D_total_cache_pending_hits = 1349
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2165
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3441, 4213, 4640, 5543, 5543, 5162, 4553, 3915, 3915, 4550, 5156, 5536, 5536, 5156, 4381, 3836, 3836, 4381, 4924, 5303, 5303, 4924, 4381, 3836, 3836, 4380, 4924, 5305, 4661, 4406, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2165
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305600	W0_Idle:145694	W0_Scoreboard:476057	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17320 {8:2165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6376 {8:797,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294440 {136:2165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108392 {136:797,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 201 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 120503 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2943 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3648 	581 	161 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	822 	984 	326 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11589      8438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12861      7599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8466     10155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8275     12415    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8150     13483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8301     11807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162445 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003693
n_activity=351 dram_eff=0.1709
bk0: 18a 162364i bk1: 12a 162418i bk2: 0a 162484i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162485i bk10: 0a 162485i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000196941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162451 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=267 dram_eff=0.2097
bk0: 16a 162414i bk1: 12a 162422i bk2: 0a 162482i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162484i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162453 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=301 dram_eff=0.1595
bk0: 14a 162395i bk1: 10a 162425i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162486i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000246177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162457 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=219 dram_eff=0.2192
bk0: 16a 162410i bk1: 8a 162456i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162485i bk9: 0a 162485i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162457 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=210 dram_eff=0.2286
bk0: 16a 162413i bk1: 8a 162453i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162485i bk9: 0a 162485i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162459 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002708
n_activity=201 dram_eff=0.2189
bk0: 14a 162417i bk1: 8a 162452i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162486i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.76986e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 382, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 441, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 396, Miss = 5, Miss_rate = 0.013, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 266, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 4537
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 729
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16415
icnt_total_pkts_simt_to_mem=6907
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3928
	minimum = 6
	maximum = 42
Network latency average = 9.41304
	minimum = 6
	maximum = 34
Slowest packet = 8387
Flit latency average = 8.11401
	minimum = 6
	maximum = 34
Slowest flit = 21483
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00245868
	minimum = 0.000288628 (at node 3)
	maximum = 0.00481047 (at node 15)
Accepted packet rate average = 0.00245868
	minimum = 0.000288628 (at node 3)
	maximum = 0.00481047 (at node 15)
Injected flit rate average = 0.00656362
	minimum = 0.000288628 (at node 3)
	maximum = 0.0171253 (at node 15)
Accepted flit rate average= 0.00656362
	minimum = 0.00144314 (at node 3)
	maximum = 0.0112565 (at node 14)
Injected packet length average = 2.66957
Accepted packet length average = 2.66957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 44 sec (284 sec)
gpgpu_simulation_rate = 181535 (inst/sec)
gpgpu_simulation_rate = 433 (cycle/sec)
timer: 735149930858
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123099
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.8192
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6176
gpu_stall_icnt2sh    = 8818
gpu_total_sim_rate=181535

========= Core RFC stats =========
	Total RFC Accesses     = 4706179
	Total RFC Misses       = 3048891
	Total RFC Read Misses  = 1223951
	Total RFC Write Misses = 1824940
	Total RFC Evictions    = 1849613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11403
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 942, Miss = 151, Miss_rate = 0.160, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[1]: Access = 967, Miss = 155, Miss_rate = 0.160, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[2]: Access = 931, Miss = 145, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[3]: Access = 901, Miss = 136, Miss_rate = 0.151, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[4]: Access = 920, Miss = 143, Miss_rate = 0.155, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[5]: Access = 979, Miss = 154, Miss_rate = 0.157, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[6]: Access = 986, Miss = 153, Miss_rate = 0.155, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 986, Miss = 155, Miss_rate = 0.157, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[8]: Access = 945, Miss = 153, Miss_rate = 0.162, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[9]: Access = 927, Miss = 146, Miss_rate = 0.157, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[10]: Access = 896, Miss = 139, Miss_rate = 0.155, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 926, Miss = 141, Miss_rate = 0.152, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 149, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[13]: Access = 955, Miss = 149, Miss_rate = 0.156, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[14]: Access = 961, Miss = 151, Miss_rate = 0.157, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2220
	L1D_total_cache_miss_rate = 0.1567
	L1D_total_cache_pending_hits = 1349
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2165
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
total_error=0.000000667
avg_error=0.000000001
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1505

PASSED
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3441, 4213, 4640, 5543, 5543, 5162, 4553, 3915, 3915, 4550, 5156, 5536, 5536, 5156, 4381, 3836, 3836, 4381, 4924, 5303, 5303, 4924, 4381, 3836, 3836, 4380, 4924, 5305, 4661, 4406, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2165
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305600	W0_Idle:145694	W0_Scoreboard:476057	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17320 {8:2165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6376 {8:797,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294440 {136:2165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108392 {136:797,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 622 
averagemflatency = 201 
max_icnt2mem_latency = 393 
max_icnt2sh_latency = 120503 
mrq_lat_table:61 	6 	3 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2943 	674 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3648 	581 	161 	64 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	822 	984 	326 	48 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1312      4641         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4279         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11589      8438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12861      7599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8466     10155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8275     12415    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8150     13483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8301     11807    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        622       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        608       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        524       539         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        580       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        613       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        621       390         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162445 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003693
n_activity=351 dram_eff=0.1709
bk0: 18a 162364i bk1: 12a 162418i bk2: 0a 162484i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162485i bk10: 0a 162485i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000196941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162451 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=267 dram_eff=0.2097
bk0: 16a 162414i bk1: 12a 162422i bk2: 0a 162482i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162484i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162453 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=301 dram_eff=0.1595
bk0: 14a 162395i bk1: 10a 162425i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162486i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000246177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162457 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=219 dram_eff=0.2192
bk0: 16a 162410i bk1: 8a 162456i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162485i bk9: 0a 162485i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162457 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=210 dram_eff=0.2286
bk0: 16a 162413i bk1: 8a 162453i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162485i bk9: 0a 162485i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162485 n_nop=162459 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002708
n_activity=201 dram_eff=0.2189
bk0: 14a 162417i bk1: 8a 162452i bk2: 0a 162483i bk3: 0a 162484i bk4: 0a 162484i bk5: 0a 162484i bk6: 0a 162484i bk7: 0a 162484i bk8: 0a 162484i bk9: 0a 162486i bk10: 0a 162486i bk11: 0a 162486i bk12: 0a 162486i bk13: 0a 162486i bk14: 0a 162486i bk15: 0a 162486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.76986e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 671
L2_cache_bank[1]: Access = 382, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 373
L2_cache_bank[2]: Access = 530, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 473
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 304
L2_cache_bank[4]: Access = 441, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 624
L2_cache_bank[5]: Access = 396, Miss = 5, Miss_rate = 0.013, Pending_hits = 15, Reservation_fails = 305
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 465
L2_cache_bank[7]: Access = 266, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 334
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 536
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 302
L2_cache_bank[10]: Access = 313, Miss = 7, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 360
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 236
L2_total_cache_accesses = 4537
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 4983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 729
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1647
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16415
icnt_total_pkts_simt_to_mem=6907
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
