Active-HDL 13.0.376.8320 2023-03-30 13:17:25

Elaboration top modules:
Verilog Module                tb


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
tb                      | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
vga_sync_gen            | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
delay                   | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
pong_main               | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
paddle_fsm              | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
ball_fsm                | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
drawer                  | pong    |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
pong                    | None
-------------------------------------------------------------------------------------------
