ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 6.10
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2021, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00010000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00010000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000400
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff080
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff081
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff082
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff083
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff084
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff085
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff086
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff087
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff088
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff089
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff08a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff08b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff08c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff08d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff08e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff08f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff090
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff091
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff092
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff093
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff094
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff095
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff096
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff097
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff098
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff099
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff09a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff09b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff09c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff09d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff09e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff09f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff0a0
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff0a1
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff0a2
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff0a3
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff0a4
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff0a5
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff0a6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff0a7
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff0a8
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff0a9
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff0aa
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff0ab
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff0ac
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff0ad
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff0ae
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff0af
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff0b0
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff0b1
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff0b2
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff0b3
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff0b4
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff0b5
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff0b6
 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff0b7
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff0b8
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff0b9
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff0ba
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff0bb
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff0bc
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff0bd
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff0be
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff0bf
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff0c0
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff0c1
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff0c2
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff0c3
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff0c4
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff0c5
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff0c6
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff0c7
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff0c8
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff0c9
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff0ca
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff0cb
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff0cc
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff0cd
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff0ce
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff0cf
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff0d0
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff0d1
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff0d2
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff0d3
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff0d4
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff0d5
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff0d6
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff0d7
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff0d8
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff0d9
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff0da
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff0db
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff0dc
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff0dd
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff0de
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff0df
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff0e0
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff0e1
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff0e2
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff0e3
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff100
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff104
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff108
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff10c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff110
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff114
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff118
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff11c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff120
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff124
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 242              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 243              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 244              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 245              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 246              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 247              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 248              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 249              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 250              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 252              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 253              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 255              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 256              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1, 0x0ffff160
 259              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE, 0x00000008
 261              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2, 0x0ffff161
 262              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET, 0x00000000
 263              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE, 0x00000008
 264              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
 265              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
 266              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
 267              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
 268              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
 269              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
 270              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 271              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 272              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 273              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 274              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 275              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 276              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 277              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 278              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 279              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 280              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 281              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 282              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 283              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 284              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 285              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 286              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 287              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 288              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 289              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 290              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 291              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 292              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 293              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 294              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 295              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 296              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 297              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 298              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 299              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 300              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 301              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 302              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 303              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 304              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 305              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 307              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 308              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 309              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 310              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
 311              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 312              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 313              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
 314              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff1cc
 315              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 316              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 317              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
 318              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 319              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff1cd
 320              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff1ce
 321              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff1cf
 322              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff1d0
 323              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff1d1
 324              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff1d2
 325              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff1d3
 326              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff1d4
 327              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff1d5
 328              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff1d6
 329              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff1d7
 330              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff1d8
 331              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff1d9
 332              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff1da
 333              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff1db
 334              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff1dc
 335              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff1dd
 336              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff1de
 337              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff1df
 338              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff1e0
 339              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff1e1
 340              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff1e2
 341              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff1e3
 342              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff1e4
 343              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff1e5
 344              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 345              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 346              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff1e6
 347              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff1e7
 348              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff1e8
 349              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff1e9
 350              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff1ea
 351              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff1eb
 352              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff1ec
 353              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff1ed
 354              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff1ee
 355              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff1ef
 356              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff1f0
 357              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff1f1
 358              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff1f2
 359              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff1f3
 360              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff1f4
 361              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff1f5
 362              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff1f6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 363              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff1f7
 364              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff1f8
 365              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff1f9
 366              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff1fa
 367              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff1fb
 368              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff1fc
 369              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff1fd
 370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff200
 371              	.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
 372              	.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
 373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff201
 374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff202
 375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff203
 376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff204
 377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff205
 378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff206
 379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff207
 380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff208
 381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff209
 382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff20a
 383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff20b
 384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff20c
 385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff20d
 386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff20e
 387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff20f
 388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff210
 389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff211
 390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff212
 391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff213
 392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff214
 393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff215
 394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff216
 395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff217
 396              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff218
 397              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff219
 398              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff21a
 399              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff21b
 400              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff21c
 401              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff21d
 402              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff21e
 403              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff21f
 404              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff220
 405              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff221
 406              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff222
 407              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff223
 408              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff224
 409              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff225
 410              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff226
 411              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff227
 412              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff228
 413              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff229
 414              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff22a
 415              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff22b
 416              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff22c
 417              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff22d
 418              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff22e
 419              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff22f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 420              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff230
 421              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff231
 422              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff232
 423              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff233
 424              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff234
 425              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff235
 426              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff236
 427              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff237
 428              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff238
 429              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff239
 430              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff23a
 431              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff23b
 432              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff23c
 433              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff23d
 434              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff23e
 435              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff23f
 436              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff240
 437              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff241
 438              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff242
 439              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff243
 440              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff244
 441              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff245
 442              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff246
 443              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff247
 444              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff248
 445              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff249
 446              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff24a
 447              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff24b
 448              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff24c
 449              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff24d
 450              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff24e
 451              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff24f
 452              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff250
 453              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff251
 454              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff252
 455              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff253
 456              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff254
 457              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff255
 458              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff256
 459              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff257
 460              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff258
 461              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff259
 462              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff25a
 463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff25b
 464              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff25c
 465              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff25d
 466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff25e
 467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff25f
 468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff260
 469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff261
 470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff262
 471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff263
 472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff264
 473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff265
 474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff266
 475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff267
 476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff268
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff269
 478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff26a
 479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff26b
 480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff26c
 481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff26d
 482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff26e
 483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff26f
 484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff270
 485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff271
 486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff272
 487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff273
 488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff274
 489              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff275
 490              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff276
 491              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff277
 492              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff278
 493              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff279
 494              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff27a
 495              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff27b
 496              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff27c
 497              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff27d
 498              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff27e
 499              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff27f
 500              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff280
 501              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff281
 502              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff282
 503              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff283
 504              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff284
 505              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff285
 506              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff286
 507              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff287
 508              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff288
 509              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff289
 510              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff28a
 511              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff28b
 512              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff28c
 513              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff28d
 514              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff28e
 515              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff28f
 516              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff290
 517              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff291
 518              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff292
 519              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff293
 520              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff294
 521              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff295
 522              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff296
 523              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff297
 524              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff298
 525              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff299
 526              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff29a
 527              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff29b
 528              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff29c
 529              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff29d
 530              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff29e
 531              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff29f
 532              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff2a0
 533              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff2a1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 534              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff2a2
 535              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff2a3
 536              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff2a4
 537              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff2a5
 538              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff2a6
 539              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff2a7
 540              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff2a8
 541              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff2a9
 542              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff2aa
 543              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff2ab
 544              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff2ac
 545              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff2ad
 546              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff2ae
 547              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff2af
 548              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff2b0
 549              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff2b1
 550              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff2b2
 551              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff2b3
 552              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff2b4
 553              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff2b5
 554              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff2b6
 555              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff2b7
 556              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff2b8
 557              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff2b9
 558              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff2ba
 559              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff2bb
 560              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff2bc
 561              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff2bd
 562              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff2be
 563              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff2bf
 564              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff2c0
 565              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff2c1
 566              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff2c2
 567              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff2c3
 568              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff2c4
 569              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff2c5
 570              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff2c6
 571              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff2c7
 572              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff2c8
 573              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff2c9
 574              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff2ca
 575              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff2cb
 576              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff2cc
 577              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff2cd
 578              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff2ce
 579              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff2cf
 580              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff2d0
 581              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff2d1
 582              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff2d2
 583              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff2d3
 584              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff2d4
 585              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff2d5
 586              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff2d6
 587              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff2d7
 588              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff2d8
 589              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff2d9
 590              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff2da
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 591              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff2db
 592              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff2dc
 593              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff2dd
 594              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff2de
 595              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff2df
 596              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff2e0
 597              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff2e1
 598              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff2e2
 599              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff2e3
 600              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff2e4
 601              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff2e5
 602              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff2e6
 603              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff2e7
 604              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff2e8
 605              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff2e9
 606              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff2ea
 607              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff2eb
 608              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff2ec
 609              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff2ed
 610              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff2ee
 611              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff2ef
 612              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff2f0
 613              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff2f1
 614              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff2f2
 615              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff2f3
 616              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff2f4
 617              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff2f5
 618              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff2f6
 619              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff2f7
 620              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff2f8
 621              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff2f9
 622              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff2fa
 623              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff2fb
 624              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff2fc
 625              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff2fd
 626              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff2fe
 627              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff2ff
 628              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff300
 629              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff301
 630              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff302
 631              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff303
 632              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff304
 633              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff305
 634              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff306
 635              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff307
 636              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff308
 637              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff309
 638              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff30a
 639              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff30b
 640              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff30c
 641              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff30d
 642              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff30e
 643              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff30f
 644              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff310
 645              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff311
 646              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff312
 647              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff313
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 648              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff314
 649              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff315
 650              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff316
 651              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff317
 652              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff318
 653              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff319
 654              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff31a
 655              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff31b
 656              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff31c
 657              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff31d
 658              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff31e
 659              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff31f
 660              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff320
 661              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff321
 662              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff322
 663              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff323
 664              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff324
 665              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff325
 666              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff326
 667              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff327
 668              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff328
 669              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff329
 670              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff32a
 671              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff32b
 672              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff32c
 673              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff32d
 674              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff32e
 675              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff32f
 676              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff330
 677              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff331
 678              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff332
 679              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff333
 680              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff334
 681              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff335
 682              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff336
 683              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff337
 684              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff338
 685              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff339
 686              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff33a
 687              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff33b
 688              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff33c
 689              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff33d
 690              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff33e
 691              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff33f
 692              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff340
 693              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff341
 694              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff342
 695              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff343
 696              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff344
 697              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff345
 698              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff346
 699              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff347
 700              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff348
 701              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff349
 702              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff34a
 703              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff34b
 704              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff34c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 705              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff34d
 706              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff34e
 707              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff34f
 708              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff350
 709              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff351
 710              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff352
 711              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff353
 712              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff354
 713              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff355
 714              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff356
 715              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff357
 716              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff358
 717              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff359
 718              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff35a
 719              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff35b
 720              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff35c
 721              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff35d
 722              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff35e
 723              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff35f
 724              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff360
 725              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff361
 726              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff362
 727              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff363
 728              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff364
 729              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff365
 730              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff366
 731              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff367
 732              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff368
 733              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff369
 734              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff36a
 735              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff36b
 736              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff36c
 737              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff36d
 738              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff36e
 739              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff36f
 740              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff370
 741              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff371
 742              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff372
 743              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff373
 744              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff374
 745              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff375
 746              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff376
 747              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff377
 748              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff378
 749              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff379
 750              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff37a
 751              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff37b
 752              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff37c
 753              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff37d
 754              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff37e
 755              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff37f
 756              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff380
 757              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff381
 758              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff382
 759              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff383
 760              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff384
 761              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff385
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 762              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff386
 763              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff387
 764              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff388
 765              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff389
 766              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff38a
 767              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff38b
 768              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff38c
 769              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff38d
 770              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff38e
 771              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff38f
 772              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff390
 773              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff391
 774              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff392
 775              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff393
 776              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff394
 777              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff395
 778              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff396
 779              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff397
 780              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff398
 781              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff399
 782              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff39a
 783              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff39b
 784              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff39c
 785              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff39d
 786              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff39e
 787              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff39f
 788              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff3a0
 789              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff3a1
 790              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff3a2
 791              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff3a3
 792              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff3a4
 793              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff3a5
 794              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff3a6
 795              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff3a7
 796              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff3a8
 797              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff3a9
 798              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff3aa
 799              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff3ab
 800              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff3ac
 801              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff3ad
 802              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff3ae
 803              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff3af
 804              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff3b0
 805              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff3b1
 806              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff3b2
 807              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff3b3
 808              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff3b4
 809              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff3b5
 810              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff3b6
 811              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff3b7
 812              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff3b8
 813              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff3b9
 814              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff3ba
 815              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff3bb
 816              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff3bc
 817              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff3bd
 818              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff3be
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 819              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff3bf
 820              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff3c0
 821              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff3c1
 822              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff3c2
 823              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff3c3
 824              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff3c4
 825              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff3c5
 826              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff3c6
 827              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff3c7
 828              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff3c8
 829              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff3c9
 830              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff3ca
 831              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff3cb
 832              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff3cc
 833              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff3cd
 834              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff3ce
 835              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff3cf
 836              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff3d0
 837              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff3d1
 838              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff3d2
 839              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff3d3
 840              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff3d4
 841              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff3d5
 842              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff3d6
 843              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff3d7
 844              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff3d8
 845              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff3d9
 846              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff3da
 847              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff3db
 848              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff3dc
 849              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff3dd
 850              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff3de
 851              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff3df
 852              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff3e0
 853              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff3e1
 854              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff3e2
 855              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff3e3
 856              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff3e4
 857              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff3e5
 858              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff3e6
 859              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff3e7
 860              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff3e8
 861              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff3e9
 862              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff3ea
 863              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff3eb
 864              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff3ec
 865              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff3ed
 866              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff3ee
 867              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff3ef
 868              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff3f0
 869              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff3f1
 870              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff3f2
 871              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff3f3
 872              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff3f4
 873              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff3f5
 874              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff3f6
 875              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff3f7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 876              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff3f8
 877              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff3f9
 878              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff3fa
 879              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff3fb
 880              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff3fc
 881              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff3fd
 882              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff3fe
 883              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff3ff
 884              	.set CYDEV_ROM_BASE, 0x10000000
 885              	.set CYDEV_ROM_SIZE, 0x00002000
 886              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 887              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 888              	.set CYDEV_SRAM_BASE, 0x20000000
 889              	.set CYDEV_SRAM_SIZE, 0x00002000
 890              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 891              	.set CYREG_SRAM_DATA_MSIZE, 0x00002000
 892              	.set CYDEV_PERI_BASE, 0x40010000
 893              	.set CYDEV_PERI_SIZE, 0x00010000
 894              	.set CYREG_PERI_DIV_CMD, 0x40010000
 895              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 896              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 897              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 898              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 899              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 900              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 901              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 902              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 903              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 904              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 905              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 906              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 907              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 908              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 909              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 910              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 911              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 912              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 913              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 914              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 915              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 916              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 917              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 918              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 919              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 920              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 921              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 922              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 923              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 924              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 925              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 926              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 927              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 928              	.set CYREG_PERI_DIV_16_CTL4, 0x40010310
 929              	.set CYREG_PERI_DIV_16_CTL5, 0x40010314
 930              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 931              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 932              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 933              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 934              	.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
 935              	.set CYREG_PERI_TR_CTL, 0x40010600
 936              	.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
 937              	.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
 938              	.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
 939              	.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
 940              	.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
 941              	.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
 942              	.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
 943              	.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
 944              	.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
 945              	.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
 946              	.set CYDEV_PERI_TR_GROUP0_BASE, 0x40012000
 947              	.set CYDEV_PERI_TR_GROUP0_SIZE, 0x00000200
 948              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL0, 0x40012000
 949              	.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
 950              	.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000005
 951              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL1, 0x40012004
 952              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL2, 0x40012008
 953              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL3, 0x4001200c
 954              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL4, 0x40012010
 955              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL5, 0x40012014
 956              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL6, 0x40012018
 957              	.set CYDEV_PERI_TR_GROUP1_BASE, 0x40012200
 958              	.set CYDEV_PERI_TR_GROUP1_SIZE, 0x00000200
 959              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL0, 0x40012200
 960              	.set CYDEV_HSIOM_BASE, 0x40020000
 961              	.set CYDEV_HSIOM_SIZE, 0x00004000
 962              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 963              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 964              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 965              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 966              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 967              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 968              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 969              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 970              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 971              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 972              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 973              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 974              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 975              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 976              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 977              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 978              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 979              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 980              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 981              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 982              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 983              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 984              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 985              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 986              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 987              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 988              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 989              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 990              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 991              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 992              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 993              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 994              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 995              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 996              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 997              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 998              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 999              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 1000              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 1001              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 1002              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 1003              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 1004              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 1005              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 1006              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 1007              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
 1008              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 1009              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 1010              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 1011              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 1012              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 1013              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 1014              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 1015              	.set CYREG_PWR_CONTROL, 0x40030000
 1016              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 1017              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 1018              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 1019              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 1020              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 1021              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 1022              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 1023              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 1024              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 1025              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 1026              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 1027              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 1028              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 1029              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 1030              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 1031              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 1032              	.set CYFLD__SPARE__OFFSET, 0x00000012
 1033              	.set CYFLD__SPARE__SIZE, 0x00000002
 1034              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 1035              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 1036              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 1037              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 1038              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 1039              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 1040              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 1041              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 1042              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 1043              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 1044              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 1045              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 1046              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1047              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 1048              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 1049              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 1050              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 1051              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 1052              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 1053              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 1054              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 1055              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 1056              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 1057              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 1058              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 1059              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 1060              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 1061              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 1062              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 1063              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 1064              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 1065              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 1066              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 1067              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 1068              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 1069              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 1070              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 1071              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 1072              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 1073              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 1074              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 1075              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 1076              	.set CYREG_TST_MODE, 0x40030014
 1077              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 1078              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 1079              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 1080              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 1081              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 1082              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 1083              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 1084              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 1085              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 1086              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 1087              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 1088              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 1089              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 1090              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 1091              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 1092              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 1093              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 1094              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 1095              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 1096              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 1097              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 1098              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 1099              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 1100              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 1101              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 1102              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 1103              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1104              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 1105              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 1106              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 1107              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 1108              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 1109              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 1110              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 1111              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 1112              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 1113              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 1114              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 1115              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 1116              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 1117              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 1118              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 1119              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 1120              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 1121              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 1122              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 1123              	.set CYFLD__ENABLE__SIZE, 0x00000001
 1124              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 1125              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 1126              	.set CYFLD__COUNTER__SIZE, 0x00000010
 1127              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 1128              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 1129              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 1130              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 1131              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 1132              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 1133              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 1134              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 1135              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 1136              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 1137              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 1138              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 1139              	.set CYREG_CLK_SELECT, 0x40030028
 1140              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 1141              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 1142              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 1143              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 1144              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 1145              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 1146              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 1147              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 1148              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 1149              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 1150              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 1151              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 1152              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 1153              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 1154              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 1155              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 1156              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 1157              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 1158              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 1159              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 1160              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1161              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 1162              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 1163              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 1164              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 1165              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 1166              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 1167              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 1168              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 1169              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 1170              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 1171              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 1172              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 1173              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 1174              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 1175              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 1176              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 1177              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 1178              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 1179              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 1180              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 1181              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 1182              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 1183              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 1184              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 1185              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 1186              	.set CYFLD__KEY__OFFSET, 0x00000000
 1187              	.set CYFLD__KEY__SIZE, 0x00000020
 1188              	.set CYREG_WDT_COUNTER, 0x4003003c
 1189              	.set CYREG_WDT_MATCH, 0x40030040
 1190              	.set CYFLD__MATCH__OFFSET, 0x00000000
 1191              	.set CYFLD__MATCH__SIZE, 0x00000010
 1192              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 1193              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 1194              	.set CYREG_SRSS_INTR, 0x40030044
 1195              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 1196              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 1197              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 1198              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 1199              	.set CYREG_SRSS_INTR_SET, 0x40030048
 1200              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 1201              	.set CYREG_RES_CAUSE, 0x40030054
 1202              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 1203              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 1204              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 1205              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 1206              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 1207              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 1208              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 1209              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 1210              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 1211              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 1212              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 1213              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 1214              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 1215              	.set CYFLD__FREQ__OFFSET, 0x00000000
 1216              	.set CYFLD__FREQ__SIZE, 0x00000003
 1217              	.set CYVAL__FREQ_24_MHZ, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1218              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 1219              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 1220              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 1221              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 1222              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 1223              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 1224              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 1225              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 1226              	.set CYFLD__OFFSET__SIZE, 0x00000008
 1227              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 1228              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 1229              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 1230              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 1231              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 1232              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 1233              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 1234              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 1235              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 1236              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 1237              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 1238              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 1239              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 1240              	.set CYDEV_GPIO_BASE, 0x40040000
 1241              	.set CYDEV_GPIO_SIZE, 0x00004000
 1242              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 1243              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 1244              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 1245              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 1246              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 1247              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 1248              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 1249              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 1250              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 1251              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 1252              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 1253              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 1254              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 1255              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 1256              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 1257              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 1258              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 1259              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 1260              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 1261              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 1262              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 1263              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 1264              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 1265              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 1266              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 1267              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 1268              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 1269              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 1270              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 1271              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 1272              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 1273              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 1274              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1275              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 1276              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 1277              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 1278              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 1279              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 1280              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 1281              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 1282              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 1283              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 1284              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 1285              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 1286              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 1287              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 1288              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 1289              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 1290              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 1291              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 1292              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 1293              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 1294              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 1295              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 1296              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 1297              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 1298              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 1299              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 1300              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 1301              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 1302              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 1303              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 1304              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 1305              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 1306              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 1307              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 1308              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 1309              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 1310              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 1311              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 1312              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 1313              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 1314              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 1315              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 1316              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 1317              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 1318              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 1319              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 1320              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 1321              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 1322              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 1323              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 1324              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 1325              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 1326              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 1327              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 1328              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 1329              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 1330              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 1331              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1332              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 1333              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 1334              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 1335              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 1336              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 1337              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 1338              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 1339              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 1340              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 1341              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 1342              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 1343              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 1344              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 1345              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 1346              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 1347              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 1348              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 1349              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 1350              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 1351              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 1352              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 1353              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 1354              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 1355              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 1356              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 1357              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 1358              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 1359              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 1360              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 1361              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 1362              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 1363              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 1364              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 1365              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 1366              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 1367              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 1368              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 1369              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 1370              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 1371              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 1372              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 1373              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 1374              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 1375              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 1376              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 1377              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 1378              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 1379              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 1380              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 1381              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 1382              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 1383              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 1384              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 1385              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 1386              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 1387              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 1388              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1389              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 1390              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 1391              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 1392              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 1393              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 1394              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 1395              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 1396              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 1397              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 1398              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 1399              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 1400              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 1401              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 1402              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 1403              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 1404              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 1405              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 1406              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 1407              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 1408              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 1409              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 1410              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 1411              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000005
 1412              	.set CYDEV_PRGIO_BASE, 0x40050000
 1413              	.set CYDEV_PRGIO_SIZE, 0x00001000
 1414              	.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
 1415              	.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
 1416              	.set CYREG_PRGIO_PRT0_CTL, 0x40050000
 1417              	.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
 1418              	.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
 1419              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
 1420              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
 1421              	.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
 1422              	.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
 1423              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
 1424              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
 1425              	.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
 1426              	.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
 1427              	.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
 1428              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
 1429              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
 1430              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
 1431              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
 1432              	.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
 1433              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
 1434              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
 1435              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
 1436              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
 1437              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
 1438              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
 1439              	.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
 1440              	.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
 1441              	.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
 1442              	.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
 1443              	.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
 1444              	.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
 1445              	.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1446              	.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
 1447              	.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
 1448              	.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
 1449              	.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
 1450              	.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
 1451              	.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
 1452              	.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
 1453              	.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
 1454              	.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
 1455              	.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
 1456              	.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
 1457              	.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
 1458              	.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
 1459              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
 1460              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
 1461              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
 1462              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
 1463              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
 1464              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
 1465              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
 1466              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
 1467              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
 1468              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
 1469              	.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
 1470              	.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
 1471              	.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
 1472              	.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
 1473              	.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
 1474              	.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
 1475              	.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
 1476              	.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
 1477              	.set CYDEV_PRGIO_PRT1_BASE, 0x40050100
 1478              	.set CYDEV_PRGIO_PRT1_SIZE, 0x00000100
 1479              	.set CYREG_PRGIO_PRT1_CTL, 0x40050100
 1480              	.set CYREG_PRGIO_PRT1_SYNC_CTL, 0x40050110
 1481              	.set CYREG_PRGIO_PRT1_LUT_SEL0, 0x40050120
 1482              	.set CYREG_PRGIO_PRT1_LUT_SEL1, 0x40050124
 1483              	.set CYREG_PRGIO_PRT1_LUT_SEL2, 0x40050128
 1484              	.set CYREG_PRGIO_PRT1_LUT_SEL3, 0x4005012c
 1485              	.set CYREG_PRGIO_PRT1_LUT_SEL4, 0x40050130
 1486              	.set CYREG_PRGIO_PRT1_LUT_SEL5, 0x40050134
 1487              	.set CYREG_PRGIO_PRT1_LUT_SEL6, 0x40050138
 1488              	.set CYREG_PRGIO_PRT1_LUT_SEL7, 0x4005013c
 1489              	.set CYREG_PRGIO_PRT1_LUT_CTL0, 0x40050140
 1490              	.set CYREG_PRGIO_PRT1_LUT_CTL1, 0x40050144
 1491              	.set CYREG_PRGIO_PRT1_LUT_CTL2, 0x40050148
 1492              	.set CYREG_PRGIO_PRT1_LUT_CTL3, 0x4005014c
 1493              	.set CYREG_PRGIO_PRT1_LUT_CTL4, 0x40050150
 1494              	.set CYREG_PRGIO_PRT1_LUT_CTL5, 0x40050154
 1495              	.set CYREG_PRGIO_PRT1_LUT_CTL6, 0x40050158
 1496              	.set CYREG_PRGIO_PRT1_LUT_CTL7, 0x4005015c
 1497              	.set CYREG_PRGIO_PRT1_DU_SEL, 0x400501c0
 1498              	.set CYREG_PRGIO_PRT1_DU_CTL, 0x400501c4
 1499              	.set CYREG_PRGIO_PRT1_DATA, 0x400501f0
 1500              	.set CYDEV_TCPWM_BASE, 0x40060000
 1501              	.set CYDEV_TCPWM_SIZE, 0x00010000
 1502              	.set CYREG_TCPWM_CTRL, 0x40060000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1503              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 1504              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000005
 1505              	.set CYREG_TCPWM_CMD, 0x40060008
 1506              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 1507              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000005
 1508              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 1509              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000005
 1510              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 1511              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000005
 1512              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 1513              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000005
 1514              	.set CYREG_TCPWM_INTR_CAUSE, 0x4006000c
 1515              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 1516              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000005
 1517              	.set CYDEV_TCPWM_CNT0_BASE, 0x40060100
 1518              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 1519              	.set CYREG_TCPWM_CNT0_CTRL, 0x40060100
 1520              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 1521              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 1522              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 1523              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 1524              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 1525              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 1526              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 1527              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 1528              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 1529              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 1530              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 1531              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 1532              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 1533              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 1534              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 1535              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 1536              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 1537              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 1538              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 1539              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 1540              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 1541              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 1542              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 1543              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 1544              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 1545              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 1546              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 1547              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 1548              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 1549              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 1550              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 1551              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 1552              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 1553              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 1554              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 1555              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 1556              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 1557              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 1558              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 1559              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1560              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 1561              	.set CYREG_TCPWM_CNT0_STATUS, 0x40060104
 1562              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 1563              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 1564              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 1565              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 1566              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40060108
 1567              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 1568              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 1569              	.set CYREG_TCPWM_CNT0_CC, 0x4006010c
 1570              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 1571              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 1572              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40060110
 1573              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40060114
 1574              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 1575              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 1576              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40060118
 1577              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40060120
 1578              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 1579              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 1580              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 1581              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 1582              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 1583              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 1584              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 1585              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 1586              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 1587              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 1588              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40060124
 1589              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 1590              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 1591              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 1592              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 1593              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 1594              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 1595              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 1596              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 1597              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 1598              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 1599              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 1600              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 1601              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 1602              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 1603              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 1604              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 1605              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 1606              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 1607              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 1608              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 1609              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 1610              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 1611              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 1612              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 1613              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 1614              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 1615              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 1616              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1617              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 1618              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 1619              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40060128
 1620              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 1621              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 1622              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 1623              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 1624              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 1625              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 1626              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 1627              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 1628              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 1629              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 1630              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 1631              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 1632              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 1633              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 1634              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 1635              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 1636              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 1637              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 1638              	.set CYREG_TCPWM_CNT0_INTR, 0x40060130
 1639              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 1640              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 1641              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 1642              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 1643              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40060134
 1644              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40060138
 1645              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4006013c
 1646              	.set CYDEV_TCPWM_CNT1_BASE, 0x40060140
 1647              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 1648              	.set CYREG_TCPWM_CNT1_CTRL, 0x40060140
 1649              	.set CYREG_TCPWM_CNT1_STATUS, 0x40060144
 1650              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40060148
 1651              	.set CYREG_TCPWM_CNT1_CC, 0x4006014c
 1652              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40060150
 1653              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40060154
 1654              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40060158
 1655              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40060160
 1656              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40060164
 1657              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40060168
 1658              	.set CYREG_TCPWM_CNT1_INTR, 0x40060170
 1659              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40060174
 1660              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40060178
 1661              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4006017c
 1662              	.set CYDEV_TCPWM_CNT2_BASE, 0x40060180
 1663              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 1664              	.set CYREG_TCPWM_CNT2_CTRL, 0x40060180
 1665              	.set CYREG_TCPWM_CNT2_STATUS, 0x40060184
 1666              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40060188
 1667              	.set CYREG_TCPWM_CNT2_CC, 0x4006018c
 1668              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40060190
 1669              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40060194
 1670              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40060198
 1671              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400601a0
 1672              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400601a4
 1673              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400601a8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1674              	.set CYREG_TCPWM_CNT2_INTR, 0x400601b0
 1675              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400601b4
 1676              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400601b8
 1677              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400601bc
 1678              	.set CYDEV_TCPWM_CNT3_BASE, 0x400601c0
 1679              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 1680              	.set CYREG_TCPWM_CNT3_CTRL, 0x400601c0
 1681              	.set CYREG_TCPWM_CNT3_STATUS, 0x400601c4
 1682              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400601c8
 1683              	.set CYREG_TCPWM_CNT3_CC, 0x400601cc
 1684              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400601d0
 1685              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400601d4
 1686              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400601d8
 1687              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400601e0
 1688              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400601e4
 1689              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400601e8
 1690              	.set CYREG_TCPWM_CNT3_INTR, 0x400601f0
 1691              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400601f4
 1692              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400601f8
 1693              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400601fc
 1694              	.set CYDEV_TCPWM_CNT4_BASE, 0x40060200
 1695              	.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
 1696              	.set CYREG_TCPWM_CNT4_CTRL, 0x40060200
 1697              	.set CYREG_TCPWM_CNT4_STATUS, 0x40060204
 1698              	.set CYREG_TCPWM_CNT4_COUNTER, 0x40060208
 1699              	.set CYREG_TCPWM_CNT4_CC, 0x4006020c
 1700              	.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40060210
 1701              	.set CYREG_TCPWM_CNT4_PERIOD, 0x40060214
 1702              	.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40060218
 1703              	.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40060220
 1704              	.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40060224
 1705              	.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40060228
 1706              	.set CYREG_TCPWM_CNT4_INTR, 0x40060230
 1707              	.set CYREG_TCPWM_CNT4_INTR_SET, 0x40060234
 1708              	.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40060238
 1709              	.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4006023c
 1710              	.set CYDEV_WCO_BASE, 0x40070000
 1711              	.set CYDEV_WCO_SIZE, 0x00010000
 1712              	.set CYREG_WCO_CONFIG, 0x40070000
 1713              	.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
 1714              	.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
 1715              	.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
 1716              	.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
 1717              	.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
 1718              	.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
 1719              	.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
 1720              	.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
 1721              	.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
 1722              	.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
 1723              	.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
 1724              	.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
 1725              	.set CYREG_WCO_STATUS, 0x40070004
 1726              	.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
 1727              	.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
 1728              	.set CYREG_WCO_DPLL, 0x40070008
 1729              	.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
 1730              	.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1731              	.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
 1732              	.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
 1733              	.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
 1734              	.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
 1735              	.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
 1736              	.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
 1737              	.set CYREG_WCO_WDT_CTRLOW, 0x40070200
 1738              	.set CYFLD_WCO_WDT_CTR0__OFFSET, 0x00000000
 1739              	.set CYFLD_WCO_WDT_CTR0__SIZE, 0x00000010
 1740              	.set CYFLD_WCO_WDT_CTR1__OFFSET, 0x00000010
 1741              	.set CYFLD_WCO_WDT_CTR1__SIZE, 0x00000010
 1742              	.set CYREG_WCO_WDT_CTRHIGH, 0x40070204
 1743              	.set CYFLD_WCO_WDT_CTR2__OFFSET, 0x00000000
 1744              	.set CYFLD_WCO_WDT_CTR2__SIZE, 0x00000020
 1745              	.set CYREG_WCO_WDT_MATCH, 0x40070208
 1746              	.set CYFLD_WCO_WDT_MATCH0__OFFSET, 0x00000000
 1747              	.set CYFLD_WCO_WDT_MATCH0__SIZE, 0x00000010
 1748              	.set CYFLD_WCO_WDT_MATCH1__OFFSET, 0x00000010
 1749              	.set CYFLD_WCO_WDT_MATCH1__SIZE, 0x00000010
 1750              	.set CYREG_WCO_WDT_CONFIG, 0x4007020c
 1751              	.set CYFLD_WCO_WDT_MODE0__OFFSET, 0x00000000
 1752              	.set CYFLD_WCO_WDT_MODE0__SIZE, 0x00000002
 1753              	.set CYVAL_WCO_WDT_MODE0_NOTHING, 0x00000000
 1754              	.set CYVAL_WCO_WDT_MODE0_INT, 0x00000001
 1755              	.set CYVAL_WCO_WDT_MODE0_RESET, 0x00000002
 1756              	.set CYVAL_WCO_WDT_MODE0_INT_THEN_RESET, 0x00000003
 1757              	.set CYFLD_WCO_WDT_CLEAR0__OFFSET, 0x00000002
 1758              	.set CYFLD_WCO_WDT_CLEAR0__SIZE, 0x00000001
 1759              	.set CYFLD_WCO_WDT_CASCADE0_1__OFFSET, 0x00000003
 1760              	.set CYFLD_WCO_WDT_CASCADE0_1__SIZE, 0x00000001
 1761              	.set CYFLD_WCO_WDT_MODE1__OFFSET, 0x00000008
 1762              	.set CYFLD_WCO_WDT_MODE1__SIZE, 0x00000002
 1763              	.set CYVAL_WCO_WDT_MODE1_NOTHING, 0x00000000
 1764              	.set CYVAL_WCO_WDT_MODE1_INT, 0x00000001
 1765              	.set CYVAL_WCO_WDT_MODE1_RESET, 0x00000002
 1766              	.set CYVAL_WCO_WDT_MODE1_INT_THEN_RESET, 0x00000003
 1767              	.set CYFLD_WCO_WDT_CLEAR1__OFFSET, 0x0000000a
 1768              	.set CYFLD_WCO_WDT_CLEAR1__SIZE, 0x00000001
 1769              	.set CYFLD_WCO_WDT_CASCADE1_2__OFFSET, 0x0000000b
 1770              	.set CYFLD_WCO_WDT_CASCADE1_2__SIZE, 0x00000001
 1771              	.set CYFLD_WCO_WDT_MODE2__OFFSET, 0x00000010
 1772              	.set CYFLD_WCO_WDT_MODE2__SIZE, 0x00000001
 1773              	.set CYVAL_WCO_WDT_MODE2_NOTHING, 0x00000000
 1774              	.set CYVAL_WCO_WDT_MODE2_INT, 0x00000001
 1775              	.set CYFLD_WCO_WDT_BITS2__OFFSET, 0x00000018
 1776              	.set CYFLD_WCO_WDT_BITS2__SIZE, 0x00000005
 1777              	.set CYFLD_WCO_LFCLK_SEL__OFFSET, 0x0000001e
 1778              	.set CYFLD_WCO_LFCLK_SEL__SIZE, 0x00000002
 1779              	.set CYREG_WCO_WDT_CONTROL, 0x40070210
 1780              	.set CYFLD_WCO_WDT_ENABLE0__OFFSET, 0x00000000
 1781              	.set CYFLD_WCO_WDT_ENABLE0__SIZE, 0x00000001
 1782              	.set CYFLD_WCO_WDT_ENABLED0__OFFSET, 0x00000001
 1783              	.set CYFLD_WCO_WDT_ENABLED0__SIZE, 0x00000001
 1784              	.set CYFLD_WCO_WDT_INT0__OFFSET, 0x00000002
 1785              	.set CYFLD_WCO_WDT_INT0__SIZE, 0x00000001
 1786              	.set CYFLD_WCO_WDT_RESET0__OFFSET, 0x00000003
 1787              	.set CYFLD_WCO_WDT_RESET0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1788              	.set CYFLD_WCO_WDT_ENABLE1__OFFSET, 0x00000008
 1789              	.set CYFLD_WCO_WDT_ENABLE1__SIZE, 0x00000001
 1790              	.set CYFLD_WCO_WDT_ENABLED1__OFFSET, 0x00000009
 1791              	.set CYFLD_WCO_WDT_ENABLED1__SIZE, 0x00000001
 1792              	.set CYFLD_WCO_WDT_INT1__OFFSET, 0x0000000a
 1793              	.set CYFLD_WCO_WDT_INT1__SIZE, 0x00000001
 1794              	.set CYFLD_WCO_WDT_RESET1__OFFSET, 0x0000000b
 1795              	.set CYFLD_WCO_WDT_RESET1__SIZE, 0x00000001
 1796              	.set CYFLD_WCO_WDT_ENABLE2__OFFSET, 0x00000010
 1797              	.set CYFLD_WCO_WDT_ENABLE2__SIZE, 0x00000001
 1798              	.set CYFLD_WCO_WDT_ENABLED2__OFFSET, 0x00000011
 1799              	.set CYFLD_WCO_WDT_ENABLED2__SIZE, 0x00000001
 1800              	.set CYFLD_WCO_WDT_INT2__OFFSET, 0x00000012
 1801              	.set CYFLD_WCO_WDT_INT2__SIZE, 0x00000001
 1802              	.set CYFLD_WCO_WDT_RESET2__OFFSET, 0x00000013
 1803              	.set CYFLD_WCO_WDT_RESET2__SIZE, 0x00000001
 1804              	.set CYREG_WCO_WDT_CLKEN, 0x40070214
 1805              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET, 0x00000000
 1806              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE, 0x00000001
 1807              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET, 0x00000001
 1808              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE, 0x00000001
 1809              	.set CYREG_WCO_TRIM, 0x40070f00
 1810              	.set CYFLD_WCO_XGM__OFFSET, 0x00000000
 1811              	.set CYFLD_WCO_XGM__SIZE, 0x00000003
 1812              	.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
 1813              	.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
 1814              	.set CYDEV_SCB0_BASE, 0x40080000
 1815              	.set CYDEV_SCB0_SIZE, 0x00010000
 1816              	.set CYREG_SCB0_CTRL, 0x40080000
 1817              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 1818              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 1819              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 1820              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 1821              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 1822              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 1823              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 1824              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 1825              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 1826              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 1827              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 1828              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 1829              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 1830              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 1831              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 1832              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 1833              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 1834              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 1835              	.set CYVAL_SCB_MODE_UART, 0x00000002
 1836              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 1837              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 1838              	.set CYREG_SCB0_STATUS, 0x40080004
 1839              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 1840              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 1841              	.set CYREG_SCB0_SPI_CTRL, 0x40080020
 1842              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 1843              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 1844              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1845              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 1846              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 1847              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 1848              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 1849              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 1850              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 1851              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 1852              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 1853              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 1854              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 1855              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 1856              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 1857              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 1858              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 1859              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 1860              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 1861              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 1862              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1863              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1864              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 1865              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 1866              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1867              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1868              	.set CYREG_SCB0_SPI_STATUS, 0x40080024
 1869              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1870              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1871              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 1872              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 1873              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 1874              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 1875              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 1876              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 1877              	.set CYREG_SCB0_UART_CTRL, 0x40080040
 1878              	.set CYREG_SCB0_UART_TX_CTRL, 0x40080044
 1879              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 1880              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 1881              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 1882              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 1883              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 1884              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 1885              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 1886              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 1887              	.set CYREG_SCB0_UART_RX_CTRL, 0x40080048
 1888              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 1889              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 1890              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 1891              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 1892              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 1893              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 1894              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 1895              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 1896              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 1897              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 1898              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 1899              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 1900              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 1901              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1902              	.set CYREG_SCB0_UART_RX_STATUS, 0x4008004c
 1903              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 1904              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 1905              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40080050
 1906              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1907              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 1908              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 1909              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 1910              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 1911              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 1912              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 1913              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 1914              	.set CYREG_SCB0_I2C_CTRL, 0x40080060
 1915              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1916              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1917              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1918              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1919              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1920              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1921              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1922              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1923              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1924              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1925              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1926              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 1927              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1928              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1929              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1930              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1931              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1932              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1933              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1934              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1935              	.set CYREG_SCB0_I2C_STATUS, 0x40080064
 1936              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 1937              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 1938              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 1939              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1940              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1941              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1942              	.set CYREG_SCB0_I2C_M_CMD, 0x40080068
 1943              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1944              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1945              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1946              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1947              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1948              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1949              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 1950              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1951              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1952              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1953              	.set CYREG_SCB0_I2C_S_CMD, 0x4008006c
 1954              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1955              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1956              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1957              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1958              	.set CYREG_SCB0_I2C_CFG, 0x40080070
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1959              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 1960              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 1961              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 1962              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 1963              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 1964              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 1965              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 1966              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 1967              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 1968              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 1969              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 1970              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 1971              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 1972              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 1973              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 1974              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 1975              	.set CYREG_SCB0_TX_CTRL, 0x40080200
 1976              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1977              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1978              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1979              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1980              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40080204
 1981              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1982              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1983              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1984              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1985              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40080208
 1986              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1987              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 1988              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1989              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 1990              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1991              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 1992              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1993              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 1994              	.set CYREG_SCB0_TX_FIFO_WR, 0x40080240
 1995              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 1996              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1997              	.set CYREG_SCB0_RX_CTRL, 0x40080300
 1998              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1999              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 2000              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40080304
 2001              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40080308
 2002              	.set CYREG_SCB0_RX_MATCH, 0x40080310
 2003              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 2004              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 2005              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 2006              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 2007              	.set CYREG_SCB0_RX_FIFO_RD, 0x40080340
 2008              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40080344
 2009              	.set CYREG_SCB0_EZ_DATA0, 0x40080400
 2010              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 2011              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 2012              	.set CYREG_SCB0_EZ_DATA1, 0x40080404
 2013              	.set CYREG_SCB0_EZ_DATA2, 0x40080408
 2014              	.set CYREG_SCB0_EZ_DATA3, 0x4008040c
 2015              	.set CYREG_SCB0_EZ_DATA4, 0x40080410
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2016              	.set CYREG_SCB0_EZ_DATA5, 0x40080414
 2017              	.set CYREG_SCB0_EZ_DATA6, 0x40080418
 2018              	.set CYREG_SCB0_EZ_DATA7, 0x4008041c
 2019              	.set CYREG_SCB0_EZ_DATA8, 0x40080420
 2020              	.set CYREG_SCB0_EZ_DATA9, 0x40080424
 2021              	.set CYREG_SCB0_EZ_DATA10, 0x40080428
 2022              	.set CYREG_SCB0_EZ_DATA11, 0x4008042c
 2023              	.set CYREG_SCB0_EZ_DATA12, 0x40080430
 2024              	.set CYREG_SCB0_EZ_DATA13, 0x40080434
 2025              	.set CYREG_SCB0_EZ_DATA14, 0x40080438
 2026              	.set CYREG_SCB0_EZ_DATA15, 0x4008043c
 2027              	.set CYREG_SCB0_EZ_DATA16, 0x40080440
 2028              	.set CYREG_SCB0_EZ_DATA17, 0x40080444
 2029              	.set CYREG_SCB0_EZ_DATA18, 0x40080448
 2030              	.set CYREG_SCB0_EZ_DATA19, 0x4008044c
 2031              	.set CYREG_SCB0_EZ_DATA20, 0x40080450
 2032              	.set CYREG_SCB0_EZ_DATA21, 0x40080454
 2033              	.set CYREG_SCB0_EZ_DATA22, 0x40080458
 2034              	.set CYREG_SCB0_EZ_DATA23, 0x4008045c
 2035              	.set CYREG_SCB0_EZ_DATA24, 0x40080460
 2036              	.set CYREG_SCB0_EZ_DATA25, 0x40080464
 2037              	.set CYREG_SCB0_EZ_DATA26, 0x40080468
 2038              	.set CYREG_SCB0_EZ_DATA27, 0x4008046c
 2039              	.set CYREG_SCB0_EZ_DATA28, 0x40080470
 2040              	.set CYREG_SCB0_EZ_DATA29, 0x40080474
 2041              	.set CYREG_SCB0_EZ_DATA30, 0x40080478
 2042              	.set CYREG_SCB0_EZ_DATA31, 0x4008047c
 2043              	.set CYREG_SCB0_INTR_CAUSE, 0x40080e00
 2044              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 2045              	.set CYFLD_SCB_M__SIZE, 0x00000001
 2046              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 2047              	.set CYFLD_SCB_S__SIZE, 0x00000001
 2048              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 2049              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 2050              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 2051              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 2052              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 2053              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 2054              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 2055              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 2056              	.set CYREG_SCB0_INTR_I2C_EC, 0x40080e80
 2057              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 2058              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 2059              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 2060              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 2061              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 2062              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 2063              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 2064              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 2065              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40080e88
 2066              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40080e8c
 2067              	.set CYREG_SCB0_INTR_SPI_EC, 0x40080ec0
 2068              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40080ec8
 2069              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40080ecc
 2070              	.set CYREG_SCB0_INTR_M, 0x40080f00
 2071              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 2072              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2073              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 2074              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 2075              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 2076              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 2077              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 2078              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 2079              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 2080              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 2081              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 2082              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 2083              	.set CYREG_SCB0_INTR_M_SET, 0x40080f04
 2084              	.set CYREG_SCB0_INTR_M_MASK, 0x40080f08
 2085              	.set CYREG_SCB0_INTR_M_MASKED, 0x40080f0c
 2086              	.set CYREG_SCB0_INTR_S, 0x40080f40
 2087              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 2088              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 2089              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 2090              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 2091              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 2092              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 2093              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 2094              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 2095              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 2096              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 2097              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 2098              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 2099              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 2100              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 2101              	.set CYREG_SCB0_INTR_S_SET, 0x40080f44
 2102              	.set CYREG_SCB0_INTR_S_MASK, 0x40080f48
 2103              	.set CYREG_SCB0_INTR_S_MASKED, 0x40080f4c
 2104              	.set CYREG_SCB0_INTR_TX, 0x40080f80
 2105              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 2106              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 2107              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 2108              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 2109              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 2110              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 2111              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 2112              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 2113              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 2114              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 2115              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 2116              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 2117              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 2118              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 2119              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 2120              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 2121              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 2122              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 2123              	.set CYREG_SCB0_INTR_TX_SET, 0x40080f84
 2124              	.set CYREG_SCB0_INTR_TX_MASK, 0x40080f88
 2125              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40080f8c
 2126              	.set CYREG_SCB0_INTR_RX, 0x40080fc0
 2127              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 2128              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 2129              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2130              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 2131              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 2132              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 2133              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 2134              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 2135              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 2136              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 2137              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 2138              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 2139              	.set CYREG_SCB0_INTR_RX_SET, 0x40080fc4
 2140              	.set CYREG_SCB0_INTR_RX_MASK, 0x40080fc8
 2141              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40080fcc
 2142              	.set CYDEV_SCB1_BASE, 0x40090000
 2143              	.set CYDEV_SCB1_SIZE, 0x00010000
 2144              	.set CYREG_SCB1_CTRL, 0x40090000
 2145              	.set CYREG_SCB1_STATUS, 0x40090004
 2146              	.set CYREG_SCB1_SPI_CTRL, 0x40090020
 2147              	.set CYREG_SCB1_SPI_STATUS, 0x40090024
 2148              	.set CYREG_SCB1_UART_CTRL, 0x40090040
 2149              	.set CYREG_SCB1_UART_TX_CTRL, 0x40090044
 2150              	.set CYREG_SCB1_UART_RX_CTRL, 0x40090048
 2151              	.set CYREG_SCB1_UART_RX_STATUS, 0x4009004c
 2152              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40090050
 2153              	.set CYREG_SCB1_I2C_CTRL, 0x40090060
 2154              	.set CYREG_SCB1_I2C_STATUS, 0x40090064
 2155              	.set CYREG_SCB1_I2C_M_CMD, 0x40090068
 2156              	.set CYREG_SCB1_I2C_S_CMD, 0x4009006c
 2157              	.set CYREG_SCB1_I2C_CFG, 0x40090070
 2158              	.set CYREG_SCB1_TX_CTRL, 0x40090200
 2159              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40090204
 2160              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40090208
 2161              	.set CYREG_SCB1_TX_FIFO_WR, 0x40090240
 2162              	.set CYREG_SCB1_RX_CTRL, 0x40090300
 2163              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40090304
 2164              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40090308
 2165              	.set CYREG_SCB1_RX_MATCH, 0x40090310
 2166              	.set CYREG_SCB1_RX_FIFO_RD, 0x40090340
 2167              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40090344
 2168              	.set CYREG_SCB1_EZ_DATA0, 0x40090400
 2169              	.set CYREG_SCB1_EZ_DATA1, 0x40090404
 2170              	.set CYREG_SCB1_EZ_DATA2, 0x40090408
 2171              	.set CYREG_SCB1_EZ_DATA3, 0x4009040c
 2172              	.set CYREG_SCB1_EZ_DATA4, 0x40090410
 2173              	.set CYREG_SCB1_EZ_DATA5, 0x40090414
 2174              	.set CYREG_SCB1_EZ_DATA6, 0x40090418
 2175              	.set CYREG_SCB1_EZ_DATA7, 0x4009041c
 2176              	.set CYREG_SCB1_EZ_DATA8, 0x40090420
 2177              	.set CYREG_SCB1_EZ_DATA9, 0x40090424
 2178              	.set CYREG_SCB1_EZ_DATA10, 0x40090428
 2179              	.set CYREG_SCB1_EZ_DATA11, 0x4009042c
 2180              	.set CYREG_SCB1_EZ_DATA12, 0x40090430
 2181              	.set CYREG_SCB1_EZ_DATA13, 0x40090434
 2182              	.set CYREG_SCB1_EZ_DATA14, 0x40090438
 2183              	.set CYREG_SCB1_EZ_DATA15, 0x4009043c
 2184              	.set CYREG_SCB1_EZ_DATA16, 0x40090440
 2185              	.set CYREG_SCB1_EZ_DATA17, 0x40090444
 2186              	.set CYREG_SCB1_EZ_DATA18, 0x40090448
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2187              	.set CYREG_SCB1_EZ_DATA19, 0x4009044c
 2188              	.set CYREG_SCB1_EZ_DATA20, 0x40090450
 2189              	.set CYREG_SCB1_EZ_DATA21, 0x40090454
 2190              	.set CYREG_SCB1_EZ_DATA22, 0x40090458
 2191              	.set CYREG_SCB1_EZ_DATA23, 0x4009045c
 2192              	.set CYREG_SCB1_EZ_DATA24, 0x40090460
 2193              	.set CYREG_SCB1_EZ_DATA25, 0x40090464
 2194              	.set CYREG_SCB1_EZ_DATA26, 0x40090468
 2195              	.set CYREG_SCB1_EZ_DATA27, 0x4009046c
 2196              	.set CYREG_SCB1_EZ_DATA28, 0x40090470
 2197              	.set CYREG_SCB1_EZ_DATA29, 0x40090474
 2198              	.set CYREG_SCB1_EZ_DATA30, 0x40090478
 2199              	.set CYREG_SCB1_EZ_DATA31, 0x4009047c
 2200              	.set CYREG_SCB1_INTR_CAUSE, 0x40090e00
 2201              	.set CYREG_SCB1_INTR_I2C_EC, 0x40090e80
 2202              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40090e88
 2203              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40090e8c
 2204              	.set CYREG_SCB1_INTR_SPI_EC, 0x40090ec0
 2205              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40090ec8
 2206              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40090ecc
 2207              	.set CYREG_SCB1_INTR_M, 0x40090f00
 2208              	.set CYREG_SCB1_INTR_M_SET, 0x40090f04
 2209              	.set CYREG_SCB1_INTR_M_MASK, 0x40090f08
 2210              	.set CYREG_SCB1_INTR_M_MASKED, 0x40090f0c
 2211              	.set CYREG_SCB1_INTR_S, 0x40090f40
 2212              	.set CYREG_SCB1_INTR_S_SET, 0x40090f44
 2213              	.set CYREG_SCB1_INTR_S_MASK, 0x40090f48
 2214              	.set CYREG_SCB1_INTR_S_MASKED, 0x40090f4c
 2215              	.set CYREG_SCB1_INTR_TX, 0x40090f80
 2216              	.set CYREG_SCB1_INTR_TX_SET, 0x40090f84
 2217              	.set CYREG_SCB1_INTR_TX_MASK, 0x40090f88
 2218              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40090f8c
 2219              	.set CYREG_SCB1_INTR_RX, 0x40090fc0
 2220              	.set CYREG_SCB1_INTR_RX_SET, 0x40090fc4
 2221              	.set CYREG_SCB1_INTR_RX_MASK, 0x40090fc8
 2222              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40090fcc
 2223              	.set CYDEV_SCB2_BASE, 0x400a0000
 2224              	.set CYDEV_SCB2_SIZE, 0x00010000
 2225              	.set CYREG_SCB2_CTRL, 0x400a0000
 2226              	.set CYREG_SCB2_STATUS, 0x400a0004
 2227              	.set CYREG_SCB2_SPI_CTRL, 0x400a0020
 2228              	.set CYREG_SCB2_SPI_STATUS, 0x400a0024
 2229              	.set CYREG_SCB2_UART_CTRL, 0x400a0040
 2230              	.set CYREG_SCB2_UART_TX_CTRL, 0x400a0044
 2231              	.set CYREG_SCB2_UART_RX_CTRL, 0x400a0048
 2232              	.set CYREG_SCB2_UART_RX_STATUS, 0x400a004c
 2233              	.set CYREG_SCB2_UART_FLOW_CTRL, 0x400a0050
 2234              	.set CYREG_SCB2_I2C_CTRL, 0x400a0060
 2235              	.set CYREG_SCB2_I2C_STATUS, 0x400a0064
 2236              	.set CYREG_SCB2_I2C_M_CMD, 0x400a0068
 2237              	.set CYREG_SCB2_I2C_S_CMD, 0x400a006c
 2238              	.set CYREG_SCB2_I2C_CFG, 0x400a0070
 2239              	.set CYREG_SCB2_TX_CTRL, 0x400a0200
 2240              	.set CYREG_SCB2_TX_FIFO_CTRL, 0x400a0204
 2241              	.set CYREG_SCB2_TX_FIFO_STATUS, 0x400a0208
 2242              	.set CYREG_SCB2_TX_FIFO_WR, 0x400a0240
 2243              	.set CYREG_SCB2_RX_CTRL, 0x400a0300
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2244              	.set CYREG_SCB2_RX_FIFO_CTRL, 0x400a0304
 2245              	.set CYREG_SCB2_RX_FIFO_STATUS, 0x400a0308
 2246              	.set CYREG_SCB2_RX_MATCH, 0x400a0310
 2247              	.set CYREG_SCB2_RX_FIFO_RD, 0x400a0340
 2248              	.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x400a0344
 2249              	.set CYREG_SCB2_EZ_DATA0, 0x400a0400
 2250              	.set CYREG_SCB2_EZ_DATA1, 0x400a0404
 2251              	.set CYREG_SCB2_EZ_DATA2, 0x400a0408
 2252              	.set CYREG_SCB2_EZ_DATA3, 0x400a040c
 2253              	.set CYREG_SCB2_EZ_DATA4, 0x400a0410
 2254              	.set CYREG_SCB2_EZ_DATA5, 0x400a0414
 2255              	.set CYREG_SCB2_EZ_DATA6, 0x400a0418
 2256              	.set CYREG_SCB2_EZ_DATA7, 0x400a041c
 2257              	.set CYREG_SCB2_EZ_DATA8, 0x400a0420
 2258              	.set CYREG_SCB2_EZ_DATA9, 0x400a0424
 2259              	.set CYREG_SCB2_EZ_DATA10, 0x400a0428
 2260              	.set CYREG_SCB2_EZ_DATA11, 0x400a042c
 2261              	.set CYREG_SCB2_EZ_DATA12, 0x400a0430
 2262              	.set CYREG_SCB2_EZ_DATA13, 0x400a0434
 2263              	.set CYREG_SCB2_EZ_DATA14, 0x400a0438
 2264              	.set CYREG_SCB2_EZ_DATA15, 0x400a043c
 2265              	.set CYREG_SCB2_EZ_DATA16, 0x400a0440
 2266              	.set CYREG_SCB2_EZ_DATA17, 0x400a0444
 2267              	.set CYREG_SCB2_EZ_DATA18, 0x400a0448
 2268              	.set CYREG_SCB2_EZ_DATA19, 0x400a044c
 2269              	.set CYREG_SCB2_EZ_DATA20, 0x400a0450
 2270              	.set CYREG_SCB2_EZ_DATA21, 0x400a0454
 2271              	.set CYREG_SCB2_EZ_DATA22, 0x400a0458
 2272              	.set CYREG_SCB2_EZ_DATA23, 0x400a045c
 2273              	.set CYREG_SCB2_EZ_DATA24, 0x400a0460
 2274              	.set CYREG_SCB2_EZ_DATA25, 0x400a0464
 2275              	.set CYREG_SCB2_EZ_DATA26, 0x400a0468
 2276              	.set CYREG_SCB2_EZ_DATA27, 0x400a046c
 2277              	.set CYREG_SCB2_EZ_DATA28, 0x400a0470
 2278              	.set CYREG_SCB2_EZ_DATA29, 0x400a0474
 2279              	.set CYREG_SCB2_EZ_DATA30, 0x400a0478
 2280              	.set CYREG_SCB2_EZ_DATA31, 0x400a047c
 2281              	.set CYREG_SCB2_INTR_CAUSE, 0x400a0e00
 2282              	.set CYREG_SCB2_INTR_I2C_EC, 0x400a0e80
 2283              	.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x400a0e88
 2284              	.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x400a0e8c
 2285              	.set CYREG_SCB2_INTR_SPI_EC, 0x400a0ec0
 2286              	.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x400a0ec8
 2287              	.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x400a0ecc
 2288              	.set CYREG_SCB2_INTR_M, 0x400a0f00
 2289              	.set CYREG_SCB2_INTR_M_SET, 0x400a0f04
 2290              	.set CYREG_SCB2_INTR_M_MASK, 0x400a0f08
 2291              	.set CYREG_SCB2_INTR_M_MASKED, 0x400a0f0c
 2292              	.set CYREG_SCB2_INTR_S, 0x400a0f40
 2293              	.set CYREG_SCB2_INTR_S_SET, 0x400a0f44
 2294              	.set CYREG_SCB2_INTR_S_MASK, 0x400a0f48
 2295              	.set CYREG_SCB2_INTR_S_MASKED, 0x400a0f4c
 2296              	.set CYREG_SCB2_INTR_TX, 0x400a0f80
 2297              	.set CYREG_SCB2_INTR_TX_SET, 0x400a0f84
 2298              	.set CYREG_SCB2_INTR_TX_MASK, 0x400a0f88
 2299              	.set CYREG_SCB2_INTR_TX_MASKED, 0x400a0f8c
 2300              	.set CYREG_SCB2_INTR_RX, 0x400a0fc0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2301              	.set CYREG_SCB2_INTR_RX_SET, 0x400a0fc4
 2302              	.set CYREG_SCB2_INTR_RX_MASK, 0x400a0fc8
 2303              	.set CYREG_SCB2_INTR_RX_MASKED, 0x400a0fcc
 2304              	.set CYDEV_LCD_BASE, 0x400b0000
 2305              	.set CYDEV_LCD_SIZE, 0x00010000
 2306              	.set CYREG_LCD_ID, 0x400b0000
 2307              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 2308              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 2309              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 2310              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 2311              	.set CYREG_LCD_DIVIDER, 0x400b0004
 2312              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 2313              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 2314              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 2315              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 2316              	.set CYREG_LCD_CONTROL, 0x400b0008
 2317              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 2318              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 2319              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 2320              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 2321              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 2322              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 2323              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 2324              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 2325              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 2326              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 2327              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 2328              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 2329              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 2330              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 2331              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 2332              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 2333              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 2334              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 2335              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 2336              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 2337              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 2338              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 2339              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 2340              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 2341              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 2342              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 2343              	.set CYREG_LCD_DATA00, 0x400b0100
 2344              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 2345              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 2346              	.set CYREG_LCD_DATA01, 0x400b0104
 2347              	.set CYREG_LCD_DATA02, 0x400b0108
 2348              	.set CYREG_LCD_DATA03, 0x400b010c
 2349              	.set CYREG_LCD_DATA04, 0x400b0110
 2350              	.set CYREG_LCD_DATA10, 0x400b0200
 2351              	.set CYREG_LCD_DATA11, 0x400b0204
 2352              	.set CYREG_LCD_DATA12, 0x400b0208
 2353              	.set CYREG_LCD_DATA13, 0x400b020c
 2354              	.set CYREG_LCD_DATA14, 0x400b0210
 2355              	.set CYDEV_CSD_BASE, 0x400c0000
 2356              	.set CYDEV_CSD_SIZE, 0x00001000
 2357              	.set CYREG_CSD_CONFIG, 0x400c0000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2358              	.set CYFLD_CSD_FILTER_DELAY__OFFSET, 0x00000004
 2359              	.set CYFLD_CSD_FILTER_DELAY__SIZE, 0x00000003
 2360              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000008
 2361              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 2362              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 2363              	.set CYVAL_CSD_SHIELD_DELAY_D5NS, 0x00000001
 2364              	.set CYVAL_CSD_SHIELD_DELAY_D10NS, 0x00000002
 2365              	.set CYVAL_CSD_SHIELD_DELAY_D20NS, 0x00000003
 2366              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 2367              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 2368              	.set CYFLD_CSD_CHARGE_MODE__OFFSET, 0x0000000e
 2369              	.set CYFLD_CSD_CHARGE_MODE__SIZE, 0x00000001
 2370              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_OFF, 0x00000000
 2371              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_IO, 0x00000001
 2372              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 2373              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 2374              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 2375              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 2376              	.set CYFLD_CSD_CSX_DUAL_CNT__OFFSET, 0x00000013
 2377              	.set CYFLD_CSD_CSX_DUAL_CNT__SIZE, 0x00000001
 2378              	.set CYVAL_CSD_CSX_DUAL_CNT_ONE, 0x00000000
 2379              	.set CYVAL_CSD_CSX_DUAL_CNT_TWO, 0x00000001
 2380              	.set CYFLD_CSD_DSI_COUNT_SEL__OFFSET, 0x00000018
 2381              	.set CYFLD_CSD_DSI_COUNT_SEL__SIZE, 0x00000001
 2382              	.set CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT, 0x00000000
 2383              	.set CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT, 0x00000001
 2384              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000019
 2385              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 2386              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x0000001a
 2387              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 2388              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x0000001b
 2389              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 2390              	.set CYFLD_CSD_LP_MODE__OFFSET, 0x0000001e
 2391              	.set CYFLD_CSD_LP_MODE__SIZE, 0x00000001
 2392              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 2393              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 2394              	.set CYREG_CSD_SPARE, 0x400c0004
 2395              	.set CYFLD_CSD_SPARE__OFFSET, 0x00000000
 2396              	.set CYFLD_CSD_SPARE__SIZE, 0x00000004
 2397              	.set CYREG_CSD_STATUS, 0x400c0080
 2398              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 2399              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 2400              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 2401              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 2402              	.set CYFLD_CSD_HSCMP_OUT__OFFSET, 0x00000002
 2403              	.set CYFLD_CSD_HSCMP_OUT__SIZE, 0x00000001
 2404              	.set CYVAL_CSD_HSCMP_OUT_C_LT_VREF, 0x00000000
 2405              	.set CYVAL_CSD_HSCMP_OUT_C_GT_VREF, 0x00000001
 2406              	.set CYFLD_CSD_CSDCMP_OUT__OFFSET, 0x00000003
 2407              	.set CYFLD_CSD_CSDCMP_OUT__SIZE, 0x00000001
 2408              	.set CYREG_CSD_STAT_SEQ, 0x400c0084
 2409              	.set CYFLD_CSD_SEQ_STATE__OFFSET, 0x00000000
 2410              	.set CYFLD_CSD_SEQ_STATE__SIZE, 0x00000003
 2411              	.set CYFLD_CSD_ADC_STATE__OFFSET, 0x00000010
 2412              	.set CYFLD_CSD_ADC_STATE__SIZE, 0x00000003
 2413              	.set CYREG_CSD_STAT_CNTS, 0x400c0088
 2414              	.set CYFLD_CSD_NUM_CONV__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2415              	.set CYFLD_CSD_NUM_CONV__SIZE, 0x00000010
 2416              	.set CYREG_CSD_RESULT_VAL1, 0x400c00d0
 2417              	.set CYFLD_CSD_VALUE__OFFSET, 0x00000000
 2418              	.set CYFLD_CSD_VALUE__SIZE, 0x00000010
 2419              	.set CYFLD_CSD_BAD_CONVS__OFFSET, 0x00000010
 2420              	.set CYFLD_CSD_BAD_CONVS__SIZE, 0x00000008
 2421              	.set CYREG_CSD_RESULT_VAL2, 0x400c00d4
 2422              	.set CYREG_CSD_ADC_RES, 0x400c00e0
 2423              	.set CYFLD_CSD_VIN_CNT__OFFSET, 0x00000000
 2424              	.set CYFLD_CSD_VIN_CNT__SIZE, 0x00000010
 2425              	.set CYFLD_CSD_HSCMP_POL__OFFSET, 0x00000010
 2426              	.set CYFLD_CSD_HSCMP_POL__SIZE, 0x00000001
 2427              	.set CYFLD_CSD_ADC_OVERFLOW__OFFSET, 0x0000001e
 2428              	.set CYFLD_CSD_ADC_OVERFLOW__SIZE, 0x00000001
 2429              	.set CYFLD_CSD_ADC_ABORT__OFFSET, 0x0000001f
 2430              	.set CYFLD_CSD_ADC_ABORT__SIZE, 0x00000001
 2431              	.set CYREG_CSD_INTR, 0x400c00f0
 2432              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000001
 2433              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 2434              	.set CYFLD_CSD_INIT__OFFSET, 0x00000002
 2435              	.set CYFLD_CSD_INIT__SIZE, 0x00000001
 2436              	.set CYFLD_CSD_ADC_RES__OFFSET, 0x00000008
 2437              	.set CYFLD_CSD_ADC_RES__SIZE, 0x00000001
 2438              	.set CYREG_CSD_INTR_SET, 0x400c00f4
 2439              	.set CYREG_CSD_INTR_MASK, 0x400c00f8
 2440              	.set CYREG_CSD_INTR_MASKED, 0x400c00fc
 2441              	.set CYREG_CSD_HSCMP, 0x400c0180
 2442              	.set CYFLD_CSD_HSCMP_EN__OFFSET, 0x00000000
 2443              	.set CYFLD_CSD_HSCMP_EN__SIZE, 0x00000001
 2444              	.set CYVAL_CSD_HSCMP_EN_OFF, 0x00000000
 2445              	.set CYVAL_CSD_HSCMP_EN_ON, 0x00000001
 2446              	.set CYFLD_CSD_HSCMP_INVERT__OFFSET, 0x00000004
 2447              	.set CYFLD_CSD_HSCMP_INVERT__SIZE, 0x00000001
 2448              	.set CYFLD_CSD_AZ_EN__OFFSET, 0x0000001f
 2449              	.set CYFLD_CSD_AZ_EN__SIZE, 0x00000001
 2450              	.set CYREG_CSD_AMBUF, 0x400c0184
 2451              	.set CYFLD_CSD_PWR_MODE__OFFSET, 0x00000000
 2452              	.set CYFLD_CSD_PWR_MODE__SIZE, 0x00000002
 2453              	.set CYVAL_CSD_PWR_MODE_OFF, 0x00000000
 2454              	.set CYVAL_CSD_PWR_MODE_NORM, 0x00000001
 2455              	.set CYVAL_CSD_PWR_MODE_HI, 0x00000002
 2456              	.set CYREG_CSD_REFGEN, 0x400c0188
 2457              	.set CYFLD_CSD_REFGEN_EN__OFFSET, 0x00000000
 2458              	.set CYFLD_CSD_REFGEN_EN__SIZE, 0x00000001
 2459              	.set CYVAL_CSD_REFGEN_EN_OFF, 0x00000000
 2460              	.set CYVAL_CSD_REFGEN_EN_ON, 0x00000001
 2461              	.set CYFLD_CSD_BYPASS__OFFSET, 0x00000004
 2462              	.set CYFLD_CSD_BYPASS__SIZE, 0x00000001
 2463              	.set CYFLD_CSD_VDDA_EN__OFFSET, 0x00000005
 2464              	.set CYFLD_CSD_VDDA_EN__SIZE, 0x00000001
 2465              	.set CYFLD_CSD_RES_EN__OFFSET, 0x00000006
 2466              	.set CYFLD_CSD_RES_EN__SIZE, 0x00000001
 2467              	.set CYFLD_CSD_GAIN__OFFSET, 0x00000008
 2468              	.set CYFLD_CSD_GAIN__SIZE, 0x00000005
 2469              	.set CYFLD_CSD_VREFLO_SEL__OFFSET, 0x00000010
 2470              	.set CYFLD_CSD_VREFLO_SEL__SIZE, 0x00000005
 2471              	.set CYFLD_CSD_VREFLO_INT__OFFSET, 0x00000017
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2472              	.set CYFLD_CSD_VREFLO_INT__SIZE, 0x00000001
 2473              	.set CYREG_CSD_CSDCMP, 0x400c018c
 2474              	.set CYFLD_CSD_CSDCMP_EN__OFFSET, 0x00000000
 2475              	.set CYFLD_CSD_CSDCMP_EN__SIZE, 0x00000001
 2476              	.set CYVAL_CSD_CSDCMP_EN_OFF, 0x00000000
 2477              	.set CYVAL_CSD_CSDCMP_EN_ON, 0x00000001
 2478              	.set CYFLD_CSD_POLARITY_SEL__OFFSET, 0x00000004
 2479              	.set CYFLD_CSD_POLARITY_SEL__SIZE, 0x00000002
 2480              	.set CYVAL_CSD_POLARITY_SEL_IDACA_POL, 0x00000000
 2481              	.set CYVAL_CSD_POLARITY_SEL_IDACB_POL, 0x00000001
 2482              	.set CYVAL_CSD_POLARITY_SEL_DUAL_POL, 0x00000002
 2483              	.set CYFLD_CSD_CMP_PHASE__OFFSET, 0x00000008
 2484              	.set CYFLD_CSD_CMP_PHASE__SIZE, 0x00000002
 2485              	.set CYVAL_CSD_CMP_PHASE_FULL, 0x00000000
 2486              	.set CYVAL_CSD_CMP_PHASE_PHI1, 0x00000001
 2487              	.set CYVAL_CSD_CMP_PHASE_PHI2, 0x00000002
 2488              	.set CYVAL_CSD_CMP_PHASE_PHI1_2, 0x00000003
 2489              	.set CYFLD_CSD_CMP_MODE__OFFSET, 0x0000001c
 2490              	.set CYFLD_CSD_CMP_MODE__SIZE, 0x00000001
 2491              	.set CYVAL_CSD_CMP_MODE_CSD, 0x00000000
 2492              	.set CYVAL_CSD_CMP_MODE_GP, 0x00000001
 2493              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001d
 2494              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 2495              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 2496              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 2497              	.set CYREG_CSD_IDACA, 0x400c01c0
 2498              	.set CYFLD_CSD_VAL__OFFSET, 0x00000000
 2499              	.set CYFLD_CSD_VAL__SIZE, 0x00000007
 2500              	.set CYFLD_CSD_POL_DYN__OFFSET, 0x00000007
 2501              	.set CYFLD_CSD_POL_DYN__SIZE, 0x00000001
 2502              	.set CYVAL_CSD_POL_DYN_STATIC, 0x00000000
 2503              	.set CYVAL_CSD_POL_DYN_DYNAMIC, 0x00000001
 2504              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000008
 2505              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000002
 2506              	.set CYVAL_CSD_POLARITY_VSSA_SRC, 0x00000000
 2507              	.set CYVAL_CSD_POLARITY_VDDA_SNK, 0x00000001
 2508              	.set CYVAL_CSD_POLARITY_SENSE, 0x00000002
 2509              	.set CYVAL_CSD_POLARITY_SENSE_INV, 0x00000003
 2510              	.set CYFLD_CSD_BAL_MODE__OFFSET, 0x0000000a
 2511              	.set CYFLD_CSD_BAL_MODE__SIZE, 0x00000002
 2512              	.set CYVAL_CSD_BAL_MODE_FULL, 0x00000000
 2513              	.set CYVAL_CSD_BAL_MODE_PHI1, 0x00000001
 2514              	.set CYVAL_CSD_BAL_MODE_PHI2, 0x00000002
 2515              	.set CYVAL_CSD_BAL_MODE_PHI1_2, 0x00000003
 2516              	.set CYFLD_CSD_LEG1_MODE__OFFSET, 0x00000010
 2517              	.set CYFLD_CSD_LEG1_MODE__SIZE, 0x00000002
 2518              	.set CYVAL_CSD_LEG1_MODE_GP_STATIC, 0x00000000
 2519              	.set CYVAL_CSD_LEG1_MODE_GP, 0x00000001
 2520              	.set CYVAL_CSD_LEG1_MODE_CSD_STATIC, 0x00000002
 2521              	.set CYVAL_CSD_LEG1_MODE_CSD, 0x00000003
 2522              	.set CYFLD_CSD_LEG2_MODE__OFFSET, 0x00000012
 2523              	.set CYFLD_CSD_LEG2_MODE__SIZE, 0x00000002
 2524              	.set CYVAL_CSD_LEG2_MODE_GP_STATIC, 0x00000000
 2525              	.set CYVAL_CSD_LEG2_MODE_GP, 0x00000001
 2526              	.set CYVAL_CSD_LEG2_MODE_CSD_STATIC, 0x00000002
 2527              	.set CYVAL_CSD_LEG2_MODE_CSD, 0x00000003
 2528              	.set CYFLD_CSD_DSI_CTRL_EN__OFFSET, 0x00000015
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2529              	.set CYFLD_CSD_DSI_CTRL_EN__SIZE, 0x00000001
 2530              	.set CYFLD_CSD_RANGE__OFFSET, 0x00000016
 2531              	.set CYFLD_CSD_RANGE__SIZE, 0x00000002
 2532              	.set CYVAL_CSD_RANGE_IDAC_LO, 0x00000000
 2533              	.set CYVAL_CSD_RANGE_IDAC_MED, 0x00000001
 2534              	.set CYVAL_CSD_RANGE_IDAC_HI, 0x00000002
 2535              	.set CYFLD_CSD_LEG1_EN__OFFSET, 0x00000018
 2536              	.set CYFLD_CSD_LEG1_EN__SIZE, 0x00000001
 2537              	.set CYFLD_CSD_LEG2_EN__OFFSET, 0x00000019
 2538              	.set CYFLD_CSD_LEG2_EN__SIZE, 0x00000001
 2539              	.set CYREG_CSD_IDACB, 0x400c01c4
 2540              	.set CYFLD_CSD_LEG3_EN__OFFSET, 0x0000001a
 2541              	.set CYFLD_CSD_LEG3_EN__SIZE, 0x00000001
 2542              	.set CYREG_CSD_SW_RES, 0x400c01f0
 2543              	.set CYFLD_CSD_RES_HCAV__OFFSET, 0x00000000
 2544              	.set CYFLD_CSD_RES_HCAV__SIZE, 0x00000002
 2545              	.set CYVAL_CSD_RES_HCAV_LOW, 0x00000000
 2546              	.set CYVAL_CSD_RES_HCAV_MED, 0x00000001
 2547              	.set CYVAL_CSD_RES_HCAV_HIGH, 0x00000002
 2548              	.set CYVAL_CSD_RES_HCAV_LOWEMI, 0x00000003
 2549              	.set CYFLD_CSD_RES_HCAG__OFFSET, 0x00000002
 2550              	.set CYFLD_CSD_RES_HCAG__SIZE, 0x00000002
 2551              	.set CYFLD_CSD_RES_HCBV__OFFSET, 0x00000004
 2552              	.set CYFLD_CSD_RES_HCBV__SIZE, 0x00000002
 2553              	.set CYFLD_CSD_RES_HCBG__OFFSET, 0x00000006
 2554              	.set CYFLD_CSD_RES_HCBG__SIZE, 0x00000002
 2555              	.set CYFLD_CSD_RES_F1PM__OFFSET, 0x00000010
 2556              	.set CYFLD_CSD_RES_F1PM__SIZE, 0x00000002
 2557              	.set CYVAL_CSD_RES_F1PM_LOW, 0x00000000
 2558              	.set CYVAL_CSD_RES_F1PM_MED, 0x00000001
 2559              	.set CYVAL_CSD_RES_F1PM_HIGH, 0x00000002
 2560              	.set CYVAL_CSD_RES_F1PM_RESERVED, 0x00000003
 2561              	.set CYFLD_CSD_RES_F2PT__OFFSET, 0x00000012
 2562              	.set CYFLD_CSD_RES_F2PT__SIZE, 0x00000002
 2563              	.set CYREG_CSD_SENSE_PERIOD, 0x400c0200
 2564              	.set CYFLD_CSD_SENSE_DIV__OFFSET, 0x00000000
 2565              	.set CYFLD_CSD_SENSE_DIV__SIZE, 0x0000000c
 2566              	.set CYFLD_CSD_LFSR_SIZE__OFFSET, 0x00000010
 2567              	.set CYFLD_CSD_LFSR_SIZE__SIZE, 0x00000003
 2568              	.set CYVAL_CSD_LFSR_SIZE_OFF, 0x00000000
 2569              	.set CYVAL_CSD_LFSR_SIZE_6B, 0x00000001
 2570              	.set CYVAL_CSD_LFSR_SIZE_7B, 0x00000002
 2571              	.set CYVAL_CSD_LFSR_SIZE_9B, 0x00000003
 2572              	.set CYVAL_CSD_LFSR_SIZE_10B, 0x00000004
 2573              	.set CYVAL_CSD_LFSR_SIZE_8B, 0x00000005
 2574              	.set CYVAL_CSD_LFSR_SIZE_12B, 0x00000006
 2575              	.set CYFLD_CSD_LFSR_SCALE__OFFSET, 0x00000014
 2576              	.set CYFLD_CSD_LFSR_SCALE__SIZE, 0x00000004
 2577              	.set CYFLD_CSD_LFSR_CLEAR__OFFSET, 0x00000018
 2578              	.set CYFLD_CSD_LFSR_CLEAR__SIZE, 0x00000001
 2579              	.set CYFLD_CSD_SEL_LFSR_MSB__OFFSET, 0x00000019
 2580              	.set CYFLD_CSD_SEL_LFSR_MSB__SIZE, 0x00000001
 2581              	.set CYREG_CSD_SENSE_DUTY, 0x400c0204
 2582              	.set CYFLD_CSD_SENSE_WIDTH__OFFSET, 0x00000000
 2583              	.set CYFLD_CSD_SENSE_WIDTH__SIZE, 0x0000000c
 2584              	.set CYFLD_CSD_SENSE_POL__OFFSET, 0x00000010
 2585              	.set CYFLD_CSD_SENSE_POL__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2586              	.set CYFLD_CSD_OVERLAP_PHI1__OFFSET, 0x00000012
 2587              	.set CYFLD_CSD_OVERLAP_PHI1__SIZE, 0x00000001
 2588              	.set CYFLD_CSD_OVERLAP_PHI2__OFFSET, 0x00000013
 2589              	.set CYFLD_CSD_OVERLAP_PHI2__SIZE, 0x00000001
 2590              	.set CYREG_CSD_SW_HS_P_SEL, 0x400c0280
 2591              	.set CYFLD_CSD_SW_HMPM__OFFSET, 0x00000000
 2592              	.set CYFLD_CSD_SW_HMPM__SIZE, 0x00000001
 2593              	.set CYFLD_CSD_SW_HMPT__OFFSET, 0x00000004
 2594              	.set CYFLD_CSD_SW_HMPT__SIZE, 0x00000001
 2595              	.set CYFLD_CSD_SW_HMPS__OFFSET, 0x00000008
 2596              	.set CYFLD_CSD_SW_HMPS__SIZE, 0x00000001
 2597              	.set CYFLD_CSD_SW_HMMA__OFFSET, 0x0000000c
 2598              	.set CYFLD_CSD_SW_HMMA__SIZE, 0x00000001
 2599              	.set CYFLD_CSD_SW_HMMB__OFFSET, 0x00000010
 2600              	.set CYFLD_CSD_SW_HMMB__SIZE, 0x00000001
 2601              	.set CYFLD_CSD_SW_HMCA__OFFSET, 0x00000014
 2602              	.set CYFLD_CSD_SW_HMCA__SIZE, 0x00000001
 2603              	.set CYFLD_CSD_SW_HMCB__OFFSET, 0x00000018
 2604              	.set CYFLD_CSD_SW_HMCB__SIZE, 0x00000001
 2605              	.set CYFLD_CSD_SW_HMRH__OFFSET, 0x0000001c
 2606              	.set CYFLD_CSD_SW_HMRH__SIZE, 0x00000001
 2607              	.set CYREG_CSD_SW_HS_N_SEL, 0x400c0284
 2608              	.set CYFLD_CSD_SW_HCCC__OFFSET, 0x00000010
 2609              	.set CYFLD_CSD_SW_HCCC__SIZE, 0x00000001
 2610              	.set CYFLD_CSD_SW_HCCD__OFFSET, 0x00000014
 2611              	.set CYFLD_CSD_SW_HCCD__SIZE, 0x00000001
 2612              	.set CYFLD_CSD_SW_HCRH__OFFSET, 0x00000018
 2613              	.set CYFLD_CSD_SW_HCRH__SIZE, 0x00000003
 2614              	.set CYFLD_CSD_SW_HCRL__OFFSET, 0x0000001c
 2615              	.set CYFLD_CSD_SW_HCRL__SIZE, 0x00000003
 2616              	.set CYREG_CSD_SW_SHIELD_SEL, 0x400c0288
 2617              	.set CYFLD_CSD_SW_HCAV__OFFSET, 0x00000000
 2618              	.set CYFLD_CSD_SW_HCAV__SIZE, 0x00000003
 2619              	.set CYFLD_CSD_SW_HCAG__OFFSET, 0x00000004
 2620              	.set CYFLD_CSD_SW_HCAG__SIZE, 0x00000003
 2621              	.set CYFLD_CSD_SW_HCBV__OFFSET, 0x00000008
 2622              	.set CYFLD_CSD_SW_HCBV__SIZE, 0x00000003
 2623              	.set CYFLD_CSD_SW_HCBG__OFFSET, 0x0000000c
 2624              	.set CYFLD_CSD_SW_HCBG__SIZE, 0x00000003
 2625              	.set CYFLD_CSD_SW_HCCV__OFFSET, 0x00000010
 2626              	.set CYFLD_CSD_SW_HCCV__SIZE, 0x00000001
 2627              	.set CYFLD_CSD_SW_HCCG__OFFSET, 0x00000014
 2628              	.set CYFLD_CSD_SW_HCCG__SIZE, 0x00000001
 2629              	.set CYREG_CSD_SW_AMUXBUF_SEL, 0x400c0290
 2630              	.set CYFLD_CSD_SW_IRBY__OFFSET, 0x00000004
 2631              	.set CYFLD_CSD_SW_IRBY__SIZE, 0x00000001
 2632              	.set CYFLD_CSD_SW_IRLB__OFFSET, 0x00000008
 2633              	.set CYFLD_CSD_SW_IRLB__SIZE, 0x00000001
 2634              	.set CYFLD_CSD_SW_ICA__OFFSET, 0x0000000c
 2635              	.set CYFLD_CSD_SW_ICA__SIZE, 0x00000001
 2636              	.set CYFLD_CSD_SW_ICB__OFFSET, 0x00000010
 2637              	.set CYFLD_CSD_SW_ICB__SIZE, 0x00000003
 2638              	.set CYFLD_CSD_SW_IRLI__OFFSET, 0x00000014
 2639              	.set CYFLD_CSD_SW_IRLI__SIZE, 0x00000001
 2640              	.set CYFLD_CSD_SW_IRH__OFFSET, 0x00000018
 2641              	.set CYFLD_CSD_SW_IRH__SIZE, 0x00000001
 2642              	.set CYFLD_CSD_SW_IRL__OFFSET, 0x0000001c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2643              	.set CYFLD_CSD_SW_IRL__SIZE, 0x00000001
 2644              	.set CYREG_CSD_SW_BYP_SEL, 0x400c0294
 2645              	.set CYFLD_CSD_SW_BYA__OFFSET, 0x0000000c
 2646              	.set CYFLD_CSD_SW_BYA__SIZE, 0x00000001
 2647              	.set CYFLD_CSD_SW_BYB__OFFSET, 0x00000010
 2648              	.set CYFLD_CSD_SW_BYB__SIZE, 0x00000001
 2649              	.set CYFLD_CSD_SW_CBCC__OFFSET, 0x00000014
 2650              	.set CYFLD_CSD_SW_CBCC__SIZE, 0x00000001
 2651              	.set CYREG_CSD_SW_CMP_P_SEL, 0x400c02a0
 2652              	.set CYFLD_CSD_SW_SFPM__OFFSET, 0x00000000
 2653              	.set CYFLD_CSD_SW_SFPM__SIZE, 0x00000003
 2654              	.set CYFLD_CSD_SW_SFPT__OFFSET, 0x00000004
 2655              	.set CYFLD_CSD_SW_SFPT__SIZE, 0x00000003
 2656              	.set CYFLD_CSD_SW_SFPS__OFFSET, 0x00000008
 2657              	.set CYFLD_CSD_SW_SFPS__SIZE, 0x00000003
 2658              	.set CYFLD_CSD_SW_SFMA__OFFSET, 0x0000000c
 2659              	.set CYFLD_CSD_SW_SFMA__SIZE, 0x00000001
 2660              	.set CYFLD_CSD_SW_SFMB__OFFSET, 0x00000010
 2661              	.set CYFLD_CSD_SW_SFMB__SIZE, 0x00000001
 2662              	.set CYFLD_CSD_SW_SFCA__OFFSET, 0x00000014
 2663              	.set CYFLD_CSD_SW_SFCA__SIZE, 0x00000001
 2664              	.set CYFLD_CSD_SW_SFCB__OFFSET, 0x00000018
 2665              	.set CYFLD_CSD_SW_SFCB__SIZE, 0x00000001
 2666              	.set CYREG_CSD_SW_CMP_N_SEL, 0x400c02a4
 2667              	.set CYFLD_CSD_SW_SCRH__OFFSET, 0x00000018
 2668              	.set CYFLD_CSD_SW_SCRH__SIZE, 0x00000003
 2669              	.set CYFLD_CSD_SW_SCRL__OFFSET, 0x0000001c
 2670              	.set CYFLD_CSD_SW_SCRL__SIZE, 0x00000003
 2671              	.set CYREG_CSD_SW_REFGEN_SEL, 0x400c02a8
 2672              	.set CYFLD_CSD_SW_IAIB__OFFSET, 0x00000000
 2673              	.set CYFLD_CSD_SW_IAIB__SIZE, 0x00000001
 2674              	.set CYFLD_CSD_SW_IBCB__OFFSET, 0x00000004
 2675              	.set CYFLD_CSD_SW_IBCB__SIZE, 0x00000001
 2676              	.set CYFLD_CSD_SW_SGMB__OFFSET, 0x00000010
 2677              	.set CYFLD_CSD_SW_SGMB__SIZE, 0x00000001
 2678              	.set CYFLD_CSD_SW_SGRE__OFFSET, 0x00000018
 2679              	.set CYFLD_CSD_SW_SGRE__SIZE, 0x00000001
 2680              	.set CYFLD_CSD_SW_SGR__OFFSET, 0x0000001c
 2681              	.set CYFLD_CSD_SW_SGR__SIZE, 0x00000001
 2682              	.set CYREG_CSD_SW_FW_MOD_SEL, 0x400c02b0
 2683              	.set CYFLD_CSD_SW_F1PM__OFFSET, 0x00000000
 2684              	.set CYFLD_CSD_SW_F1PM__SIZE, 0x00000001
 2685              	.set CYFLD_CSD_SW_F1MA__OFFSET, 0x00000008
 2686              	.set CYFLD_CSD_SW_F1MA__SIZE, 0x00000003
 2687              	.set CYFLD_CSD_SW_F1CA__OFFSET, 0x00000010
 2688              	.set CYFLD_CSD_SW_F1CA__SIZE, 0x00000003
 2689              	.set CYFLD_CSD_SW_C1CC__OFFSET, 0x00000014
 2690              	.set CYFLD_CSD_SW_C1CC__SIZE, 0x00000001
 2691              	.set CYFLD_CSD_SW_C1CD__OFFSET, 0x00000018
 2692              	.set CYFLD_CSD_SW_C1CD__SIZE, 0x00000001
 2693              	.set CYFLD_CSD_SW_C1F1__OFFSET, 0x0000001c
 2694              	.set CYFLD_CSD_SW_C1F1__SIZE, 0x00000001
 2695              	.set CYREG_CSD_SW_FW_TANK_SEL, 0x400c02b4
 2696              	.set CYFLD_CSD_SW_F2PT__OFFSET, 0x00000004
 2697              	.set CYFLD_CSD_SW_F2PT__SIZE, 0x00000001
 2698              	.set CYFLD_CSD_SW_F2MA__OFFSET, 0x00000008
 2699              	.set CYFLD_CSD_SW_F2MA__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2700              	.set CYFLD_CSD_SW_F2CA__OFFSET, 0x0000000c
 2701              	.set CYFLD_CSD_SW_F2CA__SIZE, 0x00000003
 2702              	.set CYFLD_CSD_SW_F2CB__OFFSET, 0x00000010
 2703              	.set CYFLD_CSD_SW_F2CB__SIZE, 0x00000003
 2704              	.set CYFLD_CSD_SW_C2CC__OFFSET, 0x00000014
 2705              	.set CYFLD_CSD_SW_C2CC__SIZE, 0x00000001
 2706              	.set CYFLD_CSD_SW_C2CD__OFFSET, 0x00000018
 2707              	.set CYFLD_CSD_SW_C2CD__SIZE, 0x00000001
 2708              	.set CYFLD_CSD_SW_C2F2__OFFSET, 0x0000001c
 2709              	.set CYFLD_CSD_SW_C2F2__SIZE, 0x00000001
 2710              	.set CYREG_CSD_SW_DSI_SEL, 0x400c02c0
 2711              	.set CYFLD_CSD_DSI_CSH_TANK__OFFSET, 0x00000000
 2712              	.set CYFLD_CSD_DSI_CSH_TANK__SIZE, 0x00000003
 2713              	.set CYFLD_CSD_DSI_CMOD__OFFSET, 0x00000004
 2714              	.set CYFLD_CSD_DSI_CMOD__SIZE, 0x00000003
 2715              	.set CYREG_CSD_SEQ_TIME, 0x400c0300
 2716              	.set CYFLD_CSD_AZ_TIME__OFFSET, 0x00000000
 2717              	.set CYFLD_CSD_AZ_TIME__SIZE, 0x00000008
 2718              	.set CYREG_CSD_SEQ_INIT_CNT, 0x400c0310
 2719              	.set CYFLD_CSD_CONV_CNT__OFFSET, 0x00000000
 2720              	.set CYFLD_CSD_CONV_CNT__SIZE, 0x00000010
 2721              	.set CYREG_CSD_SEQ_NORM_CNT, 0x400c0314
 2722              	.set CYREG_CSD_ADC_CTL, 0x400c0320
 2723              	.set CYFLD_CSD_ADC_TIME__OFFSET, 0x00000000
 2724              	.set CYFLD_CSD_ADC_TIME__SIZE, 0x00000008
 2725              	.set CYFLD_CSD_ADC_MODE__OFFSET, 0x00000010
 2726              	.set CYFLD_CSD_ADC_MODE__SIZE, 0x00000002
 2727              	.set CYVAL_CSD_ADC_MODE_OFF, 0x00000000
 2728              	.set CYVAL_CSD_ADC_MODE_VREF_CNT, 0x00000001
 2729              	.set CYVAL_CSD_ADC_MODE_VREF_BY2_CNT, 0x00000002
 2730              	.set CYVAL_CSD_ADC_MODE_VIN_CNT, 0x00000003
 2731              	.set CYREG_CSD_SEQ_START, 0x400c0340
 2732              	.set CYFLD_CSD_START__OFFSET, 0x00000000
 2733              	.set CYFLD_CSD_START__SIZE, 0x00000001
 2734              	.set CYFLD_CSD_SEQ_MODE__OFFSET, 0x00000001
 2735              	.set CYFLD_CSD_SEQ_MODE__SIZE, 0x00000001
 2736              	.set CYFLD_CSD_ABORT__OFFSET, 0x00000003
 2737              	.set CYFLD_CSD_ABORT__SIZE, 0x00000001
 2738              	.set CYFLD_CSD_DSI_START_EN__OFFSET, 0x00000004
 2739              	.set CYFLD_CSD_DSI_START_EN__SIZE, 0x00000001
 2740              	.set CYFLD_CSD_AZ0_SKIP__OFFSET, 0x00000008
 2741              	.set CYFLD_CSD_AZ0_SKIP__SIZE, 0x00000001
 2742              	.set CYFLD_CSD_AZ1_SKIP__OFFSET, 0x00000009
 2743              	.set CYFLD_CSD_AZ1_SKIP__SIZE, 0x00000001
 2744              	.set CYREG_CSD_TRIM_CTRL, 0x400c0f00
 2745              	.set CYFLD_CSD_DELAY_TRIM__OFFSET, 0x00000000
 2746              	.set CYFLD_CSD_DELAY_TRIM__SIZE, 0x00000002
 2747              	.set CYFLD_CSD_DELAY_HYS__OFFSET, 0x00000004
 2748              	.set CYFLD_CSD_DELAY_HYS__SIZE, 0x00000002
 2749              	.set CYDEV_LPCOMP_BASE, 0x400d0000
 2750              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 2751              	.set CYREG_LPCOMP_ID, 0x400d0000
 2752              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 2753              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 2754              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 2755              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 2756              	.set CYREG_LPCOMP_CONFIG, 0x400d0004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2757              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 2758              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 2759              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 2760              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 2761              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 2762              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 2763              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 2764              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 2765              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 2766              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 2767              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 2768              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 2769              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 2770              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 2771              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 2772              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 2773              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 2774              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 2775              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 2776              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 2777              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 2778              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 2779              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 2780              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 2781              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 2782              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 2783              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 2784              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 2785              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 2786              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 2787              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 2788              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 2789              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 2790              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 2791              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 2792              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 2793              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 2794              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 2795              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 2796              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 2797              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 2798              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 2799              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 2800              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 2801              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 2802              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 2803              	.set CYREG_LPCOMP_DFT, 0x400d0008
 2804              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 2805              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 2806              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 2807              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 2808              	.set CYREG_LPCOMP_INTR, 0x400d0010
 2809              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 2810              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 2811              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 2812              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 2813              	.set CYREG_LPCOMP_INTR_SET, 0x400d0014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2814              	.set CYREG_LPCOMP_INTR_MASK, 0x400d0018
 2815              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 2816              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 2817              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
 2818              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 2819              	.set CYREG_LPCOMP_INTR_MASKED, 0x400d001c
 2820              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 2821              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 2822              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 2823              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 2824              	.set CYREG_LPCOMP_TRIM1, 0x400dff00
 2825              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 2826              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 2827              	.set CYREG_LPCOMP_TRIM2, 0x400dff04
 2828              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 2829              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 2830              	.set CYREG_LPCOMP_TRIM3, 0x400dff08
 2831              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 2832              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 2833              	.set CYREG_LPCOMP_TRIM4, 0x400dff0c
 2834              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 2835              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 2836              	.set CYDEV_CPUSS_BASE, 0x40100000
 2837              	.set CYDEV_CPUSS_SIZE, 0x00001000
 2838              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 2839              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 2840              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 2841              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 2842              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 2843              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 2844              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 2845              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 2846              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 2847              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 2848              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 2849              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 2850              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 2851              	.set CYREG_CPUSS_SYSARG, 0x40100008
 2852              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 2853              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 2854              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 2855              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 2856              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 2857              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 2858              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 2859              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 2860              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 2861              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 2862              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 2863              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 2864              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 2865              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 2866              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 2867              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 2868              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 2869              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
 2870              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2871              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 2872              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 2873              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 2874              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 2875              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 2876              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 2877              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 2878              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 2879              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 2880              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 2881              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 2882              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 2883              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 2884              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 2885              	.set CYDEV_SPCIF_BASE, 0x40110000
 2886              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2887              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 2888              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 2889              	.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
 2890              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
 2891              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
 2892              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 2893              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 2894              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 2895              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 2896              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 2897              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 2898              	.set CYREG_SPCIF_INTR, 0x401107f0
 2899              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 2900              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 2901              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 2902              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 2903              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 2904              	.set CYDEV_CTBM0_BASE, 0x40300000
 2905              	.set CYDEV_CTBM0_SIZE, 0x00010000
 2906              	.set CYREG_CTBM0_CTB_CTRL, 0x40300000
 2907              	.set CYFLD_CTBM_DEEPSLEEP_ON__OFFSET, 0x0000001e
 2908              	.set CYFLD_CTBM_DEEPSLEEP_ON__SIZE, 0x00000001
 2909              	.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
 2910              	.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
 2911              	.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
 2912              	.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
 2913              	.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
 2914              	.set CYVAL_CTBM_OA0_PWR_MODE_OFF, 0x00000000
 2915              	.set CYVAL_CTBM_OA0_PWR_MODE_LOW, 0x00000001
 2916              	.set CYVAL_CTBM_OA0_PWR_MODE_MEDIUM, 0x00000002
 2917              	.set CYVAL_CTBM_OA0_PWR_MODE_HIGH, 0x00000003
 2918              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 2919              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 2920              	.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
 2921              	.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
 2922              	.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
 2923              	.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
 2924              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 2925              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
 2926              	.set CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET, 0x00000007
 2927              	.set CYFLD_CTBM_OA0_DSI_LEVEL__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2928              	.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
 2929              	.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
 2930              	.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
 2931              	.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
 2932              	.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
 2933              	.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
 2934              	.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
 2935              	.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
 2936              	.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
 2937              	.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
 2938              	.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
 2939              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 2940              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 2941              	.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
 2942              	.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
 2943              	.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
 2944              	.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
 2945              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 2946              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
 2947              	.set CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET, 0x00000007
 2948              	.set CYFLD_CTBM_OA1_DSI_LEVEL__SIZE, 0x00000001
 2949              	.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
 2950              	.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
 2951              	.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
 2952              	.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
 2953              	.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
 2954              	.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
 2955              	.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
 2956              	.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
 2957              	.set CYREG_CTBM0_COMP_STAT, 0x4030000c
 2958              	.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
 2959              	.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
 2960              	.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
 2961              	.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
 2962              	.set CYREG_CTBM0_INTR, 0x40300020
 2963              	.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
 2964              	.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
 2965              	.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
 2966              	.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
 2967              	.set CYREG_CTBM0_INTR_SET, 0x40300024
 2968              	.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
 2969              	.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
 2970              	.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
 2971              	.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
 2972              	.set CYREG_CTBM0_INTR_MASK, 0x40300028
 2973              	.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
 2974              	.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
 2975              	.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
 2976              	.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
 2977              	.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
 2978              	.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
 2979              	.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
 2980              	.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
 2981              	.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
 2982              	.set CYREG_CTBM0_DFT_CTRL, 0x40300030
 2983              	.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
 2984              	.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 2985              	.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
 2986              	.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
 2987              	.set CYREG_CTBM0_OA0_SW, 0x40300080
 2988              	.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
 2989              	.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
 2990              	.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
 2991              	.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
 2992              	.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
 2993              	.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
 2994              	.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
 2995              	.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
 2996              	.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
 2997              	.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
 2998              	.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
 2999              	.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
 3000              	.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
 3001              	.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
 3002              	.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
 3003              	.set CYREG_CTBM0_OA1_SW, 0x40300088
 3004              	.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
 3005              	.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
 3006              	.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
 3007              	.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
 3008              	.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
 3009              	.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
 3010              	.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
 3011              	.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
 3012              	.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
 3013              	.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
 3014              	.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
 3015              	.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
 3016              	.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
 3017              	.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
 3018              	.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
 3019              	.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
 3020              	.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
 3021              	.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
 3022              	.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
 3023              	.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
 3024              	.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
 3025              	.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
 3026              	.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
 3027              	.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
 3028              	.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
 3029              	.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
 3030              	.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
 3031              	.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
 3032              	.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
 3033              	.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
 3034              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 3035              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
 3036              	.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 3037              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 3038              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 3039              	.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
 3040              	.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
 3041              	.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3042              	.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
 3043              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 3044              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
 3045              	.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 3046              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 3047              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 3048              	.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
 3049              	.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
 3050              	.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
 3051              	.set CYDEV_SAR_BASE, 0x403a0000
 3052              	.set CYDEV_SAR_SIZE, 0x00010000
 3053              	.set CYREG_SAR_CTRL, 0x403a0000
 3054              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 3055              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 3056              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 3057              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 3058              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 3059              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 3060              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 3061              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
 3062              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 3063              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 3064              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 3065              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 3066              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 3067              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 3068              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 3069              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 3070              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 3071              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 3072              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 3073              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 3074              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
 3075              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 3076              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 3077              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
 3078              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 3079              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 3080              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 3081              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 3082              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 3083              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 3084              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 3085              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 3086              	.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
 3087              	.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
 3088              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 3089              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 3090              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
 3091              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 3092              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 3093              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 3094              	.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
 3095              	.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
 3096              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 3097              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 3098              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3099              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 3100              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 3101              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 3102              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 3103              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 3104              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 3105              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
 3106              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 3107              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 3108              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 3109              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 3110              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 3111              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 3112              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 3113              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 3114              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 3115              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 3116              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
 3117              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 3118              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 3119              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 3120              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 3121              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 3122              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 3123              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 3124              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 3125              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 3126              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 3127              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 3128              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 3129              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 3130              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 3131              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
 3132              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 3133              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 3134              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 3135              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 3136              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 3137              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 3138              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 3139              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 3140              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 3141              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 3142              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 3143              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 3144              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 3145              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 3146              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 3147              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
 3148              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 3149              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 3150              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 3151              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 3152              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 3153              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 3154              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 3155              	.set CYREG_SAR_CHAN_EN, 0x403a0020
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3156              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 3157              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 3158              	.set CYREG_SAR_START_CTRL, 0x403a0024
 3159              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 3160              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 3161              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 3162              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
 3163              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 3164              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 3165              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 3166              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 3167              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 3168              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 3169              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 3170              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 3171              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 3172              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 3173              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 3174              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 3175              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 3176              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 3177              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 3178              	.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
 3179              	.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
 3180              	.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
 3181              	.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
 3182              	.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
 3183              	.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
 3184              	.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
 3185              	.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
 3186              	.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
 3187              	.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
 3188              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2, 0x00000005
 3189              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 3190              	.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
 3191              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 3192              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 3193              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 3194              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 3195              	.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
 3196              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
 3197              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 3198              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 3199              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 3200              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 3201              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 3202              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
 3203              	.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
 3204              	.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
 3205              	.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
 3206              	.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
 3207              	.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
 3208              	.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
 3209              	.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
 3210              	.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
 3211              	.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
 3212              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3213              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 3214              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 3215              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
 3216              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 3217              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 3218              	.set CYREG_SAR_CHAN_WORK0, 0x403a0100
 3219              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
 3220              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 3221              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
 3222              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
 3223              	.set CYREG_SAR_CHAN_WORK1, 0x403a0104
 3224              	.set CYREG_SAR_CHAN_WORK2, 0x403a0108
 3225              	.set CYREG_SAR_CHAN_WORK3, 0x403a010c
 3226              	.set CYREG_SAR_CHAN_WORK4, 0x403a0110
 3227              	.set CYREG_SAR_CHAN_WORK5, 0x403a0114
 3228              	.set CYREG_SAR_CHAN_WORK6, 0x403a0118
 3229              	.set CYREG_SAR_CHAN_WORK7, 0x403a011c
 3230              	.set CYREG_SAR_CHAN_WORK8, 0x403a0120
 3231              	.set CYREG_SAR_CHAN_WORK9, 0x403a0124
 3232              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 3233              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 3234              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 3235              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 3236              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 3237              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 3238              	.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
 3239              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 3240              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 3241              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 3242              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 3243              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 3244              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 3245              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
 3246              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
 3247              	.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
 3248              	.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
 3249              	.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
 3250              	.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
 3251              	.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
 3252              	.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
 3253              	.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
 3254              	.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
 3255              	.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
 3256              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 3257              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 3258              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 3259              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 3260              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 3261              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
 3262              	.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
 3263              	.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
 3264              	.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
 3265              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
 3266              	.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
 3267              	.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
 3268              	.set CYREG_SAR_STATUS, 0x403a0208
 3269              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3270              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 3271              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 3272              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 3273              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 3274              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 3275              	.set CYREG_SAR_AVG_STAT, 0x403a020c
 3276              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
 3277              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
 3278              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 3279              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 3280              	.set CYREG_SAR_INTR, 0x403a0210
 3281              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 3282              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 3283              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 3284              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 3285              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 3286              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 3287              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 3288              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 3289              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 3290              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 3291              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 3292              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 3293              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 3294              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 3295              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 3296              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 3297              	.set CYREG_SAR_INTR_SET, 0x403a0214
 3298              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 3299              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 3300              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 3301              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 3302              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
 3303              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 3304              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 3305              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 3306              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 3307              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 3308              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 3309              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 3310              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 3311              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 3312              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 3313              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 3314              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 3315              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 3316              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 3317              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 3318              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
 3319              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 3320              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 3321              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 3322              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 3323              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 3324              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 3325              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 3326              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3327              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 3328              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 3329              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 3330              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 3331              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 3332              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 3333              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
 3334              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
 3335              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 3336              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 3337              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 3338              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 3339              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 3340              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 3341              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 3342              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 3343              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 3344              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 3345              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 3346              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 3347              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 3348              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 3349              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 3350              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 3351              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 3352              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 3353              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 3354              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 3355              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 3356              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 3357              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 3358              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 3359              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
 3360              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 3361              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 3362              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 3363              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 3364              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 3365              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 3366              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 3367              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 3368              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 3369              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 3370              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 3371              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 3372              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 3373              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 3374              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 3375              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
 3376              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 3377              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 3378              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 3379              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 3380              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 3381              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 3382              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 3383              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3384              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 3385              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 3386              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 3387              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 3388              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 3389              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 3390              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
 3391              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
 3392              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 3393              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 3394              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 3395              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 3396              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 3397              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 3398              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 3399              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 3400              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 3401              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 3402              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 3403              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 3404              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 3405              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 3406              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 3407              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 3408              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 3409              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 3410              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 3411              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 3412              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 3413              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 3414              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 3415              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 3416              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
 3417              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 3418              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 3419              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 3420              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 3421              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 3422              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 3423              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 3424              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 3425              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 3426              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 3427              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 3428              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 3429              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 3430              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 3431              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 3432              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
 3433              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 3434              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 3435              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 3436              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 3437              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 3438              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 3439              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 3440              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3441              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 3442              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 3443              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 3444              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 3445              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 3446              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 3447              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
 3448              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
 3449              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 3450              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 3451              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 3452              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 3453              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 3454              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 3455              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 3456              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 3457              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 3458              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 3459              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 3460              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 3461              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 3462              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 3463              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 3464              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 3465              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 3466              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 3467              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 3468              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 3469              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 3470              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 3471              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 3472              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 3473              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
 3474              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 3475              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 3476              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 3477              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 3478              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 3479              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 3480              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 3481              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 3482              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 3483              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 3484              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 3485              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 3486              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 3487              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 3488              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 3489              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
 3490              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 3491              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 3492              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 3493              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 3494              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 3495              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 3496              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 3497              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3498              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 3499              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 3500              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 3501              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
 3502              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 3503              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 3504              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
 3505              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
 3506              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 3507              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 3508              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 3509              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 3510              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 3511              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 3512              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 3513              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 3514              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 3515              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 3516              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 3517              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 3518              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 3519              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 3520              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 3521              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 3522              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 3523              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 3524              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 3525              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 3526              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 3527              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 3528              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 3529              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 3530              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
 3531              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 3532              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 3533              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 3534              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 3535              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 3536              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 3537              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 3538              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 3539              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 3540              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 3541              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 3542              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 3543              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 3544              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 3545              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 3546              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
 3547              	.set CYDEV_PASS_BASE, 0x403f0000
 3548              	.set CYDEV_PASS_SIZE, 0x00010000
 3549              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 3550              	.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
 3551              	.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
 3552              	.set CYREG_PASS_DFT_CTRL, 0x403f0030
 3553              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET, 0x00000000
 3554              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3555              	.set CYREG_PASS_PASS_CTRL, 0x403f0108
 3556              	.set CYFLD_PASS_PMPCLK_BYP__OFFSET, 0x00000000
 3557              	.set CYFLD_PASS_PMPCLK_BYP__SIZE, 0x00000001
 3558              	.set CYFLD_PASS_PMPCLK_SRC__OFFSET, 0x00000001
 3559              	.set CYFLD_PASS_PMPCLK_SRC__SIZE, 0x00000001
 3560              	.set CYFLD_PASS_RMB_BITS__OFFSET, 0x00000008
 3561              	.set CYFLD_PASS_RMB_BITS__SIZE, 0x00000008
 3562              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 3563              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 3564              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 3565              	.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
 3566              	.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
 3567              	.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
 3568              	.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
 3569              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET, 0x00000010
 3570              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE, 0x00000004
 3571              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET, 0x00000018
 3572              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE, 0x00000001
 3573              	.set CYFLD_PASS_DSAB_STARTUP_RM__OFFSET, 0x0000001c
 3574              	.set CYFLD_PASS_DSAB_STARTUP_RM__SIZE, 0x00000001
 3575              	.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
 3576              	.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
 3577              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 3578              	.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
 3579              	.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
 3580              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 3581              	.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
 3582              	.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
 3583              	.set CYFLD_PASS_DSAB_RMB_BITS__OFFSET, 0x00000004
 3584              	.set CYFLD_PASS_DSAB_RMB_BITS__SIZE, 0x00000002
 3585              	.set CYDEV_CM0P_BASE, 0xe0000000
 3586              	.set CYDEV_CM0P_SIZE, 0x00100000
 3587              	.set CYREG_CM0P_DWT_PID4, 0xe0001fd0
 3588              	.set CYFLD_CM0P_VALUE__OFFSET, 0x00000000
 3589              	.set CYFLD_CM0P_VALUE__SIZE, 0x00000020
 3590              	.set CYREG_CM0P_DWT_PID0, 0xe0001fe0
 3591              	.set CYREG_CM0P_DWT_PID1, 0xe0001fe4
 3592              	.set CYREG_CM0P_DWT_PID2, 0xe0001fe8
 3593              	.set CYREG_CM0P_DWT_PID3, 0xe0001fec
 3594              	.set CYREG_CM0P_DWT_CID0, 0xe0001ff0
 3595              	.set CYREG_CM0P_DWT_CID1, 0xe0001ff4
 3596              	.set CYREG_CM0P_DWT_CID2, 0xe0001ff8
 3597              	.set CYREG_CM0P_DWT_CID3, 0xe0001ffc
 3598              	.set CYREG_CM0P_BP_PID4, 0xe0002fd0
 3599              	.set CYREG_CM0P_BP_PID0, 0xe0002fe0
 3600              	.set CYREG_CM0P_BP_PID1, 0xe0002fe4
 3601              	.set CYREG_CM0P_BP_PID2, 0xe0002fe8
 3602              	.set CYREG_CM0P_BP_PID3, 0xe0002fec
 3603              	.set CYREG_CM0P_BP_CID0, 0xe0002ff0
 3604              	.set CYREG_CM0P_BP_CID1, 0xe0002ff4
 3605              	.set CYREG_CM0P_BP_CID2, 0xe0002ff8
 3606              	.set CYREG_CM0P_BP_CID3, 0xe0002ffc
 3607              	.set CYREG_CM0P_SYST_CSR, 0xe000e010
 3608              	.set CYFLD_CM0P_ENABLE__OFFSET, 0x00000000
 3609              	.set CYFLD_CM0P_ENABLE__SIZE, 0x00000001
 3610              	.set CYFLD_CM0P_TICKINT__OFFSET, 0x00000001
 3611              	.set CYFLD_CM0P_TICKINT__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3612              	.set CYFLD_CM0P_CLKSOURCE__OFFSET, 0x00000002
 3613              	.set CYFLD_CM0P_CLKSOURCE__SIZE, 0x00000001
 3614              	.set CYFLD_CM0P_COUNTFLAG__OFFSET, 0x00000010
 3615              	.set CYFLD_CM0P_COUNTFLAG__SIZE, 0x00000001
 3616              	.set CYREG_CM0P_SYST_RVR, 0xe000e014
 3617              	.set CYFLD_CM0P_RELOAD__OFFSET, 0x00000000
 3618              	.set CYFLD_CM0P_RELOAD__SIZE, 0x00000018
 3619              	.set CYREG_CM0P_SYST_CVR, 0xe000e018
 3620              	.set CYFLD_CM0P_CURRENT__OFFSET, 0x00000000
 3621              	.set CYFLD_CM0P_CURRENT__SIZE, 0x00000018
 3622              	.set CYREG_CM0P_SYST_CALIB, 0xe000e01c
 3623              	.set CYFLD_CM0P_TENMS__OFFSET, 0x00000000
 3624              	.set CYFLD_CM0P_TENMS__SIZE, 0x00000018
 3625              	.set CYFLD_CM0P_SKEW__OFFSET, 0x0000001e
 3626              	.set CYFLD_CM0P_SKEW__SIZE, 0x00000001
 3627              	.set CYFLD_CM0P_NOREF__OFFSET, 0x0000001f
 3628              	.set CYFLD_CM0P_NOREF__SIZE, 0x00000001
 3629              	.set CYREG_CM0P_ISER, 0xe000e100
 3630              	.set CYFLD_CM0P_SETENA__OFFSET, 0x00000000
 3631              	.set CYFLD_CM0P_SETENA__SIZE, 0x00000020
 3632              	.set CYREG_CM0P_ICER, 0xe000e180
 3633              	.set CYFLD_CM0P_CLRENA__OFFSET, 0x00000000
 3634              	.set CYFLD_CM0P_CLRENA__SIZE, 0x00000020
 3635              	.set CYREG_CM0P_ISPR, 0xe000e200
 3636              	.set CYFLD_CM0P_SETPEND__OFFSET, 0x00000000
 3637              	.set CYFLD_CM0P_SETPEND__SIZE, 0x00000020
 3638              	.set CYREG_CM0P_ICPR, 0xe000e280
 3639              	.set CYFLD_CM0P_CLRPEND__OFFSET, 0x00000000
 3640              	.set CYFLD_CM0P_CLRPEND__SIZE, 0x00000020
 3641              	.set CYREG_CM0P_IPR0, 0xe000e400
 3642              	.set CYFLD_CM0P_PRI_N0__OFFSET, 0x00000006
 3643              	.set CYFLD_CM0P_PRI_N0__SIZE, 0x00000002
 3644              	.set CYFLD_CM0P_PRI_N1__OFFSET, 0x0000000e
 3645              	.set CYFLD_CM0P_PRI_N1__SIZE, 0x00000002
 3646              	.set CYFLD_CM0P_PRI_N2__OFFSET, 0x00000016
 3647              	.set CYFLD_CM0P_PRI_N2__SIZE, 0x00000002
 3648              	.set CYFLD_CM0P_PRI_N3__OFFSET, 0x0000001e
 3649              	.set CYFLD_CM0P_PRI_N3__SIZE, 0x00000002
 3650              	.set CYREG_CM0P_IPR1, 0xe000e404
 3651              	.set CYREG_CM0P_IPR2, 0xe000e408
 3652              	.set CYREG_CM0P_IPR3, 0xe000e40c
 3653              	.set CYREG_CM0P_IPR4, 0xe000e410
 3654              	.set CYREG_CM0P_IPR5, 0xe000e414
 3655              	.set CYREG_CM0P_IPR6, 0xe000e418
 3656              	.set CYREG_CM0P_IPR7, 0xe000e41c
 3657              	.set CYREG_CM0P_CPUID, 0xe000ed00
 3658              	.set CYFLD_CM0P_REVISION__OFFSET, 0x00000000
 3659              	.set CYFLD_CM0P_REVISION__SIZE, 0x00000004
 3660              	.set CYFLD_CM0P_PARTNO__OFFSET, 0x00000004
 3661              	.set CYFLD_CM0P_PARTNO__SIZE, 0x0000000c
 3662              	.set CYFLD_CM0P_CONSTANT__OFFSET, 0x00000010
 3663              	.set CYFLD_CM0P_CONSTANT__SIZE, 0x00000004
 3664              	.set CYFLD_CM0P_VARIANT__OFFSET, 0x00000014
 3665              	.set CYFLD_CM0P_VARIANT__SIZE, 0x00000004
 3666              	.set CYFLD_CM0P_IMPLEMENTER__OFFSET, 0x00000018
 3667              	.set CYFLD_CM0P_IMPLEMENTER__SIZE, 0x00000008
 3668              	.set CYREG_CM0P_ICSR, 0xe000ed04
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3669              	.set CYFLD_CM0P_VECTACTIVE__OFFSET, 0x00000000
 3670              	.set CYFLD_CM0P_VECTACTIVE__SIZE, 0x00000009
 3671              	.set CYFLD_CM0P_VECTPENDING__OFFSET, 0x0000000c
 3672              	.set CYFLD_CM0P_VECTPENDING__SIZE, 0x00000009
 3673              	.set CYFLD_CM0P_ISRPENDING__OFFSET, 0x00000016
 3674              	.set CYFLD_CM0P_ISRPENDING__SIZE, 0x00000001
 3675              	.set CYFLD_CM0P_ISRPREEMPT__OFFSET, 0x00000017
 3676              	.set CYFLD_CM0P_ISRPREEMPT__SIZE, 0x00000001
 3677              	.set CYFLD_CM0P_PENDSTCLR__OFFSET, 0x00000019
 3678              	.set CYFLD_CM0P_PENDSTCLR__SIZE, 0x00000001
 3679              	.set CYFLD_CM0P_PENDSTSETb__OFFSET, 0x0000001a
 3680              	.set CYFLD_CM0P_PENDSTSETb__SIZE, 0x00000001
 3681              	.set CYFLD_CM0P_PENDSVCLR__OFFSET, 0x0000001b
 3682              	.set CYFLD_CM0P_PENDSVCLR__SIZE, 0x00000001
 3683              	.set CYFLD_CM0P_PENDSVSET__OFFSET, 0x0000001c
 3684              	.set CYFLD_CM0P_PENDSVSET__SIZE, 0x00000001
 3685              	.set CYFLD_CM0P_NMIPENDSET__OFFSET, 0x0000001f
 3686              	.set CYFLD_CM0P_NMIPENDSET__SIZE, 0x00000001
 3687              	.set CYREG_CM0P_VTOR, 0xe000ed08
 3688              	.set CYFLD_CM0P_TBLOFF__OFFSET, 0x00000008
 3689              	.set CYFLD_CM0P_TBLOFF__SIZE, 0x00000018
 3690              	.set CYREG_CM0P_AIRCR, 0xe000ed0c
 3691              	.set CYFLD_CM0P_VECTCLRACTIVE__OFFSET, 0x00000001
 3692              	.set CYFLD_CM0P_VECTCLRACTIVE__SIZE, 0x00000001
 3693              	.set CYFLD_CM0P_SYSRESETREQ__OFFSET, 0x00000002
 3694              	.set CYFLD_CM0P_SYSRESETREQ__SIZE, 0x00000001
 3695              	.set CYFLD_CM0P_ENDIANNESS__OFFSET, 0x0000000f
 3696              	.set CYFLD_CM0P_ENDIANNESS__SIZE, 0x00000001
 3697              	.set CYFLD_CM0P_VECTKEY__OFFSET, 0x00000010
 3698              	.set CYFLD_CM0P_VECTKEY__SIZE, 0x00000010
 3699              	.set CYREG_CM0P_SCR, 0xe000ed10
 3700              	.set CYFLD_CM0P_SLEEPONEXIT__OFFSET, 0x00000001
 3701              	.set CYFLD_CM0P_SLEEPONEXIT__SIZE, 0x00000001
 3702              	.set CYFLD_CM0P_SLEEPDEEP__OFFSET, 0x00000002
 3703              	.set CYFLD_CM0P_SLEEPDEEP__SIZE, 0x00000001
 3704              	.set CYFLD_CM0P_SEVONPEND__OFFSET, 0x00000004
 3705              	.set CYFLD_CM0P_SEVONPEND__SIZE, 0x00000001
 3706              	.set CYREG_CM0P_CCR, 0xe000ed14
 3707              	.set CYFLD_CM0P_UNALIGN_TRP__OFFSET, 0x00000003
 3708              	.set CYFLD_CM0P_UNALIGN_TRP__SIZE, 0x00000001
 3709              	.set CYFLD_CM0P_STKALIGN__OFFSET, 0x00000009
 3710              	.set CYFLD_CM0P_STKALIGN__SIZE, 0x00000001
 3711              	.set CYREG_CM0P_SHPR2, 0xe000ed1c
 3712              	.set CYFLD_CM0P_PRI_11__OFFSET, 0x0000001e
 3713              	.set CYFLD_CM0P_PRI_11__SIZE, 0x00000002
 3714              	.set CYREG_CM0P_SHPR3, 0xe000ed20
 3715              	.set CYFLD_CM0P_PRI_14__OFFSET, 0x00000016
 3716              	.set CYFLD_CM0P_PRI_14__SIZE, 0x00000002
 3717              	.set CYFLD_CM0P_PRI_15__OFFSET, 0x0000001e
 3718              	.set CYFLD_CM0P_PRI_15__SIZE, 0x00000002
 3719              	.set CYREG_CM0P_SHCSR, 0xe000ed24
 3720              	.set CYFLD_CM0P_SVCALLPENDED__OFFSET, 0x0000000f
 3721              	.set CYFLD_CM0P_SVCALLPENDED__SIZE, 0x00000001
 3722              	.set CYREG_CM0P_SCS_PID4, 0xe000efd0
 3723              	.set CYREG_CM0P_SCS_PID0, 0xe000efe0
 3724              	.set CYREG_CM0P_SCS_PID1, 0xe000efe4
 3725              	.set CYREG_CM0P_SCS_PID2, 0xe000efe8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3726              	.set CYREG_CM0P_SCS_PID3, 0xe000efec
 3727              	.set CYREG_CM0P_SCS_CID0, 0xe000eff0
 3728              	.set CYREG_CM0P_SCS_CID1, 0xe000eff4
 3729              	.set CYREG_CM0P_SCS_CID2, 0xe000eff8
 3730              	.set CYREG_CM0P_SCS_CID3, 0xe000effc
 3731              	.set CYREG_CM0P_ROM_SCS, 0xe00ff000
 3732              	.set CYREG_CM0P_ROM_DWT, 0xe00ff004
 3733              	.set CYREG_CM0P_ROM_BPU, 0xe00ff008
 3734              	.set CYREG_CM0P_ROM_END, 0xe00ff00c
 3735              	.set CYREG_CM0P_ROM_CSMT, 0xe00fffcc
 3736              	.set CYREG_CM0P_ROM_PID4, 0xe00fffd0
 3737              	.set CYREG_CM0P_ROM_PID0, 0xe00fffe0
 3738              	.set CYREG_CM0P_ROM_PID1, 0xe00fffe4
 3739              	.set CYREG_CM0P_ROM_PID2, 0xe00fffe8
 3740              	.set CYREG_CM0P_ROM_PID3, 0xe00fffec
 3741              	.set CYREG_CM0P_ROM_CID0, 0xe00ffff0
 3742              	.set CYREG_CM0P_ROM_CID1, 0xe00ffff4
 3743              	.set CYREG_CM0P_ROM_CID2, 0xe00ffff8
 3744              	.set CYREG_CM0P_ROM_CID3, 0xe00ffffc
 3745              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 3746              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 3747              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 3748              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 3749              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 3750              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 3751              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 3752              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 3753              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 3754              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 3755              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 3756              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 3757              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 3758              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 3759              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 3760              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 3761              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 3762              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 3763              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 3764              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 3765              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 3766              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 3767              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 3768              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 3769              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 3770              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 3771              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 3772              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 3773              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 3774              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 3775              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 3776              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 3777              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 3778              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 3779              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 3780              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 3781              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 3782              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3783              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 3784              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 3785              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 3786              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 3787              	.set CYDEV_FLS_SECTOR_SIZE, 0x00010000
 3788              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
 3789              	.set CYREG_SFLASH_PROT_ROW00, CYREG_SFLASH_PROT_ROW0
 3790              	.set CYREG_SFLASH_PROT_ROW01, CYREG_SFLASH_PROT_ROW1
 3791              	.set CYREG_SFLASH_PROT_ROW02, CYREG_SFLASH_PROT_ROW2
 3792              	.set CYREG_SFLASH_PROT_ROW03, CYREG_SFLASH_PROT_ROW3
 3793              	.set CYREG_SFLASH_PROT_ROW04, CYREG_SFLASH_PROT_ROW4
 3794              	.set CYREG_SFLASH_PROT_ROW05, CYREG_SFLASH_PROT_ROW5
 3795              	.set CYREG_SFLASH_PROT_ROW06, CYREG_SFLASH_PROT_ROW6
 3796              	.set CYREG_SFLASH_PROT_ROW07, CYREG_SFLASH_PROT_ROW7
 3797              	.set CYREG_SFLASH_PROT_ROW08, CYREG_SFLASH_PROT_ROW8
 3798              	.set CYREG_SFLASH_PROT_ROW09, CYREG_SFLASH_PROT_ROW9
 3799              	.set CYREG_SFLASH_AV_PAIRS_8B000, CYREG_SFLASH_AV_PAIRS_8B0
 3800              	.set CYREG_SFLASH_AV_PAIRS_8B001, CYREG_SFLASH_AV_PAIRS_8B1
 3801              	.set CYREG_SFLASH_AV_PAIRS_8B002, CYREG_SFLASH_AV_PAIRS_8B2
 3802              	.set CYREG_SFLASH_AV_PAIRS_8B003, CYREG_SFLASH_AV_PAIRS_8B3
 3803              	.set CYREG_SFLASH_AV_PAIRS_8B004, CYREG_SFLASH_AV_PAIRS_8B4
 3804              	.set CYREG_SFLASH_AV_PAIRS_8B005, CYREG_SFLASH_AV_PAIRS_8B5
 3805              	.set CYREG_SFLASH_AV_PAIRS_8B006, CYREG_SFLASH_AV_PAIRS_8B6
 3806              	.set CYREG_SFLASH_AV_PAIRS_8B007, CYREG_SFLASH_AV_PAIRS_8B7
 3807              	.set CYREG_SFLASH_AV_PAIRS_8B008, CYREG_SFLASH_AV_PAIRS_8B8
 3808              	.set CYREG_SFLASH_AV_PAIRS_8B009, CYREG_SFLASH_AV_PAIRS_8B9
 3809              	.set CYREG_SFLASH_AV_PAIRS_8B010, CYREG_SFLASH_AV_PAIRS_8B10
 3810              	.set CYREG_SFLASH_AV_PAIRS_8B011, CYREG_SFLASH_AV_PAIRS_8B11
 3811              	.set CYREG_SFLASH_AV_PAIRS_8B012, CYREG_SFLASH_AV_PAIRS_8B12
 3812              	.set CYREG_SFLASH_AV_PAIRS_8B013, CYREG_SFLASH_AV_PAIRS_8B13
 3813              	.set CYREG_SFLASH_AV_PAIRS_8B014, CYREG_SFLASH_AV_PAIRS_8B14
 3814              	.set CYREG_SFLASH_AV_PAIRS_8B015, CYREG_SFLASH_AV_PAIRS_8B15
 3815              	.set CYREG_SFLASH_AV_PAIRS_8B016, CYREG_SFLASH_AV_PAIRS_8B16
 3816              	.set CYREG_SFLASH_AV_PAIRS_8B017, CYREG_SFLASH_AV_PAIRS_8B17
 3817              	.set CYREG_SFLASH_AV_PAIRS_8B018, CYREG_SFLASH_AV_PAIRS_8B18
 3818              	.set CYREG_SFLASH_AV_PAIRS_8B019, CYREG_SFLASH_AV_PAIRS_8B19
 3819              	.set CYREG_SFLASH_AV_PAIRS_8B020, CYREG_SFLASH_AV_PAIRS_8B20
 3820              	.set CYREG_SFLASH_AV_PAIRS_8B021, CYREG_SFLASH_AV_PAIRS_8B21
 3821              	.set CYREG_SFLASH_AV_PAIRS_8B022, CYREG_SFLASH_AV_PAIRS_8B22
 3822              	.set CYREG_SFLASH_AV_PAIRS_8B023, CYREG_SFLASH_AV_PAIRS_8B23
 3823              	.set CYREG_SFLASH_AV_PAIRS_8B024, CYREG_SFLASH_AV_PAIRS_8B24
 3824              	.set CYREG_SFLASH_AV_PAIRS_8B025, CYREG_SFLASH_AV_PAIRS_8B25
 3825              	.set CYREG_SFLASH_AV_PAIRS_8B026, CYREG_SFLASH_AV_PAIRS_8B26
 3826              	.set CYREG_SFLASH_AV_PAIRS_8B027, CYREG_SFLASH_AV_PAIRS_8B27
 3827              	.set CYREG_SFLASH_AV_PAIRS_8B028, CYREG_SFLASH_AV_PAIRS_8B28
 3828              	.set CYREG_SFLASH_AV_PAIRS_8B029, CYREG_SFLASH_AV_PAIRS_8B29
 3829              	.set CYREG_SFLASH_AV_PAIRS_8B030, CYREG_SFLASH_AV_PAIRS_8B30
 3830              	.set CYREG_SFLASH_AV_PAIRS_8B031, CYREG_SFLASH_AV_PAIRS_8B31
 3831              	.set CYREG_SFLASH_AV_PAIRS_8B032, CYREG_SFLASH_AV_PAIRS_8B32
 3832              	.set CYREG_SFLASH_AV_PAIRS_8B033, CYREG_SFLASH_AV_PAIRS_8B33
 3833              	.set CYREG_SFLASH_AV_PAIRS_8B034, CYREG_SFLASH_AV_PAIRS_8B34
 3834              	.set CYREG_SFLASH_AV_PAIRS_8B035, CYREG_SFLASH_AV_PAIRS_8B35
 3835              	.set CYREG_SFLASH_AV_PAIRS_8B036, CYREG_SFLASH_AV_PAIRS_8B36
 3836              	.set CYREG_SFLASH_AV_PAIRS_8B037, CYREG_SFLASH_AV_PAIRS_8B37
 3837              	.set CYREG_SFLASH_AV_PAIRS_8B038, CYREG_SFLASH_AV_PAIRS_8B38
 3838              	.set CYREG_SFLASH_AV_PAIRS_8B039, CYREG_SFLASH_AV_PAIRS_8B39
 3839              	.set CYREG_SFLASH_AV_PAIRS_8B040, CYREG_SFLASH_AV_PAIRS_8B40
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3840              	.set CYREG_SFLASH_AV_PAIRS_8B041, CYREG_SFLASH_AV_PAIRS_8B41
 3841              	.set CYREG_SFLASH_AV_PAIRS_8B042, CYREG_SFLASH_AV_PAIRS_8B42
 3842              	.set CYREG_SFLASH_AV_PAIRS_8B043, CYREG_SFLASH_AV_PAIRS_8B43
 3843              	.set CYREG_SFLASH_AV_PAIRS_8B044, CYREG_SFLASH_AV_PAIRS_8B44
 3844              	.set CYREG_SFLASH_AV_PAIRS_8B045, CYREG_SFLASH_AV_PAIRS_8B45
 3845              	.set CYREG_SFLASH_AV_PAIRS_8B046, CYREG_SFLASH_AV_PAIRS_8B46
 3846              	.set CYREG_SFLASH_AV_PAIRS_8B047, CYREG_SFLASH_AV_PAIRS_8B47
 3847              	.set CYREG_SFLASH_AV_PAIRS_8B048, CYREG_SFLASH_AV_PAIRS_8B48
 3848              	.set CYREG_SFLASH_AV_PAIRS_8B049, CYREG_SFLASH_AV_PAIRS_8B49
 3849              	.set CYREG_SFLASH_AV_PAIRS_8B050, CYREG_SFLASH_AV_PAIRS_8B50
 3850              	.set CYREG_SFLASH_AV_PAIRS_8B051, CYREG_SFLASH_AV_PAIRS_8B51
 3851              	.set CYREG_SFLASH_AV_PAIRS_8B052, CYREG_SFLASH_AV_PAIRS_8B52
 3852              	.set CYREG_SFLASH_AV_PAIRS_8B053, CYREG_SFLASH_AV_PAIRS_8B53
 3853              	.set CYREG_SFLASH_AV_PAIRS_8B054, CYREG_SFLASH_AV_PAIRS_8B54
 3854              	.set CYREG_SFLASH_AV_PAIRS_8B055, CYREG_SFLASH_AV_PAIRS_8B55
 3855              	.set CYREG_SFLASH_AV_PAIRS_8B056, CYREG_SFLASH_AV_PAIRS_8B56
 3856              	.set CYREG_SFLASH_AV_PAIRS_8B057, CYREG_SFLASH_AV_PAIRS_8B57
 3857              	.set CYREG_SFLASH_AV_PAIRS_8B058, CYREG_SFLASH_AV_PAIRS_8B58
 3858              	.set CYREG_SFLASH_AV_PAIRS_8B059, CYREG_SFLASH_AV_PAIRS_8B59
 3859              	.set CYREG_SFLASH_AV_PAIRS_8B060, CYREG_SFLASH_AV_PAIRS_8B60
 3860              	.set CYREG_SFLASH_AV_PAIRS_8B061, CYREG_SFLASH_AV_PAIRS_8B61
 3861              	.set CYREG_SFLASH_AV_PAIRS_8B062, CYREG_SFLASH_AV_PAIRS_8B62
 3862              	.set CYREG_SFLASH_AV_PAIRS_8B063, CYREG_SFLASH_AV_PAIRS_8B63
 3863              	.set CYREG_SFLASH_AV_PAIRS_8B064, CYREG_SFLASH_AV_PAIRS_8B64
 3864              	.set CYREG_SFLASH_AV_PAIRS_8B065, CYREG_SFLASH_AV_PAIRS_8B65
 3865              	.set CYREG_SFLASH_AV_PAIRS_8B066, CYREG_SFLASH_AV_PAIRS_8B66
 3866              	.set CYREG_SFLASH_AV_PAIRS_8B067, CYREG_SFLASH_AV_PAIRS_8B67
 3867              	.set CYREG_SFLASH_AV_PAIRS_8B068, CYREG_SFLASH_AV_PAIRS_8B68
 3868              	.set CYREG_SFLASH_AV_PAIRS_8B069, CYREG_SFLASH_AV_PAIRS_8B69
 3869              	.set CYREG_SFLASH_AV_PAIRS_8B070, CYREG_SFLASH_AV_PAIRS_8B70
 3870              	.set CYREG_SFLASH_AV_PAIRS_8B071, CYREG_SFLASH_AV_PAIRS_8B71
 3871              	.set CYREG_SFLASH_AV_PAIRS_8B072, CYREG_SFLASH_AV_PAIRS_8B72
 3872              	.set CYREG_SFLASH_AV_PAIRS_8B073, CYREG_SFLASH_AV_PAIRS_8B73
 3873              	.set CYREG_SFLASH_AV_PAIRS_8B074, CYREG_SFLASH_AV_PAIRS_8B74
 3874              	.set CYREG_SFLASH_AV_PAIRS_8B075, CYREG_SFLASH_AV_PAIRS_8B75
 3875              	.set CYREG_SFLASH_AV_PAIRS_8B076, CYREG_SFLASH_AV_PAIRS_8B76
 3876              	.set CYREG_SFLASH_AV_PAIRS_8B077, CYREG_SFLASH_AV_PAIRS_8B77
 3877              	.set CYREG_SFLASH_AV_PAIRS_8B078, CYREG_SFLASH_AV_PAIRS_8B78
 3878              	.set CYREG_SFLASH_AV_PAIRS_8B079, CYREG_SFLASH_AV_PAIRS_8B79
 3879              	.set CYREG_SFLASH_AV_PAIRS_8B080, CYREG_SFLASH_AV_PAIRS_8B80
 3880              	.set CYREG_SFLASH_AV_PAIRS_8B081, CYREG_SFLASH_AV_PAIRS_8B81
 3881              	.set CYREG_SFLASH_AV_PAIRS_8B082, CYREG_SFLASH_AV_PAIRS_8B82
 3882              	.set CYREG_SFLASH_AV_PAIRS_8B083, CYREG_SFLASH_AV_PAIRS_8B83
 3883              	.set CYREG_SFLASH_AV_PAIRS_8B084, CYREG_SFLASH_AV_PAIRS_8B84
 3884              	.set CYREG_SFLASH_AV_PAIRS_8B085, CYREG_SFLASH_AV_PAIRS_8B85
 3885              	.set CYREG_SFLASH_AV_PAIRS_8B086, CYREG_SFLASH_AV_PAIRS_8B86
 3886              	.set CYREG_SFLASH_AV_PAIRS_8B087, CYREG_SFLASH_AV_PAIRS_8B87
 3887              	.set CYREG_SFLASH_AV_PAIRS_8B088, CYREG_SFLASH_AV_PAIRS_8B88
 3888              	.set CYREG_SFLASH_AV_PAIRS_8B089, CYREG_SFLASH_AV_PAIRS_8B89
 3889              	.set CYREG_SFLASH_AV_PAIRS_8B090, CYREG_SFLASH_AV_PAIRS_8B90
 3890              	.set CYREG_SFLASH_AV_PAIRS_8B091, CYREG_SFLASH_AV_PAIRS_8B91
 3891              	.set CYREG_SFLASH_AV_PAIRS_8B092, CYREG_SFLASH_AV_PAIRS_8B92
 3892              	.set CYREG_SFLASH_AV_PAIRS_8B093, CYREG_SFLASH_AV_PAIRS_8B93
 3893              	.set CYREG_SFLASH_AV_PAIRS_8B094, CYREG_SFLASH_AV_PAIRS_8B94
 3894              	.set CYREG_SFLASH_AV_PAIRS_8B095, CYREG_SFLASH_AV_PAIRS_8B95
 3895              	.set CYREG_SFLASH_AV_PAIRS_8B096, CYREG_SFLASH_AV_PAIRS_8B96
 3896              	.set CYREG_SFLASH_AV_PAIRS_8B097, CYREG_SFLASH_AV_PAIRS_8B97
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3897              	.set CYREG_SFLASH_AV_PAIRS_8B098, CYREG_SFLASH_AV_PAIRS_8B98
 3898              	.set CYREG_SFLASH_AV_PAIRS_8B099, CYREG_SFLASH_AV_PAIRS_8B99
 3899              	.set CYREG_SFLASH_AV_PAIRS_32B00, CYREG_SFLASH_AV_PAIRS_32B0
 3900              	.set CYREG_SFLASH_AV_PAIRS_32B01, CYREG_SFLASH_AV_PAIRS_32B1
 3901              	.set CYREG_SFLASH_AV_PAIRS_32B02, CYREG_SFLASH_AV_PAIRS_32B2
 3902              	.set CYREG_SFLASH_AV_PAIRS_32B03, CYREG_SFLASH_AV_PAIRS_32B3
 3903              	.set CYREG_SFLASH_AV_PAIRS_32B04, CYREG_SFLASH_AV_PAIRS_32B4
 3904              	.set CYREG_SFLASH_AV_PAIRS_32B05, CYREG_SFLASH_AV_PAIRS_32B5
 3905              	.set CYREG_SFLASH_AV_PAIRS_32B06, CYREG_SFLASH_AV_PAIRS_32B6
 3906              	.set CYREG_SFLASH_AV_PAIRS_32B07, CYREG_SFLASH_AV_PAIRS_32B7
 3907              	.set CYREG_SFLASH_AV_PAIRS_32B08, CYREG_SFLASH_AV_PAIRS_32B8
 3908              	.set CYREG_SFLASH_AV_PAIRS_32B09, CYREG_SFLASH_AV_PAIRS_32B9
 3909              	.set CYREG_SFLASH_PE_TE_DATA00, CYREG_SFLASH_PE_TE_DATA0
 3910              	.set CYREG_SFLASH_PE_TE_DATA01, CYREG_SFLASH_PE_TE_DATA1
 3911              	.set CYREG_SFLASH_PE_TE_DATA02, CYREG_SFLASH_PE_TE_DATA2
 3912              	.set CYREG_SFLASH_PE_TE_DATA03, CYREG_SFLASH_PE_TE_DATA3
 3913              	.set CYREG_SFLASH_PE_TE_DATA04, CYREG_SFLASH_PE_TE_DATA4
 3914              	.set CYREG_SFLASH_PE_TE_DATA05, CYREG_SFLASH_PE_TE_DATA5
 3915              	.set CYREG_SFLASH_PE_TE_DATA06, CYREG_SFLASH_PE_TE_DATA6
 3916              	.set CYREG_SFLASH_PE_TE_DATA07, CYREG_SFLASH_PE_TE_DATA7
 3917              	.set CYREG_SFLASH_PE_TE_DATA08, CYREG_SFLASH_PE_TE_DATA8
 3918              	.set CYREG_SFLASH_PE_TE_DATA09, CYREG_SFLASH_PE_TE_DATA9
 3919              	.set CYREG_SFLASH_IMO_TRIM00, CYREG_SFLASH_IMO_TRIM0
 3920              	.set CYREG_SFLASH_IMO_TRIM01, CYREG_SFLASH_IMO_TRIM1
 3921              	.set CYREG_SFLASH_IMO_TRIM02, CYREG_SFLASH_IMO_TRIM2
 3922              	.set CYREG_SFLASH_IMO_TRIM03, CYREG_SFLASH_IMO_TRIM3
 3923              	.set CYREG_SFLASH_IMO_TRIM04, CYREG_SFLASH_IMO_TRIM4
 3924              	.set CYREG_SFLASH_IMO_TRIM05, CYREG_SFLASH_IMO_TRIM5
 3925              	.set CYREG_SFLASH_IMO_TRIM06, CYREG_SFLASH_IMO_TRIM6
 3926              	.set CYREG_SFLASH_IMO_TRIM07, CYREG_SFLASH_IMO_TRIM7
 3927              	.set CYREG_SFLASH_IMO_TRIM08, CYREG_SFLASH_IMO_TRIM8
 3928              	.set CYREG_SFLASH_IMO_TRIM09, CYREG_SFLASH_IMO_TRIM9
 3929              	.set CYREG_SFLASH_ALT_PROT_ROW000, CYREG_SFLASH_ALT_PROT_ROW0
 3930              	.set CYREG_SFLASH_ALT_PROT_ROW001, CYREG_SFLASH_ALT_PROT_ROW1
 3931              	.set CYREG_SFLASH_ALT_PROT_ROW002, CYREG_SFLASH_ALT_PROT_ROW2
 3932              	.set CYREG_SFLASH_ALT_PROT_ROW003, CYREG_SFLASH_ALT_PROT_ROW3
 3933              	.set CYREG_SFLASH_ALT_PROT_ROW004, CYREG_SFLASH_ALT_PROT_ROW4
 3934              	.set CYREG_SFLASH_ALT_PROT_ROW005, CYREG_SFLASH_ALT_PROT_ROW5
 3935              	.set CYREG_SFLASH_ALT_PROT_ROW006, CYREG_SFLASH_ALT_PROT_ROW6
 3936              	.set CYREG_SFLASH_ALT_PROT_ROW007, CYREG_SFLASH_ALT_PROT_ROW7
 3937              	.set CYREG_SFLASH_ALT_PROT_ROW008, CYREG_SFLASH_ALT_PROT_ROW8
 3938              	.set CYREG_SFLASH_ALT_PROT_ROW009, CYREG_SFLASH_ALT_PROT_ROW9
 3939              	.set CYREG_SFLASH_ALT_PROT_ROW010, CYREG_SFLASH_ALT_PROT_ROW10
 3940              	.set CYREG_SFLASH_ALT_PROT_ROW011, CYREG_SFLASH_ALT_PROT_ROW11
 3941              	.set CYREG_SFLASH_ALT_PROT_ROW012, CYREG_SFLASH_ALT_PROT_ROW12
 3942              	.set CYREG_SFLASH_ALT_PROT_ROW013, CYREG_SFLASH_ALT_PROT_ROW13
 3943              	.set CYREG_SFLASH_ALT_PROT_ROW014, CYREG_SFLASH_ALT_PROT_ROW14
 3944              	.set CYREG_SFLASH_ALT_PROT_ROW015, CYREG_SFLASH_ALT_PROT_ROW15
 3945              	.set CYREG_SFLASH_ALT_PROT_ROW016, CYREG_SFLASH_ALT_PROT_ROW16
 3946              	.set CYREG_SFLASH_ALT_PROT_ROW017, CYREG_SFLASH_ALT_PROT_ROW17
 3947              	.set CYREG_SFLASH_ALT_PROT_ROW018, CYREG_SFLASH_ALT_PROT_ROW18
 3948              	.set CYREG_SFLASH_ALT_PROT_ROW019, CYREG_SFLASH_ALT_PROT_ROW19
 3949              	.set CYREG_SFLASH_ALT_PROT_ROW020, CYREG_SFLASH_ALT_PROT_ROW20
 3950              	.set CYREG_SFLASH_ALT_PROT_ROW021, CYREG_SFLASH_ALT_PROT_ROW21
 3951              	.set CYREG_SFLASH_ALT_PROT_ROW022, CYREG_SFLASH_ALT_PROT_ROW22
 3952              	.set CYREG_SFLASH_ALT_PROT_ROW023, CYREG_SFLASH_ALT_PROT_ROW23
 3953              	.set CYREG_SFLASH_ALT_PROT_ROW024, CYREG_SFLASH_ALT_PROT_ROW24
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3954              	.set CYREG_SFLASH_ALT_PROT_ROW025, CYREG_SFLASH_ALT_PROT_ROW25
 3955              	.set CYREG_SFLASH_ALT_PROT_ROW026, CYREG_SFLASH_ALT_PROT_ROW26
 3956              	.set CYREG_SFLASH_ALT_PROT_ROW027, CYREG_SFLASH_ALT_PROT_ROW27
 3957              	.set CYREG_SFLASH_ALT_PROT_ROW028, CYREG_SFLASH_ALT_PROT_ROW28
 3958              	.set CYREG_SFLASH_ALT_PROT_ROW029, CYREG_SFLASH_ALT_PROT_ROW29
 3959              	.set CYREG_SFLASH_ALT_PROT_ROW030, CYREG_SFLASH_ALT_PROT_ROW30
 3960              	.set CYREG_SFLASH_ALT_PROT_ROW031, CYREG_SFLASH_ALT_PROT_ROW31
 3961              	.set CYREG_SFLASH_ALT_PROT_ROW032, CYREG_SFLASH_ALT_PROT_ROW32
 3962              	.set CYREG_SFLASH_ALT_PROT_ROW033, CYREG_SFLASH_ALT_PROT_ROW33
 3963              	.set CYREG_SFLASH_ALT_PROT_ROW034, CYREG_SFLASH_ALT_PROT_ROW34
 3964              	.set CYREG_SFLASH_ALT_PROT_ROW035, CYREG_SFLASH_ALT_PROT_ROW35
 3965              	.set CYREG_SFLASH_ALT_PROT_ROW036, CYREG_SFLASH_ALT_PROT_ROW36
 3966              	.set CYREG_SFLASH_ALT_PROT_ROW037, CYREG_SFLASH_ALT_PROT_ROW37
 3967              	.set CYREG_SFLASH_ALT_PROT_ROW038, CYREG_SFLASH_ALT_PROT_ROW38
 3968              	.set CYREG_SFLASH_ALT_PROT_ROW039, CYREG_SFLASH_ALT_PROT_ROW39
 3969              	.set CYREG_SFLASH_ALT_PROT_ROW040, CYREG_SFLASH_ALT_PROT_ROW40
 3970              	.set CYREG_SFLASH_ALT_PROT_ROW041, CYREG_SFLASH_ALT_PROT_ROW41
 3971              	.set CYREG_SFLASH_ALT_PROT_ROW042, CYREG_SFLASH_ALT_PROT_ROW42
 3972              	.set CYREG_SFLASH_ALT_PROT_ROW043, CYREG_SFLASH_ALT_PROT_ROW43
 3973              	.set CYREG_SFLASH_ALT_PROT_ROW044, CYREG_SFLASH_ALT_PROT_ROW44
 3974              	.set CYREG_SFLASH_ALT_PROT_ROW045, CYREG_SFLASH_ALT_PROT_ROW45
 3975              	.set CYREG_SFLASH_ALT_PROT_ROW046, CYREG_SFLASH_ALT_PROT_ROW46
 3976              	.set CYREG_SFLASH_ALT_PROT_ROW047, CYREG_SFLASH_ALT_PROT_ROW47
 3977              	.set CYREG_SFLASH_ALT_PROT_ROW048, CYREG_SFLASH_ALT_PROT_ROW48
 3978              	.set CYREG_SFLASH_ALT_PROT_ROW049, CYREG_SFLASH_ALT_PROT_ROW49
 3979              	.set CYREG_SFLASH_ALT_PROT_ROW050, CYREG_SFLASH_ALT_PROT_ROW50
 3980              	.set CYREG_SFLASH_ALT_PROT_ROW051, CYREG_SFLASH_ALT_PROT_ROW51
 3981              	.set CYREG_SFLASH_ALT_PROT_ROW052, CYREG_SFLASH_ALT_PROT_ROW52
 3982              	.set CYREG_SFLASH_ALT_PROT_ROW053, CYREG_SFLASH_ALT_PROT_ROW53
 3983              	.set CYREG_SFLASH_ALT_PROT_ROW054, CYREG_SFLASH_ALT_PROT_ROW54
 3984              	.set CYREG_SFLASH_ALT_PROT_ROW055, CYREG_SFLASH_ALT_PROT_ROW55
 3985              	.set CYREG_SFLASH_ALT_PROT_ROW056, CYREG_SFLASH_ALT_PROT_ROW56
 3986              	.set CYREG_SFLASH_ALT_PROT_ROW057, CYREG_SFLASH_ALT_PROT_ROW57
 3987              	.set CYREG_SFLASH_ALT_PROT_ROW058, CYREG_SFLASH_ALT_PROT_ROW58
 3988              	.set CYREG_SFLASH_ALT_PROT_ROW059, CYREG_SFLASH_ALT_PROT_ROW59
 3989              	.set CYREG_SFLASH_ALT_PROT_ROW060, CYREG_SFLASH_ALT_PROT_ROW60
 3990              	.set CYREG_SFLASH_ALT_PROT_ROW061, CYREG_SFLASH_ALT_PROT_ROW61
 3991              	.set CYREG_SFLASH_ALT_PROT_ROW062, CYREG_SFLASH_ALT_PROT_ROW62
 3992              	.set CYREG_SFLASH_ALT_PROT_ROW063, CYREG_SFLASH_ALT_PROT_ROW63
 3993              	.set CYREG_SFLASH_ALT_PROT_ROW064, CYREG_SFLASH_ALT_PROT_ROW64
 3994              	.set CYREG_SFLASH_ALT_PROT_ROW065, CYREG_SFLASH_ALT_PROT_ROW65
 3995              	.set CYREG_SFLASH_ALT_PROT_ROW066, CYREG_SFLASH_ALT_PROT_ROW66
 3996              	.set CYREG_SFLASH_ALT_PROT_ROW067, CYREG_SFLASH_ALT_PROT_ROW67
 3997              	.set CYREG_SFLASH_ALT_PROT_ROW068, CYREG_SFLASH_ALT_PROT_ROW68
 3998              	.set CYREG_SFLASH_ALT_PROT_ROW069, CYREG_SFLASH_ALT_PROT_ROW69
 3999              	.set CYREG_SFLASH_ALT_PROT_ROW070, CYREG_SFLASH_ALT_PROT_ROW70
 4000              	.set CYREG_SFLASH_ALT_PROT_ROW071, CYREG_SFLASH_ALT_PROT_ROW71
 4001              	.set CYREG_SFLASH_ALT_PROT_ROW072, CYREG_SFLASH_ALT_PROT_ROW72
 4002              	.set CYREG_SFLASH_ALT_PROT_ROW073, CYREG_SFLASH_ALT_PROT_ROW73
 4003              	.set CYREG_SFLASH_ALT_PROT_ROW074, CYREG_SFLASH_ALT_PROT_ROW74
 4004              	.set CYREG_SFLASH_ALT_PROT_ROW075, CYREG_SFLASH_ALT_PROT_ROW75
 4005              	.set CYREG_SFLASH_ALT_PROT_ROW076, CYREG_SFLASH_ALT_PROT_ROW76
 4006              	.set CYREG_SFLASH_ALT_PROT_ROW077, CYREG_SFLASH_ALT_PROT_ROW77
 4007              	.set CYREG_SFLASH_ALT_PROT_ROW078, CYREG_SFLASH_ALT_PROT_ROW78
 4008              	.set CYREG_SFLASH_ALT_PROT_ROW079, CYREG_SFLASH_ALT_PROT_ROW79
 4009              	.set CYREG_SFLASH_ALT_PROT_ROW080, CYREG_SFLASH_ALT_PROT_ROW80
 4010              	.set CYREG_SFLASH_ALT_PROT_ROW081, CYREG_SFLASH_ALT_PROT_ROW81
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4011              	.set CYREG_SFLASH_ALT_PROT_ROW082, CYREG_SFLASH_ALT_PROT_ROW82
 4012              	.set CYREG_SFLASH_ALT_PROT_ROW083, CYREG_SFLASH_ALT_PROT_ROW83
 4013              	.set CYREG_SFLASH_ALT_PROT_ROW084, CYREG_SFLASH_ALT_PROT_ROW84
 4014              	.set CYREG_SFLASH_ALT_PROT_ROW085, CYREG_SFLASH_ALT_PROT_ROW85
 4015              	.set CYREG_SFLASH_ALT_PROT_ROW086, CYREG_SFLASH_ALT_PROT_ROW86
 4016              	.set CYREG_SFLASH_ALT_PROT_ROW087, CYREG_SFLASH_ALT_PROT_ROW87
 4017              	.set CYREG_SFLASH_ALT_PROT_ROW088, CYREG_SFLASH_ALT_PROT_ROW88
 4018              	.set CYREG_SFLASH_ALT_PROT_ROW089, CYREG_SFLASH_ALT_PROT_ROW89
 4019              	.set CYREG_SFLASH_ALT_PROT_ROW090, CYREG_SFLASH_ALT_PROT_ROW90
 4020              	.set CYREG_SFLASH_ALT_PROT_ROW091, CYREG_SFLASH_ALT_PROT_ROW91
 4021              	.set CYREG_SFLASH_ALT_PROT_ROW092, CYREG_SFLASH_ALT_PROT_ROW92
 4022              	.set CYREG_SFLASH_ALT_PROT_ROW093, CYREG_SFLASH_ALT_PROT_ROW93
 4023              	.set CYREG_SFLASH_ALT_PROT_ROW094, CYREG_SFLASH_ALT_PROT_ROW94
 4024              	.set CYREG_SFLASH_ALT_PROT_ROW095, CYREG_SFLASH_ALT_PROT_ROW95
 4025              	.set CYREG_SFLASH_ALT_PROT_ROW096, CYREG_SFLASH_ALT_PROT_ROW96
 4026              	.set CYREG_SFLASH_ALT_PROT_ROW097, CYREG_SFLASH_ALT_PROT_ROW97
 4027              	.set CYREG_SFLASH_ALT_PROT_ROW098, CYREG_SFLASH_ALT_PROT_ROW98
 4028              	.set CYREG_SFLASH_ALT_PROT_ROW099, CYREG_SFLASH_ALT_PROT_ROW99
 4029              	.set CYREG_PERI_PCLK_CTL00, CYREG_PERI_PCLK_CTL0
 4030              	.set CYREG_PERI_PCLK_CTL01, CYREG_PERI_PCLK_CTL1
 4031              	.set CYREG_PERI_PCLK_CTL02, CYREG_PERI_PCLK_CTL2
 4032              	.set CYREG_PERI_PCLK_CTL03, CYREG_PERI_PCLK_CTL3
 4033              	.set CYREG_PERI_PCLK_CTL04, CYREG_PERI_PCLK_CTL4
 4034              	.set CYREG_PERI_PCLK_CTL05, CYREG_PERI_PCLK_CTL5
 4035              	.set CYREG_PERI_PCLK_CTL06, CYREG_PERI_PCLK_CTL6
 4036              	.set CYREG_PERI_PCLK_CTL07, CYREG_PERI_PCLK_CTL7
 4037              	.set CYREG_PERI_PCLK_CTL08, CYREG_PERI_PCLK_CTL8
 4038              	.set CYREG_PERI_PCLK_CTL09, CYREG_PERI_PCLK_CTL9
 4039              	.set CYREG_PERI_DIV_16_CTL00, CYREG_PERI_DIV_16_CTL0
 4040              	.set CYREG_PERI_DIV_16_CTL01, CYREG_PERI_DIV_16_CTL1
 4041              	.set CYREG_PERI_DIV_16_CTL02, CYREG_PERI_DIV_16_CTL2
 4042              	.set CYREG_PERI_DIV_16_CTL03, CYREG_PERI_DIV_16_CTL3
 4043              	.set CYREG_PERI_DIV_16_CTL04, CYREG_PERI_DIV_16_CTL4
 4044              	.set CYREG_PERI_DIV_16_CTL05, CYREG_PERI_DIV_16_CTL5
 4045              	.set CYREG_PERI_DIV_16_CTL06, CYREG_PERI_DIV_16_CTL6
 4046              	.set CYREG_PERI_DIV_16_CTL07, CYREG_PERI_DIV_16_CTL7
 4047              	.set CYREG_PERI_DIV_16_CTL08, CYREG_PERI_DIV_16_CTL8
 4048              	.set CYREG_PERI_DIV_16_CTL09, CYREG_PERI_DIV_16_CTL9
 4049              	.set CYFLD_PERI_SEL__OFFSET, CYFLD_PERI_TR_GROUP_SEL__OFFSET
 4050              	.set CYFLD_PERI_SEL__SIZE, CYFLD_PERI_TR_GROUP_SEL__SIZE
 4051              	.set CYREG_CPUSS_SL_CTL00, CYREG_CPUSS_SL_CTL0
 4052              	.set CYREG_CPUSS_SL_CTL01, CYREG_CPUSS_SL_CTL1
 4053              	.set CYREG_CPUSS_SL_CTL02, CYREG_CPUSS_SL_CTL2
 4054              	.set CYREG_DMAC_CH_CTL00, CYREG_DMAC_CH_CTL0
 4055              	.set CYREG_DMAC_CH_CTL01, CYREG_DMAC_CH_CTL1
 4056              	.set CYREG_DMAC_CH_CTL02, CYREG_DMAC_CH_CTL2
 4057              	.set CYREG_DMAC_CH_CTL03, CYREG_DMAC_CH_CTL3
 4058              	.set CYREG_DMAC_CH_CTL04, CYREG_DMAC_CH_CTL4
 4059              	.set CYREG_DMAC_CH_CTL05, CYREG_DMAC_CH_CTL5
 4060              	.set CYREG_DMAC_CH_CTL06, CYREG_DMAC_CH_CTL6
 4061              	.set CYREG_DMAC_CH_CTL07, CYREG_DMAC_CH_CTL7
 4062              	.set CYREG_WCO_WCO_CONFIG, CYREG_WCO_CONFIG
 4063              	.set CYREG_WCO_WCO_STATUS, CYREG_WCO_STATUS
 4064              	.set CYREG_WCO_WCO_DPLL, CYREG_WCO_DPLL
 4065              	.set CYREG_WCO_WCO_TRIM, CYREG_WCO_TRIM
 4066              	.set CYREG_SCB0_EZ_DATA00, CYREG_SCB0_EZ_DATA0
 4067              	.set CYREG_SCB0_EZ_DATA01, CYREG_SCB0_EZ_DATA1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4068              	.set CYREG_SCB0_EZ_DATA02, CYREG_SCB0_EZ_DATA2
 4069              	.set CYREG_SCB0_EZ_DATA03, CYREG_SCB0_EZ_DATA3
 4070              	.set CYREG_SCB0_EZ_DATA04, CYREG_SCB0_EZ_DATA4
 4071              	.set CYREG_SCB0_EZ_DATA05, CYREG_SCB0_EZ_DATA5
 4072              	.set CYREG_SCB0_EZ_DATA06, CYREG_SCB0_EZ_DATA6
 4073              	.set CYREG_SCB0_EZ_DATA07, CYREG_SCB0_EZ_DATA7
 4074              	.set CYREG_SCB0_EZ_DATA08, CYREG_SCB0_EZ_DATA8
 4075              	.set CYREG_SCB0_EZ_DATA09, CYREG_SCB0_EZ_DATA9
 4076              	.set CYREG_SCB0_EZ_DATA000, CYREG_SCB0_EZ_DATA0
 4077              	.set CYREG_SCB0_EZ_DATA001, CYREG_SCB0_EZ_DATA1
 4078              	.set CYREG_SCB0_EZ_DATA002, CYREG_SCB0_EZ_DATA2
 4079              	.set CYREG_SCB0_EZ_DATA003, CYREG_SCB0_EZ_DATA3
 4080              	.set CYREG_SCB0_EZ_DATA004, CYREG_SCB0_EZ_DATA4
 4081              	.set CYREG_SCB0_EZ_DATA005, CYREG_SCB0_EZ_DATA5
 4082              	.set CYREG_SCB0_EZ_DATA006, CYREG_SCB0_EZ_DATA6
 4083              	.set CYREG_SCB0_EZ_DATA007, CYREG_SCB0_EZ_DATA7
 4084              	.set CYREG_SCB0_EZ_DATA008, CYREG_SCB0_EZ_DATA8
 4085              	.set CYREG_SCB0_EZ_DATA009, CYREG_SCB0_EZ_DATA9
 4086              	.set CYREG_SCB0_EZ_DATA010, CYREG_SCB0_EZ_DATA10
 4087              	.set CYREG_SCB0_EZ_DATA011, CYREG_SCB0_EZ_DATA11
 4088              	.set CYREG_SCB0_EZ_DATA012, CYREG_SCB0_EZ_DATA12
 4089              	.set CYREG_SCB0_EZ_DATA013, CYREG_SCB0_EZ_DATA13
 4090              	.set CYREG_SCB0_EZ_DATA014, CYREG_SCB0_EZ_DATA14
 4091              	.set CYREG_SCB0_EZ_DATA015, CYREG_SCB0_EZ_DATA15
 4092              	.set CYREG_SCB0_EZ_DATA016, CYREG_SCB0_EZ_DATA16
 4093              	.set CYREG_SCB0_EZ_DATA017, CYREG_SCB0_EZ_DATA17
 4094              	.set CYREG_SCB0_EZ_DATA018, CYREG_SCB0_EZ_DATA18
 4095              	.set CYREG_SCB0_EZ_DATA019, CYREG_SCB0_EZ_DATA19
 4096              	.set CYREG_SCB0_EZ_DATA020, CYREG_SCB0_EZ_DATA20
 4097              	.set CYREG_SCB0_EZ_DATA021, CYREG_SCB0_EZ_DATA21
 4098              	.set CYREG_SCB0_EZ_DATA022, CYREG_SCB0_EZ_DATA22
 4099              	.set CYREG_SCB0_EZ_DATA023, CYREG_SCB0_EZ_DATA23
 4100              	.set CYREG_SCB0_EZ_DATA024, CYREG_SCB0_EZ_DATA24
 4101              	.set CYREG_SCB0_EZ_DATA025, CYREG_SCB0_EZ_DATA25
 4102              	.set CYREG_SCB0_EZ_DATA026, CYREG_SCB0_EZ_DATA26
 4103              	.set CYREG_SCB0_EZ_DATA027, CYREG_SCB0_EZ_DATA27
 4104              	.set CYREG_SCB0_EZ_DATA028, CYREG_SCB0_EZ_DATA28
 4105              	.set CYREG_SCB0_EZ_DATA029, CYREG_SCB0_EZ_DATA29
 4106              	.set CYREG_SCB0_EZ_DATA030, CYREG_SCB0_EZ_DATA30
 4107              	.set CYREG_SCB0_EZ_DATA031, CYREG_SCB0_EZ_DATA31
 4108              	.set CYREG_SCB1_EZ_DATA00, CYREG_SCB1_EZ_DATA0
 4109              	.set CYREG_SCB1_EZ_DATA01, CYREG_SCB1_EZ_DATA1
 4110              	.set CYREG_SCB1_EZ_DATA02, CYREG_SCB1_EZ_DATA2
 4111              	.set CYREG_SCB1_EZ_DATA03, CYREG_SCB1_EZ_DATA3
 4112              	.set CYREG_SCB1_EZ_DATA04, CYREG_SCB1_EZ_DATA4
 4113              	.set CYREG_SCB1_EZ_DATA05, CYREG_SCB1_EZ_DATA5
 4114              	.set CYREG_SCB1_EZ_DATA06, CYREG_SCB1_EZ_DATA6
 4115              	.set CYREG_SCB1_EZ_DATA07, CYREG_SCB1_EZ_DATA7
 4116              	.set CYREG_SCB1_EZ_DATA08, CYREG_SCB1_EZ_DATA8
 4117              	.set CYREG_SCB1_EZ_DATA09, CYREG_SCB1_EZ_DATA9
 4118              	.set CYREG_SCB1_EZ_DATA000, CYREG_SCB1_EZ_DATA0
 4119              	.set CYREG_SCB1_EZ_DATA001, CYREG_SCB1_EZ_DATA1
 4120              	.set CYREG_SCB1_EZ_DATA002, CYREG_SCB1_EZ_DATA2
 4121              	.set CYREG_SCB1_EZ_DATA003, CYREG_SCB1_EZ_DATA3
 4122              	.set CYREG_SCB1_EZ_DATA004, CYREG_SCB1_EZ_DATA4
 4123              	.set CYREG_SCB1_EZ_DATA005, CYREG_SCB1_EZ_DATA5
 4124              	.set CYREG_SCB1_EZ_DATA006, CYREG_SCB1_EZ_DATA6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4125              	.set CYREG_SCB1_EZ_DATA007, CYREG_SCB1_EZ_DATA7
 4126              	.set CYREG_SCB1_EZ_DATA008, CYREG_SCB1_EZ_DATA8
 4127              	.set CYREG_SCB1_EZ_DATA009, CYREG_SCB1_EZ_DATA9
 4128              	.set CYREG_SCB1_EZ_DATA010, CYREG_SCB1_EZ_DATA10
 4129              	.set CYREG_SCB1_EZ_DATA011, CYREG_SCB1_EZ_DATA11
 4130              	.set CYREG_SCB1_EZ_DATA012, CYREG_SCB1_EZ_DATA12
 4131              	.set CYREG_SCB1_EZ_DATA013, CYREG_SCB1_EZ_DATA13
 4132              	.set CYREG_SCB1_EZ_DATA014, CYREG_SCB1_EZ_DATA14
 4133              	.set CYREG_SCB1_EZ_DATA015, CYREG_SCB1_EZ_DATA15
 4134              	.set CYREG_SCB1_EZ_DATA016, CYREG_SCB1_EZ_DATA16
 4135              	.set CYREG_SCB1_EZ_DATA017, CYREG_SCB1_EZ_DATA17
 4136              	.set CYREG_SCB1_EZ_DATA018, CYREG_SCB1_EZ_DATA18
 4137              	.set CYREG_SCB1_EZ_DATA019, CYREG_SCB1_EZ_DATA19
 4138              	.set CYREG_SCB1_EZ_DATA020, CYREG_SCB1_EZ_DATA20
 4139              	.set CYREG_SCB1_EZ_DATA021, CYREG_SCB1_EZ_DATA21
 4140              	.set CYREG_SCB1_EZ_DATA022, CYREG_SCB1_EZ_DATA22
 4141              	.set CYREG_SCB1_EZ_DATA023, CYREG_SCB1_EZ_DATA23
 4142              	.set CYREG_SCB1_EZ_DATA024, CYREG_SCB1_EZ_DATA24
 4143              	.set CYREG_SCB1_EZ_DATA025, CYREG_SCB1_EZ_DATA25
 4144              	.set CYREG_SCB1_EZ_DATA026, CYREG_SCB1_EZ_DATA26
 4145              	.set CYREG_SCB1_EZ_DATA027, CYREG_SCB1_EZ_DATA27
 4146              	.set CYREG_SCB1_EZ_DATA028, CYREG_SCB1_EZ_DATA28
 4147              	.set CYREG_SCB1_EZ_DATA029, CYREG_SCB1_EZ_DATA29
 4148              	.set CYREG_SCB1_EZ_DATA030, CYREG_SCB1_EZ_DATA30
 4149              	.set CYREG_SCB1_EZ_DATA031, CYREG_SCB1_EZ_DATA31
 4150              	.set CYREG_SCB2_EZ_DATA00, CYREG_SCB2_EZ_DATA0
 4151              	.set CYREG_SCB2_EZ_DATA01, CYREG_SCB2_EZ_DATA1
 4152              	.set CYREG_SCB2_EZ_DATA02, CYREG_SCB2_EZ_DATA2
 4153              	.set CYREG_SCB2_EZ_DATA03, CYREG_SCB2_EZ_DATA3
 4154              	.set CYREG_SCB2_EZ_DATA04, CYREG_SCB2_EZ_DATA4
 4155              	.set CYREG_SCB2_EZ_DATA05, CYREG_SCB2_EZ_DATA5
 4156              	.set CYREG_SCB2_EZ_DATA06, CYREG_SCB2_EZ_DATA6
 4157              	.set CYREG_SCB2_EZ_DATA07, CYREG_SCB2_EZ_DATA7
 4158              	.set CYREG_SCB2_EZ_DATA08, CYREG_SCB2_EZ_DATA8
 4159              	.set CYREG_SCB2_EZ_DATA09, CYREG_SCB2_EZ_DATA9
 4160              	.set CYREG_SCB2_EZ_DATA000, CYREG_SCB2_EZ_DATA0
 4161              	.set CYREG_SCB2_EZ_DATA001, CYREG_SCB2_EZ_DATA1
 4162              	.set CYREG_SCB2_EZ_DATA002, CYREG_SCB2_EZ_DATA2
 4163              	.set CYREG_SCB2_EZ_DATA003, CYREG_SCB2_EZ_DATA3
 4164              	.set CYREG_SCB2_EZ_DATA004, CYREG_SCB2_EZ_DATA4
 4165              	.set CYREG_SCB2_EZ_DATA005, CYREG_SCB2_EZ_DATA5
 4166              	.set CYREG_SCB2_EZ_DATA006, CYREG_SCB2_EZ_DATA6
 4167              	.set CYREG_SCB2_EZ_DATA007, CYREG_SCB2_EZ_DATA7
 4168              	.set CYREG_SCB2_EZ_DATA008, CYREG_SCB2_EZ_DATA8
 4169              	.set CYREG_SCB2_EZ_DATA009, CYREG_SCB2_EZ_DATA9
 4170              	.set CYREG_SCB2_EZ_DATA010, CYREG_SCB2_EZ_DATA10
 4171              	.set CYREG_SCB2_EZ_DATA011, CYREG_SCB2_EZ_DATA11
 4172              	.set CYREG_SCB2_EZ_DATA012, CYREG_SCB2_EZ_DATA12
 4173              	.set CYREG_SCB2_EZ_DATA013, CYREG_SCB2_EZ_DATA13
 4174              	.set CYREG_SCB2_EZ_DATA014, CYREG_SCB2_EZ_DATA14
 4175              	.set CYREG_SCB2_EZ_DATA015, CYREG_SCB2_EZ_DATA15
 4176              	.set CYREG_SCB2_EZ_DATA016, CYREG_SCB2_EZ_DATA16
 4177              	.set CYREG_SCB2_EZ_DATA017, CYREG_SCB2_EZ_DATA17
 4178              	.set CYREG_SCB2_EZ_DATA018, CYREG_SCB2_EZ_DATA18
 4179              	.set CYREG_SCB2_EZ_DATA019, CYREG_SCB2_EZ_DATA19
 4180              	.set CYREG_SCB2_EZ_DATA020, CYREG_SCB2_EZ_DATA20
 4181              	.set CYREG_SCB2_EZ_DATA021, CYREG_SCB2_EZ_DATA21
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4182              	.set CYREG_SCB2_EZ_DATA022, CYREG_SCB2_EZ_DATA22
 4183              	.set CYREG_SCB2_EZ_DATA023, CYREG_SCB2_EZ_DATA23
 4184              	.set CYREG_SCB2_EZ_DATA024, CYREG_SCB2_EZ_DATA24
 4185              	.set CYREG_SCB2_EZ_DATA025, CYREG_SCB2_EZ_DATA25
 4186              	.set CYREG_SCB2_EZ_DATA026, CYREG_SCB2_EZ_DATA26
 4187              	.set CYREG_SCB2_EZ_DATA027, CYREG_SCB2_EZ_DATA27
 4188              	.set CYREG_SCB2_EZ_DATA028, CYREG_SCB2_EZ_DATA28
 4189              	.set CYREG_SCB2_EZ_DATA029, CYREG_SCB2_EZ_DATA29
 4190              	.set CYREG_SCB2_EZ_DATA030, CYREG_SCB2_EZ_DATA30
 4191              	.set CYREG_SCB2_EZ_DATA031, CYREG_SCB2_EZ_DATA31
 4192              	.set CYREG_SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
 4193              	.set CYREG_SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
 4194              	.set CYREG_SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
 4195              	.set CYREG_SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
 4196              	.set CYREG_SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
 4197              	.set CYREG_SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
 4198              	.set CYREG_SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
 4199              	.set CYREG_SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
 4200              	.set CYREG_SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
 4201              	.set CYREG_SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
 4202              	.set CYREG_SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
 4203              	.set CYREG_SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
 4204              	.set CYREG_SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
 4205              	.set CYREG_SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
 4206              	.set CYREG_SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
 4207              	.set CYREG_SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
 4208              	.set CYREG_SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
 4209              	.set CYREG_SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
 4210              	.set CYREG_SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
 4211              	.set CYREG_SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
 4212              	.set CYREG_SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
 4213              	.set CYREG_SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
 4214              	.set CYREG_SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
 4215              	.set CYREG_SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
 4216              	.set CYREG_SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
 4217              	.set CYREG_SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
 4218              	.set CYREG_SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
 4219              	.set CYREG_SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
 4220              	.set CYREG_SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
 4221              	.set CYREG_SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
  20              	
  21              	/* EZI2C */
  22              	.set EZI2C_SCB__CTRL, CYREG_SCB1_CTRL
  23              	.set EZI2C_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
  24              	.set EZI2C_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
  25              	.set EZI2C_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
  26              	.set EZI2C_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
  27              	.set EZI2C_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
  28              	.set EZI2C_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
  29              	.set EZI2C_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
  30              	.set EZI2C_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
  31              	.set EZI2C_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
  32              	.set EZI2C_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
  33              	.set EZI2C_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
  34              	.set EZI2C_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
  35              	.set EZI2C_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
  36              	.set EZI2C_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


  37              	.set EZI2C_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
  38              	.set EZI2C_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
  39              	.set EZI2C_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
  40              	.set EZI2C_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
  41              	.set EZI2C_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
  42              	.set EZI2C_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
  43              	.set EZI2C_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
  44              	.set EZI2C_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
  45              	.set EZI2C_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
  46              	.set EZI2C_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
  47              	.set EZI2C_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
  48              	.set EZI2C_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
  49              	.set EZI2C_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
  50              	.set EZI2C_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
  51              	.set EZI2C_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
  52              	.set EZI2C_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
  53              	.set EZI2C_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
  54              	.set EZI2C_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
  55              	.set EZI2C_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
  56              	.set EZI2C_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
  57              	.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
  58              	.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
  59              	.set EZI2C_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
  60              	.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
  61              	.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
  62              	.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
  63              	.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
  64              	.set EZI2C_SCB__INTR_M, CYREG_SCB1_INTR_M
  65              	.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
  66              	.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
  67              	.set EZI2C_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
  68              	.set EZI2C_SCB__INTR_RX, CYREG_SCB1_INTR_RX
  69              	.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
  70              	.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
  71              	.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
  72              	.set EZI2C_SCB__INTR_S, CYREG_SCB1_INTR_S
  73              	.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
  74              	.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
  75              	.set EZI2C_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
  76              	.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
  77              	.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
  78              	.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
  79              	.set EZI2C_SCB__INTR_TX, CYREG_SCB1_INTR_TX
  80              	.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
  81              	.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
  82              	.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
  83              	.set EZI2C_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
  84              	.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
  85              	.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
  86              	.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
  87              	.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
  88              	.set EZI2C_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
  89              	.set EZI2C_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
  90              	.set EZI2C_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
  91              	.set EZI2C_SCB__SS0_POSISTION, 0
  92              	.set EZI2C_SCB__SS1_POSISTION, 1
  93              	.set EZI2C_SCB__SS2_POSISTION, 2
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


  94              	.set EZI2C_SCB__SS3_POSISTION, 3
  95              	.set EZI2C_SCB__STATUS, CYREG_SCB1_STATUS
  96              	.set EZI2C_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
  97              	.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
  98              	.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
  99              	.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 100              	.set EZI2C_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 101              	.set EZI2C_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
 102              	.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 103              	.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 104              	.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 105              	.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 106              	.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 107              	.set EZI2C_SCB_IRQ__INTC_MASK, 0x100
 108              	.set EZI2C_SCB_IRQ__INTC_NUMBER, 8
 109              	.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
 110              	.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 3
 111              	.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
 112              	.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
 113              	.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 114              	.set EZI2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
 115              	.set EZI2C_SCBCLK__DIV_ID, 0x00000041
 116              	.set EZI2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 117              	.set EZI2C_SCBCLK__PA_DIV_ID, 0x000000FF
 118              	.set EZI2C_scl__0__DR, CYREG_GPIO_PRT3_DR
 119              	.set EZI2C_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 120              	.set EZI2C_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 121              	.set EZI2C_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 122              	.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 123              	.set EZI2C_scl__0__HSIOM_GPIO, 0
 124              	.set EZI2C_scl__0__HSIOM_I2C, 14
 125              	.set EZI2C_scl__0__HSIOM_I2C_SCL, 14
 126              	.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
 127              	.set EZI2C_scl__0__HSIOM_SHIFT, 0
 128              	.set EZI2C_scl__0__HSIOM_SPI, 15
 129              	.set EZI2C_scl__0__HSIOM_SPI_MOSI, 15
 130              	.set EZI2C_scl__0__HSIOM_UART, 9
 131              	.set EZI2C_scl__0__HSIOM_UART_RX, 9
 132              	.set EZI2C_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 133              	.set EZI2C_scl__0__INTR, CYREG_GPIO_PRT3_INTR
 134              	.set EZI2C_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 135              	.set EZI2C_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 136              	.set EZI2C_scl__0__MASK, 0x01
 137              	.set EZI2C_scl__0__PC, CYREG_GPIO_PRT3_PC
 138              	.set EZI2C_scl__0__PC2, CYREG_GPIO_PRT3_PC2
 139              	.set EZI2C_scl__0__PORT, 3
 140              	.set EZI2C_scl__0__PS, CYREG_GPIO_PRT3_PS
 141              	.set EZI2C_scl__0__SHIFT, 0
 142              	.set EZI2C_scl__DR, CYREG_GPIO_PRT3_DR
 143              	.set EZI2C_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 144              	.set EZI2C_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
 145              	.set EZI2C_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
 146              	.set EZI2C_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 147              	.set EZI2C_scl__INTR, CYREG_GPIO_PRT3_INTR
 148              	.set EZI2C_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 149              	.set EZI2C_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
 150              	.set EZI2C_scl__MASK, 0x01
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 151              	.set EZI2C_scl__PC, CYREG_GPIO_PRT3_PC
 152              	.set EZI2C_scl__PC2, CYREG_GPIO_PRT3_PC2
 153              	.set EZI2C_scl__PORT, 3
 154              	.set EZI2C_scl__PS, CYREG_GPIO_PRT3_PS
 155              	.set EZI2C_scl__SHIFT, 0
 156              	.set EZI2C_sda__0__DR, CYREG_GPIO_PRT3_DR
 157              	.set EZI2C_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 158              	.set EZI2C_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 159              	.set EZI2C_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 160              	.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 161              	.set EZI2C_sda__0__HSIOM_GPIO, 0
 162              	.set EZI2C_sda__0__HSIOM_I2C, 14
 163              	.set EZI2C_sda__0__HSIOM_I2C_SDA, 14
 164              	.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
 165              	.set EZI2C_sda__0__HSIOM_SHIFT, 4
 166              	.set EZI2C_sda__0__HSIOM_SPI, 15
 167              	.set EZI2C_sda__0__HSIOM_SPI_MISO, 15
 168              	.set EZI2C_sda__0__HSIOM_UART, 9
 169              	.set EZI2C_sda__0__HSIOM_UART_TX, 9
 170              	.set EZI2C_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 171              	.set EZI2C_sda__0__INTR, CYREG_GPIO_PRT3_INTR
 172              	.set EZI2C_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 173              	.set EZI2C_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 174              	.set EZI2C_sda__0__MASK, 0x02
 175              	.set EZI2C_sda__0__PC, CYREG_GPIO_PRT3_PC
 176              	.set EZI2C_sda__0__PC2, CYREG_GPIO_PRT3_PC2
 177              	.set EZI2C_sda__0__PORT, 3
 178              	.set EZI2C_sda__0__PS, CYREG_GPIO_PRT3_PS
 179              	.set EZI2C_sda__0__SHIFT, 1
 180              	.set EZI2C_sda__DR, CYREG_GPIO_PRT3_DR
 181              	.set EZI2C_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 182              	.set EZI2C_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
 183              	.set EZI2C_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
 184              	.set EZI2C_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 185              	.set EZI2C_sda__INTR, CYREG_GPIO_PRT3_INTR
 186              	.set EZI2C_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 187              	.set EZI2C_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
 188              	.set EZI2C_sda__MASK, 0x02
 189              	.set EZI2C_sda__PC, CYREG_GPIO_PRT3_PC
 190              	.set EZI2C_sda__PC2, CYREG_GPIO_PRT3_PC2
 191              	.set EZI2C_sda__PORT, 3
 192              	.set EZI2C_sda__PS, CYREG_GPIO_PRT3_PS
 193              	.set EZI2C_sda__SHIFT, 1
 194              	
 195              	/* Red_LED */
 196              	.set Red_LED__0__DR, CYREG_GPIO_PRT3_DR
 197              	.set Red_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 198              	.set Red_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 199              	.set Red_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 200              	.set Red_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 201              	.set Red_LED__0__HSIOM_MASK, 0x000F0000
 202              	.set Red_LED__0__HSIOM_SHIFT, 16
 203              	.set Red_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 204              	.set Red_LED__0__INTR, CYREG_GPIO_PRT3_INTR
 205              	.set Red_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 206              	.set Red_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 207              	.set Red_LED__0__MASK, 0x10
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 208              	.set Red_LED__0__PC, CYREG_GPIO_PRT3_PC
 209              	.set Red_LED__0__PC2, CYREG_GPIO_PRT3_PC2
 210              	.set Red_LED__0__PORT, 3
 211              	.set Red_LED__0__PS, CYREG_GPIO_PRT3_PS
 212              	.set Red_LED__0__SHIFT, 4
 213              	.set Red_LED__DR, CYREG_GPIO_PRT3_DR
 214              	.set Red_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 215              	.set Red_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
 216              	.set Red_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
 217              	.set Red_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 218              	.set Red_LED__INTR, CYREG_GPIO_PRT3_INTR
 219              	.set Red_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 220              	.set Red_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
 221              	.set Red_LED__MASK, 0x10
 222              	.set Red_LED__PC, CYREG_GPIO_PRT3_PC
 223              	.set Red_LED__PC2, CYREG_GPIO_PRT3_PC2
 224              	.set Red_LED__PORT, 3
 225              	.set Red_LED__PS, CYREG_GPIO_PRT3_PS
 226              	.set Red_LED__SHIFT, 4
 227              	
 228              	/* CapSense */
 229              	.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
 230              	.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 231              	.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 232              	.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 233              	.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 234              	.set CapSense_Cmod__0__HSIOM_MASK, 0x000000F0
 235              	.set CapSense_Cmod__0__HSIOM_SHIFT, 4
 236              	.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 237              	.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
 238              	.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 239              	.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 240              	.set CapSense_Cmod__0__MASK, 0x02
 241              	.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
 242              	.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
 243              	.set CapSense_Cmod__0__PORT, 4
 244              	.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
 245              	.set CapSense_Cmod__0__SHIFT, 1
 246              	.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
 247              	.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 248              	.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
 249              	.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
 250              	.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 251              	.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
 252              	.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 253              	.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
 254              	.set CapSense_Cmod__Cmod__MASK, 0x02
 255              	.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
 256              	.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
 257              	.set CapSense_Cmod__Cmod__PORT, 4
 258              	.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
 259              	.set CapSense_Cmod__Cmod__SHIFT, 1
 260              	.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
 261              	.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 262              	.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
 263              	.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
 264              	.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 265              	.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
 266              	.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 267              	.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
 268              	.set CapSense_Cmod__MASK, 0x02
 269              	.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
 270              	.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
 271              	.set CapSense_Cmod__PORT, 4
 272              	.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
 273              	.set CapSense_Cmod__SHIFT, 1
 274              	.set CapSense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
 275              	.set CapSense_CSD__CMOD_PAD, 1
 276              	.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
 277              	.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
 278              	.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
 279              	.set CapSense_CSD__CSD_NUMBER, 0
 280              	.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS
 281              	.set CapSense_CSD__CSDCMP, CYREG_CSD_CSDCMP
 282              	.set CapSense_CSD__CSH_TANK_PAD, 2
 283              	.set CapSense_CSD__CSHIELD_PAD, 4
 284              	.set CapSense_CSD__DEDICATED_IO0, CapSense_CSD__CSHIELD_PAD
 285              	.set CapSense_CSD__HSCMP, CYREG_CSD_HSCMP
 286              	.set CapSense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
 287              	.set CapSense_CSD__REFGEN, CYREG_CSD_REFGEN
 288              	.set CapSense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
 289              	.set CapSense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
 290              	.set CapSense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
 291              	.set CapSense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
 292              	.set CapSense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
 293              	.set CapSense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
 294              	.set CapSense_CSD__SEQ_START, CYREG_CSD_SEQ_START
 295              	.set CapSense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
 296              	.set CapSense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
 297              	.set CapSense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
 298              	.set CapSense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
 299              	.set CapSense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
 300              	.set CapSense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
 301              	.set CapSense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
 302              	.set CapSense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
 303              	.set CapSense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
 304              	.set CapSense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
 305              	.set CapSense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
 306              	.set CapSense_CSD__SW_RES, CYREG_CSD_SW_RES
 307              	.set CapSense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
 308              	.set CapSense_CSD__VREF_EXT_PAD, 8
 309              	.set CapSense_IDACMod__CONFIG, CYREG_CSD_CONFIG
 310              	.set CapSense_IDACMod__IDAC, CYREG_CSD_IDACA
 311              	.set CapSense_IDACMod__POSITION, 0
 312              	.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 313              	.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 314              	.set CapSense_ISR__INTC_MASK, 0x2000
 315              	.set CapSense_ISR__INTC_NUMBER, 13
 316              	.set CapSense_ISR__INTC_PRIOR_MASK, 0xC000
 317              	.set CapSense_ISR__INTC_PRIOR_NUM, 3
 318              	.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR3
 319              	.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
 320              	.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 321              	.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 322              	.set CapSense_ModClk__DIV_ID, 0x00000040
 323              	.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 324              	.set CapSense_ModClk__PA_DIV_ID, 0x000000FF
 325              	.set CapSense_Shield__0__DR, CYREG_GPIO_PRT3_DR
 326              	.set CapSense_Shield__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 327              	.set CapSense_Shield__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 328              	.set CapSense_Shield__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 329              	.set CapSense_Shield__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 330              	.set CapSense_Shield__0__HSIOM_MASK, 0x00F00000
 331              	.set CapSense_Shield__0__HSIOM_SHIFT, 20
 332              	.set CapSense_Shield__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 333              	.set CapSense_Shield__0__INTR, CYREG_GPIO_PRT3_INTR
 334              	.set CapSense_Shield__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 335              	.set CapSense_Shield__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 336              	.set CapSense_Shield__0__MASK, 0x20
 337              	.set CapSense_Shield__0__PC, CYREG_GPIO_PRT3_PC
 338              	.set CapSense_Shield__0__PC2, CYREG_GPIO_PRT3_PC2
 339              	.set CapSense_Shield__0__PORT, 3
 340              	.set CapSense_Shield__0__PS, CYREG_GPIO_PRT3_PS
 341              	.set CapSense_Shield__0__SHIFT, 5
 342              	.set CapSense_Shield__DR, CYREG_GPIO_PRT3_DR
 343              	.set CapSense_Shield__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 344              	.set CapSense_Shield__DR_INV, CYREG_GPIO_PRT3_DR_INV
 345              	.set CapSense_Shield__DR_SET, CYREG_GPIO_PRT3_DR_SET
 346              	.set CapSense_Shield__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 347              	.set CapSense_Shield__INTR, CYREG_GPIO_PRT3_INTR
 348              	.set CapSense_Shield__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 349              	.set CapSense_Shield__INTSTAT, CYREG_GPIO_PRT3_INTR
 350              	.set CapSense_Shield__MASK, 0x20
 351              	.set CapSense_Shield__PC, CYREG_GPIO_PRT3_PC
 352              	.set CapSense_Shield__PC2, CYREG_GPIO_PRT3_PC2
 353              	.set CapSense_Shield__PORT, 3
 354              	.set CapSense_Shield__PS, CYREG_GPIO_PRT3_PS
 355              	.set CapSense_Shield__Shield__DR, CYREG_GPIO_PRT3_DR
 356              	.set CapSense_Shield__Shield__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 357              	.set CapSense_Shield__Shield__DR_INV, CYREG_GPIO_PRT3_DR_INV
 358              	.set CapSense_Shield__Shield__DR_SET, CYREG_GPIO_PRT3_DR_SET
 359              	.set CapSense_Shield__Shield__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 360              	.set CapSense_Shield__Shield__INTR, CYREG_GPIO_PRT3_INTR
 361              	.set CapSense_Shield__Shield__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 362              	.set CapSense_Shield__Shield__INTSTAT, CYREG_GPIO_PRT3_INTR
 363              	.set CapSense_Shield__Shield__MASK, 0x20
 364              	.set CapSense_Shield__Shield__PC, CYREG_GPIO_PRT3_PC
 365              	.set CapSense_Shield__Shield__PC2, CYREG_GPIO_PRT3_PC2
 366              	.set CapSense_Shield__Shield__PORT, 3
 367              	.set CapSense_Shield__Shield__PS, CYREG_GPIO_PRT3_PS
 368              	.set CapSense_Shield__Shield__SHIFT, 5
 369              	.set CapSense_Shield__SHIFT, 5
 370              	.set CapSense_Sns__0__DR, CYREG_GPIO_PRT1_DR
 371              	.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 372              	.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 373              	.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 374              	.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 375              	.set CapSense_Sns__0__HSIOM_MASK, 0xF0000000
 376              	.set CapSense_Sns__0__HSIOM_SHIFT, 28
 377              	.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 378              	.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT1_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 379              	.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 380              	.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 381              	.set CapSense_Sns__0__MASK, 0x80
 382              	.set CapSense_Sns__0__PC, CYREG_GPIO_PRT1_PC
 383              	.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT1_PC2
 384              	.set CapSense_Sns__0__PORT, 1
 385              	.set CapSense_Sns__0__PS, CYREG_GPIO_PRT1_PS
 386              	.set CapSense_Sns__0__SHIFT, 7
 387              	.set CapSense_Sns__1__DR, CYREG_GPIO_PRT2_DR
 388              	.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 389              	.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 390              	.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 391              	.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
 392              	.set CapSense_Sns__1__HSIOM_MASK, 0x0000000F
 393              	.set CapSense_Sns__1__HSIOM_SHIFT, 0
 394              	.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 395              	.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
 396              	.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 397              	.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
 398              	.set CapSense_Sns__1__MASK, 0x01
 399              	.set CapSense_Sns__1__PC, CYREG_GPIO_PRT2_PC
 400              	.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
 401              	.set CapSense_Sns__1__PORT, 2
 402              	.set CapSense_Sns__1__PS, CYREG_GPIO_PRT2_PS
 403              	.set CapSense_Sns__1__SHIFT, 0
 404              	.set CapSense_Sns__10__DR, CYREG_GPIO_PRT1_DR
 405              	.set CapSense_Sns__10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 406              	.set CapSense_Sns__10__DR_INV, CYREG_GPIO_PRT1_DR_INV
 407              	.set CapSense_Sns__10__DR_SET, CYREG_GPIO_PRT1_DR_SET
 408              	.set CapSense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL1
 409              	.set CapSense_Sns__10__HSIOM_MASK, 0x000000F0
 410              	.set CapSense_Sns__10__HSIOM_SHIFT, 4
 411              	.set CapSense_Sns__10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 412              	.set CapSense_Sns__10__INTR, CYREG_GPIO_PRT1_INTR
 413              	.set CapSense_Sns__10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 414              	.set CapSense_Sns__10__INTSTAT, CYREG_GPIO_PRT1_INTR
 415              	.set CapSense_Sns__10__MASK, 0x02
 416              	.set CapSense_Sns__10__PC, CYREG_GPIO_PRT1_PC
 417              	.set CapSense_Sns__10__PC2, CYREG_GPIO_PRT1_PC2
 418              	.set CapSense_Sns__10__PORT, 1
 419              	.set CapSense_Sns__10__PS, CYREG_GPIO_PRT1_PS
 420              	.set CapSense_Sns__10__SHIFT, 1
 421              	.set CapSense_Sns__11__DR, CYREG_GPIO_PRT1_DR
 422              	.set CapSense_Sns__11__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 423              	.set CapSense_Sns__11__DR_INV, CYREG_GPIO_PRT1_DR_INV
 424              	.set CapSense_Sns__11__DR_SET, CYREG_GPIO_PRT1_DR_SET
 425              	.set CapSense_Sns__11__HSIOM, CYREG_HSIOM_PORT_SEL1
 426              	.set CapSense_Sns__11__HSIOM_MASK, 0x00000F00
 427              	.set CapSense_Sns__11__HSIOM_SHIFT, 8
 428              	.set CapSense_Sns__11__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 429              	.set CapSense_Sns__11__INTR, CYREG_GPIO_PRT1_INTR
 430              	.set CapSense_Sns__11__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 431              	.set CapSense_Sns__11__INTSTAT, CYREG_GPIO_PRT1_INTR
 432              	.set CapSense_Sns__11__MASK, 0x04
 433              	.set CapSense_Sns__11__PC, CYREG_GPIO_PRT1_PC
 434              	.set CapSense_Sns__11__PC2, CYREG_GPIO_PRT1_PC2
 435              	.set CapSense_Sns__11__PORT, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 436              	.set CapSense_Sns__11__PS, CYREG_GPIO_PRT1_PS
 437              	.set CapSense_Sns__11__SHIFT, 2
 438              	.set CapSense_Sns__12__DR, CYREG_GPIO_PRT1_DR
 439              	.set CapSense_Sns__12__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 440              	.set CapSense_Sns__12__DR_INV, CYREG_GPIO_PRT1_DR_INV
 441              	.set CapSense_Sns__12__DR_SET, CYREG_GPIO_PRT1_DR_SET
 442              	.set CapSense_Sns__12__HSIOM, CYREG_HSIOM_PORT_SEL1
 443              	.set CapSense_Sns__12__HSIOM_MASK, 0x0000F000
 444              	.set CapSense_Sns__12__HSIOM_SHIFT, 12
 445              	.set CapSense_Sns__12__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 446              	.set CapSense_Sns__12__INTR, CYREG_GPIO_PRT1_INTR
 447              	.set CapSense_Sns__12__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 448              	.set CapSense_Sns__12__INTSTAT, CYREG_GPIO_PRT1_INTR
 449              	.set CapSense_Sns__12__MASK, 0x08
 450              	.set CapSense_Sns__12__PC, CYREG_GPIO_PRT1_PC
 451              	.set CapSense_Sns__12__PC2, CYREG_GPIO_PRT1_PC2
 452              	.set CapSense_Sns__12__PORT, 1
 453              	.set CapSense_Sns__12__PS, CYREG_GPIO_PRT1_PS
 454              	.set CapSense_Sns__12__SHIFT, 3
 455              	.set CapSense_Sns__13__DR, CYREG_GPIO_PRT1_DR
 456              	.set CapSense_Sns__13__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 457              	.set CapSense_Sns__13__DR_INV, CYREG_GPIO_PRT1_DR_INV
 458              	.set CapSense_Sns__13__DR_SET, CYREG_GPIO_PRT1_DR_SET
 459              	.set CapSense_Sns__13__HSIOM, CYREG_HSIOM_PORT_SEL1
 460              	.set CapSense_Sns__13__HSIOM_MASK, 0x000F0000
 461              	.set CapSense_Sns__13__HSIOM_SHIFT, 16
 462              	.set CapSense_Sns__13__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 463              	.set CapSense_Sns__13__INTR, CYREG_GPIO_PRT1_INTR
 464              	.set CapSense_Sns__13__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 465              	.set CapSense_Sns__13__INTSTAT, CYREG_GPIO_PRT1_INTR
 466              	.set CapSense_Sns__13__MASK, 0x10
 467              	.set CapSense_Sns__13__PC, CYREG_GPIO_PRT1_PC
 468              	.set CapSense_Sns__13__PC2, CYREG_GPIO_PRT1_PC2
 469              	.set CapSense_Sns__13__PORT, 1
 470              	.set CapSense_Sns__13__PS, CYREG_GPIO_PRT1_PS
 471              	.set CapSense_Sns__13__SHIFT, 4
 472              	.set CapSense_Sns__14__DR, CYREG_GPIO_PRT0_DR
 473              	.set CapSense_Sns__14__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 474              	.set CapSense_Sns__14__DR_INV, CYREG_GPIO_PRT0_DR_INV
 475              	.set CapSense_Sns__14__DR_SET, CYREG_GPIO_PRT0_DR_SET
 476              	.set CapSense_Sns__14__HSIOM, CYREG_HSIOM_PORT_SEL0
 477              	.set CapSense_Sns__14__HSIOM_MASK, 0x000000F0
 478              	.set CapSense_Sns__14__HSIOM_SHIFT, 4
 479              	.set CapSense_Sns__14__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 480              	.set CapSense_Sns__14__INTR, CYREG_GPIO_PRT0_INTR
 481              	.set CapSense_Sns__14__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 482              	.set CapSense_Sns__14__INTSTAT, CYREG_GPIO_PRT0_INTR
 483              	.set CapSense_Sns__14__MASK, 0x02
 484              	.set CapSense_Sns__14__PC, CYREG_GPIO_PRT0_PC
 485              	.set CapSense_Sns__14__PC2, CYREG_GPIO_PRT0_PC2
 486              	.set CapSense_Sns__14__PORT, 0
 487              	.set CapSense_Sns__14__PS, CYREG_GPIO_PRT0_PS
 488              	.set CapSense_Sns__14__SHIFT, 1
 489              	.set CapSense_Sns__15__DR, CYREG_GPIO_PRT0_DR
 490              	.set CapSense_Sns__15__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 491              	.set CapSense_Sns__15__DR_INV, CYREG_GPIO_PRT0_DR_INV
 492              	.set CapSense_Sns__15__DR_SET, CYREG_GPIO_PRT0_DR_SET
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 493              	.set CapSense_Sns__15__HSIOM, CYREG_HSIOM_PORT_SEL0
 494              	.set CapSense_Sns__15__HSIOM_MASK, 0x00000F00
 495              	.set CapSense_Sns__15__HSIOM_SHIFT, 8
 496              	.set CapSense_Sns__15__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 497              	.set CapSense_Sns__15__INTR, CYREG_GPIO_PRT0_INTR
 498              	.set CapSense_Sns__15__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 499              	.set CapSense_Sns__15__INTSTAT, CYREG_GPIO_PRT0_INTR
 500              	.set CapSense_Sns__15__MASK, 0x04
 501              	.set CapSense_Sns__15__PC, CYREG_GPIO_PRT0_PC
 502              	.set CapSense_Sns__15__PC2, CYREG_GPIO_PRT0_PC2
 503              	.set CapSense_Sns__15__PORT, 0
 504              	.set CapSense_Sns__15__PS, CYREG_GPIO_PRT0_PS
 505              	.set CapSense_Sns__15__SHIFT, 2
 506              	.set CapSense_Sns__2__DR, CYREG_GPIO_PRT2_DR
 507              	.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 508              	.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 509              	.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 510              	.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
 511              	.set CapSense_Sns__2__HSIOM_MASK, 0x000000F0
 512              	.set CapSense_Sns__2__HSIOM_SHIFT, 4
 513              	.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 514              	.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT2_INTR
 515              	.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 516              	.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT2_INTR
 517              	.set CapSense_Sns__2__MASK, 0x02
 518              	.set CapSense_Sns__2__PC, CYREG_GPIO_PRT2_PC
 519              	.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT2_PC2
 520              	.set CapSense_Sns__2__PORT, 2
 521              	.set CapSense_Sns__2__PS, CYREG_GPIO_PRT2_PS
 522              	.set CapSense_Sns__2__SHIFT, 1
 523              	.set CapSense_Sns__3__DR, CYREG_GPIO_PRT2_DR
 524              	.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 525              	.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
 526              	.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
 527              	.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
 528              	.set CapSense_Sns__3__HSIOM_MASK, 0x00000F00
 529              	.set CapSense_Sns__3__HSIOM_SHIFT, 8
 530              	.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 531              	.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
 532              	.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 533              	.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
 534              	.set CapSense_Sns__3__MASK, 0x04
 535              	.set CapSense_Sns__3__PC, CYREG_GPIO_PRT2_PC
 536              	.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
 537              	.set CapSense_Sns__3__PORT, 2
 538              	.set CapSense_Sns__3__PS, CYREG_GPIO_PRT2_PS
 539              	.set CapSense_Sns__3__SHIFT, 2
 540              	.set CapSense_Sns__4__DR, CYREG_GPIO_PRT2_DR
 541              	.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 542              	.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
 543              	.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
 544              	.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL2
 545              	.set CapSense_Sns__4__HSIOM_MASK, 0x0000F000
 546              	.set CapSense_Sns__4__HSIOM_SHIFT, 12
 547              	.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 548              	.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT2_INTR
 549              	.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 550              	.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT2_INTR
 551              	.set CapSense_Sns__4__MASK, 0x08
 552              	.set CapSense_Sns__4__PC, CYREG_GPIO_PRT2_PC
 553              	.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT2_PC2
 554              	.set CapSense_Sns__4__PORT, 2
 555              	.set CapSense_Sns__4__PS, CYREG_GPIO_PRT2_PS
 556              	.set CapSense_Sns__4__SHIFT, 3
 557              	.set CapSense_Sns__5__DR, CYREG_GPIO_PRT0_DR
 558              	.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 559              	.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
 560              	.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
 561              	.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL0
 562              	.set CapSense_Sns__5__HSIOM_MASK, 0x0000F000
 563              	.set CapSense_Sns__5__HSIOM_SHIFT, 12
 564              	.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 565              	.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT0_INTR
 566              	.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 567              	.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT0_INTR
 568              	.set CapSense_Sns__5__MASK, 0x08
 569              	.set CapSense_Sns__5__PC, CYREG_GPIO_PRT0_PC
 570              	.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT0_PC2
 571              	.set CapSense_Sns__5__PORT, 0
 572              	.set CapSense_Sns__5__PS, CYREG_GPIO_PRT0_PS
 573              	.set CapSense_Sns__5__SHIFT, 3
 574              	.set CapSense_Sns__6__DR, CYREG_GPIO_PRT0_DR
 575              	.set CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 576              	.set CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
 577              	.set CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
 578              	.set CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL0
 579              	.set CapSense_Sns__6__HSIOM_MASK, 0x0F000000
 580              	.set CapSense_Sns__6__HSIOM_SHIFT, 24
 581              	.set CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 582              	.set CapSense_Sns__6__INTR, CYREG_GPIO_PRT0_INTR
 583              	.set CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 584              	.set CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT0_INTR
 585              	.set CapSense_Sns__6__MASK, 0x40
 586              	.set CapSense_Sns__6__PC, CYREG_GPIO_PRT0_PC
 587              	.set CapSense_Sns__6__PC2, CYREG_GPIO_PRT0_PC2
 588              	.set CapSense_Sns__6__PORT, 0
 589              	.set CapSense_Sns__6__PS, CYREG_GPIO_PRT0_PS
 590              	.set CapSense_Sns__6__SHIFT, 6
 591              	.set CapSense_Sns__7__DR, CYREG_GPIO_PRT0_DR
 592              	.set CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 593              	.set CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT0_DR_INV
 594              	.set CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT0_DR_SET
 595              	.set CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL0
 596              	.set CapSense_Sns__7__HSIOM_MASK, 0x0000000F
 597              	.set CapSense_Sns__7__HSIOM_SHIFT, 0
 598              	.set CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 599              	.set CapSense_Sns__7__INTR, CYREG_GPIO_PRT0_INTR
 600              	.set CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 601              	.set CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT0_INTR
 602              	.set CapSense_Sns__7__MASK, 0x01
 603              	.set CapSense_Sns__7__PC, CYREG_GPIO_PRT0_PC
 604              	.set CapSense_Sns__7__PC2, CYREG_GPIO_PRT0_PC2
 605              	.set CapSense_Sns__7__PORT, 0
 606              	.set CapSense_Sns__7__PS, CYREG_GPIO_PRT0_PS
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


 607              	.set CapSense_Sns__7__SHIFT, 0
 608              	.set CapSense_Sns__8__DR, CYREG_GPIO_PRT1_DR
 609              	.set CapSense_Sns__8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 610              	.set CapSense_Sns__8__DR_INV, CYREG_GPIO_PRT1_DR_INV
 611              	.set CapSense_Sns__8__DR_SET, CYREG_GPIO_PRT1_DR_SET
 612              	.set CapSense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL1
 613              	.set CapSense_Sns__8__HSIOM_MASK, 0x00F00000
 614              	.set CapSense_Sns__8__HSIOM_SHIFT, 20
 615              	.set CapSense_Sns__8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 616              	.set CapSense_Sns__8__INTR, CYREG_GPIO_PRT1_INTR
 617              	.set CapSense_Sns__8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 618              	.set CapSense_Sns__8__INTSTAT, CYREG_GPIO_PRT1_INTR
 619              	.set CapSense_Sns__8__MASK, 0x20
 620              	.set CapSense_Sns__8__PC, CYREG_GPIO_PRT1_PC
 621              	.set CapSense_Sns__8__PC2, CYREG_GPIO_PRT1_PC2
 622              	.set CapSense_Sns__8__PORT, 1
 623              	.set CapSense_Sns__8__PS, CYREG_GPIO_PRT1_PS
 624              	.set CapSense_Sns__8__SHIFT, 5
 625              	.set CapSense_Sns__9__DR, CYREG_GPIO_PRT1_DR
 626              	.set CapSense_Sns__9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 627              	.set CapSense_Sns__9__DR_INV, CYREG_GPIO_PRT1_DR_INV
 628              	.set CapSense_Sns__9__DR_SET, CYREG_GPIO_PRT1_DR_SET
 629              	.set CapSense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL1
 630              	.set CapSense_Sns__9__HSIOM_MASK, 0x0000000F
 631              	.set CapSense_Sns__9__HSIOM_SHIFT, 0
 632              	.set CapSense_Sns__9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 633              	.set CapSense_Sns__9__INTR, CYREG_GPIO_PRT1_INTR
 634              	.set CapSense_Sns__9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 635              	.set CapSense_Sns__9__INTSTAT, CYREG_GPIO_PRT1_INTR
 636              	.set CapSense_Sns__9__MASK, 0x01
 637              	.set CapSense_Sns__9__PC, CYREG_GPIO_PRT1_PC
 638              	.set CapSense_Sns__9__PC2, CYREG_GPIO_PRT1_PC2
 639              	.set CapSense_Sns__9__PORT, 1
 640              	.set CapSense_Sns__9__PS, CYREG_GPIO_PRT1_PS
 641              	.set CapSense_Sns__9__SHIFT, 0
 642              	.set CapSense_Sns__LeftClick_Sns0__DR, CYREG_GPIO_PRT0_DR
 643              	.set CapSense_Sns__LeftClick_Sns0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 644              	.set CapSense_Sns__LeftClick_Sns0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 645              	.set CapSense_Sns__LeftClick_Sns0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 646              	.set CapSense_Sns__LeftClick_Sns0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 647              	.set CapSense_Sns__LeftClick_Sns0__INTR, CYREG_GPIO_PRT0_INTR
 648              	.set CapSense_Sns__LeftClick_Sns0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 649              	.set CapSense_Sns__LeftClick_Sns0__INTSTAT, CYREG_GPIO_PRT0_INTR
 650              	.set CapSense_Sns__LeftClick_Sns0__MASK, 0x02
 651              	.set CapSense_Sns__LeftClick_Sns0__PC, CYREG_GPIO_PRT0_PC
 652              	.set CapSense_Sns__LeftClick_Sns0__PC2, CYREG_GPIO_PRT0_PC2
 653              	.set CapSense_Sns__LeftClick_Sns0__PORT, 0
 654              	.set CapSense_Sns__LeftClick_Sns0__PS, CYREG_GPIO_PRT0_PS
 655              	.set CapSense_Sns__LeftClick_Sns0__SHIFT, 1
 656              	.set CapSense_Sns__RightClick_Sns0__DR, CYREG_GPIO_PRT0_DR
 657              	.set CapSense_Sns__RightClick_Sns0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 658              	.set CapSense_Sns__RightClick_Sns0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 659              	.set CapSense_Sns__RightClick_Sns0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 660              	.set CapSense_Sns__RightClick_Sns0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 661              	.set CapSense_Sns__RightClick_Sns0__INTR, CYREG_GPIO_PRT0_INTR
 662              	.set CapSense_Sns__RightClick_Sns0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 663              	.set CapSense_Sns__RightClick_Sns0__INTSTAT, CYREG_GPIO_PRT0_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


 664              	.set CapSense_Sns__RightClick_Sns0__MASK, 0x04
 665              	.set CapSense_Sns__RightClick_Sns0__PC, CYREG_GPIO_PRT0_PC
 666              	.set CapSense_Sns__RightClick_Sns0__PC2, CYREG_GPIO_PRT0_PC2
 667              	.set CapSense_Sns__RightClick_Sns0__PORT, 0
 668              	.set CapSense_Sns__RightClick_Sns0__PS, CYREG_GPIO_PRT0_PS
 669              	.set CapSense_Sns__RightClick_Sns0__SHIFT, 2
 670              	.set CapSense_Sns__Trackpad_Col0__DR, CYREG_GPIO_PRT1_DR
 671              	.set CapSense_Sns__Trackpad_Col0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 672              	.set CapSense_Sns__Trackpad_Col0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 673              	.set CapSense_Sns__Trackpad_Col0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 674              	.set CapSense_Sns__Trackpad_Col0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 675              	.set CapSense_Sns__Trackpad_Col0__INTR, CYREG_GPIO_PRT1_INTR
 676              	.set CapSense_Sns__Trackpad_Col0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 677              	.set CapSense_Sns__Trackpad_Col0__INTSTAT, CYREG_GPIO_PRT1_INTR
 678              	.set CapSense_Sns__Trackpad_Col0__MASK, 0x80
 679              	.set CapSense_Sns__Trackpad_Col0__PC, CYREG_GPIO_PRT1_PC
 680              	.set CapSense_Sns__Trackpad_Col0__PC2, CYREG_GPIO_PRT1_PC2
 681              	.set CapSense_Sns__Trackpad_Col0__PORT, 1
 682              	.set CapSense_Sns__Trackpad_Col0__PS, CYREG_GPIO_PRT1_PS
 683              	.set CapSense_Sns__Trackpad_Col0__SHIFT, 7
 684              	.set CapSense_Sns__Trackpad_Col1__DR, CYREG_GPIO_PRT2_DR
 685              	.set CapSense_Sns__Trackpad_Col1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 686              	.set CapSense_Sns__Trackpad_Col1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 687              	.set CapSense_Sns__Trackpad_Col1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 688              	.set CapSense_Sns__Trackpad_Col1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 689              	.set CapSense_Sns__Trackpad_Col1__INTR, CYREG_GPIO_PRT2_INTR
 690              	.set CapSense_Sns__Trackpad_Col1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 691              	.set CapSense_Sns__Trackpad_Col1__INTSTAT, CYREG_GPIO_PRT2_INTR
 692              	.set CapSense_Sns__Trackpad_Col1__MASK, 0x01
 693              	.set CapSense_Sns__Trackpad_Col1__PC, CYREG_GPIO_PRT2_PC
 694              	.set CapSense_Sns__Trackpad_Col1__PC2, CYREG_GPIO_PRT2_PC2
 695              	.set CapSense_Sns__Trackpad_Col1__PORT, 2
 696              	.set CapSense_Sns__Trackpad_Col1__PS, CYREG_GPIO_PRT2_PS
 697              	.set CapSense_Sns__Trackpad_Col1__SHIFT, 0
 698              	.set CapSense_Sns__Trackpad_Col2__DR, CYREG_GPIO_PRT2_DR
 699              	.set CapSense_Sns__Trackpad_Col2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 700              	.set CapSense_Sns__Trackpad_Col2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 701              	.set CapSense_Sns__Trackpad_Col2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 702              	.set CapSense_Sns__Trackpad_Col2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 703              	.set CapSense_Sns__Trackpad_Col2__INTR, CYREG_GPIO_PRT2_INTR
 704              	.set CapSense_Sns__Trackpad_Col2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 705              	.set CapSense_Sns__Trackpad_Col2__INTSTAT, CYREG_GPIO_PRT2_INTR
 706              	.set CapSense_Sns__Trackpad_Col2__MASK, 0x02
 707              	.set CapSense_Sns__Trackpad_Col2__PC, CYREG_GPIO_PRT2_PC
 708              	.set CapSense_Sns__Trackpad_Col2__PC2, CYREG_GPIO_PRT2_PC2
 709              	.set CapSense_Sns__Trackpad_Col2__PORT, 2
 710              	.set CapSense_Sns__Trackpad_Col2__PS, CYREG_GPIO_PRT2_PS
 711              	.set CapSense_Sns__Trackpad_Col2__SHIFT, 1
 712              	.set CapSense_Sns__Trackpad_Col3__DR, CYREG_GPIO_PRT2_DR
 713              	.set CapSense_Sns__Trackpad_Col3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 714              	.set CapSense_Sns__Trackpad_Col3__DR_INV, CYREG_GPIO_PRT2_DR_INV
 715              	.set CapSense_Sns__Trackpad_Col3__DR_SET, CYREG_GPIO_PRT2_DR_SET
 716              	.set CapSense_Sns__Trackpad_Col3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 717              	.set CapSense_Sns__Trackpad_Col3__INTR, CYREG_GPIO_PRT2_INTR
 718              	.set CapSense_Sns__Trackpad_Col3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 719              	.set CapSense_Sns__Trackpad_Col3__INTSTAT, CYREG_GPIO_PRT2_INTR
 720              	.set CapSense_Sns__Trackpad_Col3__MASK, 0x04
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 721              	.set CapSense_Sns__Trackpad_Col3__PC, CYREG_GPIO_PRT2_PC
 722              	.set CapSense_Sns__Trackpad_Col3__PC2, CYREG_GPIO_PRT2_PC2
 723              	.set CapSense_Sns__Trackpad_Col3__PORT, 2
 724              	.set CapSense_Sns__Trackpad_Col3__PS, CYREG_GPIO_PRT2_PS
 725              	.set CapSense_Sns__Trackpad_Col3__SHIFT, 2
 726              	.set CapSense_Sns__Trackpad_Col4__DR, CYREG_GPIO_PRT2_DR
 727              	.set CapSense_Sns__Trackpad_Col4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 728              	.set CapSense_Sns__Trackpad_Col4__DR_INV, CYREG_GPIO_PRT2_DR_INV
 729              	.set CapSense_Sns__Trackpad_Col4__DR_SET, CYREG_GPIO_PRT2_DR_SET
 730              	.set CapSense_Sns__Trackpad_Col4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 731              	.set CapSense_Sns__Trackpad_Col4__INTR, CYREG_GPIO_PRT2_INTR
 732              	.set CapSense_Sns__Trackpad_Col4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 733              	.set CapSense_Sns__Trackpad_Col4__INTSTAT, CYREG_GPIO_PRT2_INTR
 734              	.set CapSense_Sns__Trackpad_Col4__MASK, 0x08
 735              	.set CapSense_Sns__Trackpad_Col4__PC, CYREG_GPIO_PRT2_PC
 736              	.set CapSense_Sns__Trackpad_Col4__PC2, CYREG_GPIO_PRT2_PC2
 737              	.set CapSense_Sns__Trackpad_Col4__PORT, 2
 738              	.set CapSense_Sns__Trackpad_Col4__PS, CYREG_GPIO_PRT2_PS
 739              	.set CapSense_Sns__Trackpad_Col4__SHIFT, 3
 740              	.set CapSense_Sns__Trackpad_Col5__DR, CYREG_GPIO_PRT0_DR
 741              	.set CapSense_Sns__Trackpad_Col5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 742              	.set CapSense_Sns__Trackpad_Col5__DR_INV, CYREG_GPIO_PRT0_DR_INV
 743              	.set CapSense_Sns__Trackpad_Col5__DR_SET, CYREG_GPIO_PRT0_DR_SET
 744              	.set CapSense_Sns__Trackpad_Col5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 745              	.set CapSense_Sns__Trackpad_Col5__INTR, CYREG_GPIO_PRT0_INTR
 746              	.set CapSense_Sns__Trackpad_Col5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 747              	.set CapSense_Sns__Trackpad_Col5__INTSTAT, CYREG_GPIO_PRT0_INTR
 748              	.set CapSense_Sns__Trackpad_Col5__MASK, 0x08
 749              	.set CapSense_Sns__Trackpad_Col5__PC, CYREG_GPIO_PRT0_PC
 750              	.set CapSense_Sns__Trackpad_Col5__PC2, CYREG_GPIO_PRT0_PC2
 751              	.set CapSense_Sns__Trackpad_Col5__PORT, 0
 752              	.set CapSense_Sns__Trackpad_Col5__PS, CYREG_GPIO_PRT0_PS
 753              	.set CapSense_Sns__Trackpad_Col5__SHIFT, 3
 754              	.set CapSense_Sns__Trackpad_Col6__DR, CYREG_GPIO_PRT0_DR
 755              	.set CapSense_Sns__Trackpad_Col6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 756              	.set CapSense_Sns__Trackpad_Col6__DR_INV, CYREG_GPIO_PRT0_DR_INV
 757              	.set CapSense_Sns__Trackpad_Col6__DR_SET, CYREG_GPIO_PRT0_DR_SET
 758              	.set CapSense_Sns__Trackpad_Col6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 759              	.set CapSense_Sns__Trackpad_Col6__INTR, CYREG_GPIO_PRT0_INTR
 760              	.set CapSense_Sns__Trackpad_Col6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 761              	.set CapSense_Sns__Trackpad_Col6__INTSTAT, CYREG_GPIO_PRT0_INTR
 762              	.set CapSense_Sns__Trackpad_Col6__MASK, 0x40
 763              	.set CapSense_Sns__Trackpad_Col6__PC, CYREG_GPIO_PRT0_PC
 764              	.set CapSense_Sns__Trackpad_Col6__PC2, CYREG_GPIO_PRT0_PC2
 765              	.set CapSense_Sns__Trackpad_Col6__PORT, 0
 766              	.set CapSense_Sns__Trackpad_Col6__PS, CYREG_GPIO_PRT0_PS
 767              	.set CapSense_Sns__Trackpad_Col6__SHIFT, 6
 768              	.set CapSense_Sns__Trackpad_Row0__DR, CYREG_GPIO_PRT0_DR
 769              	.set CapSense_Sns__Trackpad_Row0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 770              	.set CapSense_Sns__Trackpad_Row0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 771              	.set CapSense_Sns__Trackpad_Row0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 772              	.set CapSense_Sns__Trackpad_Row0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 773              	.set CapSense_Sns__Trackpad_Row0__INTR, CYREG_GPIO_PRT0_INTR
 774              	.set CapSense_Sns__Trackpad_Row0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 775              	.set CapSense_Sns__Trackpad_Row0__INTSTAT, CYREG_GPIO_PRT0_INTR
 776              	.set CapSense_Sns__Trackpad_Row0__MASK, 0x01
 777              	.set CapSense_Sns__Trackpad_Row0__PC, CYREG_GPIO_PRT0_PC
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 778              	.set CapSense_Sns__Trackpad_Row0__PC2, CYREG_GPIO_PRT0_PC2
 779              	.set CapSense_Sns__Trackpad_Row0__PORT, 0
 780              	.set CapSense_Sns__Trackpad_Row0__PS, CYREG_GPIO_PRT0_PS
 781              	.set CapSense_Sns__Trackpad_Row0__SHIFT, 0
 782              	.set CapSense_Sns__Trackpad_Row1__DR, CYREG_GPIO_PRT1_DR
 783              	.set CapSense_Sns__Trackpad_Row1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 784              	.set CapSense_Sns__Trackpad_Row1__DR_INV, CYREG_GPIO_PRT1_DR_INV
 785              	.set CapSense_Sns__Trackpad_Row1__DR_SET, CYREG_GPIO_PRT1_DR_SET
 786              	.set CapSense_Sns__Trackpad_Row1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 787              	.set CapSense_Sns__Trackpad_Row1__INTR, CYREG_GPIO_PRT1_INTR
 788              	.set CapSense_Sns__Trackpad_Row1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 789              	.set CapSense_Sns__Trackpad_Row1__INTSTAT, CYREG_GPIO_PRT1_INTR
 790              	.set CapSense_Sns__Trackpad_Row1__MASK, 0x20
 791              	.set CapSense_Sns__Trackpad_Row1__PC, CYREG_GPIO_PRT1_PC
 792              	.set CapSense_Sns__Trackpad_Row1__PC2, CYREG_GPIO_PRT1_PC2
 793              	.set CapSense_Sns__Trackpad_Row1__PORT, 1
 794              	.set CapSense_Sns__Trackpad_Row1__PS, CYREG_GPIO_PRT1_PS
 795              	.set CapSense_Sns__Trackpad_Row1__SHIFT, 5
 796              	.set CapSense_Sns__Trackpad_Row2__DR, CYREG_GPIO_PRT1_DR
 797              	.set CapSense_Sns__Trackpad_Row2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 798              	.set CapSense_Sns__Trackpad_Row2__DR_INV, CYREG_GPIO_PRT1_DR_INV
 799              	.set CapSense_Sns__Trackpad_Row2__DR_SET, CYREG_GPIO_PRT1_DR_SET
 800              	.set CapSense_Sns__Trackpad_Row2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 801              	.set CapSense_Sns__Trackpad_Row2__INTR, CYREG_GPIO_PRT1_INTR
 802              	.set CapSense_Sns__Trackpad_Row2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 803              	.set CapSense_Sns__Trackpad_Row2__INTSTAT, CYREG_GPIO_PRT1_INTR
 804              	.set CapSense_Sns__Trackpad_Row2__MASK, 0x01
 805              	.set CapSense_Sns__Trackpad_Row2__PC, CYREG_GPIO_PRT1_PC
 806              	.set CapSense_Sns__Trackpad_Row2__PC2, CYREG_GPIO_PRT1_PC2
 807              	.set CapSense_Sns__Trackpad_Row2__PORT, 1
 808              	.set CapSense_Sns__Trackpad_Row2__PS, CYREG_GPIO_PRT1_PS
 809              	.set CapSense_Sns__Trackpad_Row2__SHIFT, 0
 810              	.set CapSense_Sns__Trackpad_Row3__DR, CYREG_GPIO_PRT1_DR
 811              	.set CapSense_Sns__Trackpad_Row3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 812              	.set CapSense_Sns__Trackpad_Row3__DR_INV, CYREG_GPIO_PRT1_DR_INV
 813              	.set CapSense_Sns__Trackpad_Row3__DR_SET, CYREG_GPIO_PRT1_DR_SET
 814              	.set CapSense_Sns__Trackpad_Row3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 815              	.set CapSense_Sns__Trackpad_Row3__INTR, CYREG_GPIO_PRT1_INTR
 816              	.set CapSense_Sns__Trackpad_Row3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 817              	.set CapSense_Sns__Trackpad_Row3__INTSTAT, CYREG_GPIO_PRT1_INTR
 818              	.set CapSense_Sns__Trackpad_Row3__MASK, 0x02
 819              	.set CapSense_Sns__Trackpad_Row3__PC, CYREG_GPIO_PRT1_PC
 820              	.set CapSense_Sns__Trackpad_Row3__PC2, CYREG_GPIO_PRT1_PC2
 821              	.set CapSense_Sns__Trackpad_Row3__PORT, 1
 822              	.set CapSense_Sns__Trackpad_Row3__PS, CYREG_GPIO_PRT1_PS
 823              	.set CapSense_Sns__Trackpad_Row3__SHIFT, 1
 824              	.set CapSense_Sns__Trackpad_Row4__DR, CYREG_GPIO_PRT1_DR
 825              	.set CapSense_Sns__Trackpad_Row4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 826              	.set CapSense_Sns__Trackpad_Row4__DR_INV, CYREG_GPIO_PRT1_DR_INV
 827              	.set CapSense_Sns__Trackpad_Row4__DR_SET, CYREG_GPIO_PRT1_DR_SET
 828              	.set CapSense_Sns__Trackpad_Row4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 829              	.set CapSense_Sns__Trackpad_Row4__INTR, CYREG_GPIO_PRT1_INTR
 830              	.set CapSense_Sns__Trackpad_Row4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 831              	.set CapSense_Sns__Trackpad_Row4__INTSTAT, CYREG_GPIO_PRT1_INTR
 832              	.set CapSense_Sns__Trackpad_Row4__MASK, 0x04
 833              	.set CapSense_Sns__Trackpad_Row4__PC, CYREG_GPIO_PRT1_PC
 834              	.set CapSense_Sns__Trackpad_Row4__PC2, CYREG_GPIO_PRT1_PC2
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 835              	.set CapSense_Sns__Trackpad_Row4__PORT, 1
 836              	.set CapSense_Sns__Trackpad_Row4__PS, CYREG_GPIO_PRT1_PS
 837              	.set CapSense_Sns__Trackpad_Row4__SHIFT, 2
 838              	.set CapSense_Sns__Trackpad_Row5__DR, CYREG_GPIO_PRT1_DR
 839              	.set CapSense_Sns__Trackpad_Row5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 840              	.set CapSense_Sns__Trackpad_Row5__DR_INV, CYREG_GPIO_PRT1_DR_INV
 841              	.set CapSense_Sns__Trackpad_Row5__DR_SET, CYREG_GPIO_PRT1_DR_SET
 842              	.set CapSense_Sns__Trackpad_Row5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 843              	.set CapSense_Sns__Trackpad_Row5__INTR, CYREG_GPIO_PRT1_INTR
 844              	.set CapSense_Sns__Trackpad_Row5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 845              	.set CapSense_Sns__Trackpad_Row5__INTSTAT, CYREG_GPIO_PRT1_INTR
 846              	.set CapSense_Sns__Trackpad_Row5__MASK, 0x08
 847              	.set CapSense_Sns__Trackpad_Row5__PC, CYREG_GPIO_PRT1_PC
 848              	.set CapSense_Sns__Trackpad_Row5__PC2, CYREG_GPIO_PRT1_PC2
 849              	.set CapSense_Sns__Trackpad_Row5__PORT, 1
 850              	.set CapSense_Sns__Trackpad_Row5__PS, CYREG_GPIO_PRT1_PS
 851              	.set CapSense_Sns__Trackpad_Row5__SHIFT, 3
 852              	.set CapSense_Sns__Trackpad_Row6__DR, CYREG_GPIO_PRT1_DR
 853              	.set CapSense_Sns__Trackpad_Row6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 854              	.set CapSense_Sns__Trackpad_Row6__DR_INV, CYREG_GPIO_PRT1_DR_INV
 855              	.set CapSense_Sns__Trackpad_Row6__DR_SET, CYREG_GPIO_PRT1_DR_SET
 856              	.set CapSense_Sns__Trackpad_Row6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 857              	.set CapSense_Sns__Trackpad_Row6__INTR, CYREG_GPIO_PRT1_INTR
 858              	.set CapSense_Sns__Trackpad_Row6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 859              	.set CapSense_Sns__Trackpad_Row6__INTSTAT, CYREG_GPIO_PRT1_INTR
 860              	.set CapSense_Sns__Trackpad_Row6__MASK, 0x10
 861              	.set CapSense_Sns__Trackpad_Row6__PC, CYREG_GPIO_PRT1_PC
 862              	.set CapSense_Sns__Trackpad_Row6__PC2, CYREG_GPIO_PRT1_PC2
 863              	.set CapSense_Sns__Trackpad_Row6__PORT, 1
 864              	.set CapSense_Sns__Trackpad_Row6__PS, CYREG_GPIO_PRT1_PS
 865              	.set CapSense_Sns__Trackpad_Row6__SHIFT, 4
 866              	
 867              	/* PROX_GND */
 868              	.set PROX_GND__0__DR, CYREG_GPIO_PRT1_DR
 869              	.set PROX_GND__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 870              	.set PROX_GND__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 871              	.set PROX_GND__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 872              	.set PROX_GND__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 873              	.set PROX_GND__0__HSIOM_MASK, 0x0F000000
 874              	.set PROX_GND__0__HSIOM_SHIFT, 24
 875              	.set PROX_GND__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 876              	.set PROX_GND__0__INTR, CYREG_GPIO_PRT1_INTR
 877              	.set PROX_GND__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 878              	.set PROX_GND__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 879              	.set PROX_GND__0__MASK, 0x40
 880              	.set PROX_GND__0__PC, CYREG_GPIO_PRT1_PC
 881              	.set PROX_GND__0__PC2, CYREG_GPIO_PRT1_PC2
 882              	.set PROX_GND__0__PORT, 1
 883              	.set PROX_GND__0__PS, CYREG_GPIO_PRT1_PS
 884              	.set PROX_GND__0__SHIFT, 6
 885              	.set PROX_GND__DR, CYREG_GPIO_PRT1_DR
 886              	.set PROX_GND__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 887              	.set PROX_GND__DR_INV, CYREG_GPIO_PRT1_DR_INV
 888              	.set PROX_GND__DR_SET, CYREG_GPIO_PRT1_DR_SET
 889              	.set PROX_GND__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 890              	.set PROX_GND__INTR, CYREG_GPIO_PRT1_INTR
 891              	.set PROX_GND__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 892              	.set PROX_GND__INTSTAT, CYREG_GPIO_PRT1_INTR
 893              	.set PROX_GND__MASK, 0x40
 894              	.set PROX_GND__PC, CYREG_GPIO_PRT1_PC
 895              	.set PROX_GND__PC2, CYREG_GPIO_PRT1_PC2
 896              	.set PROX_GND__PORT, 1
 897              	.set PROX_GND__PS, CYREG_GPIO_PRT1_PS
 898              	.set PROX_GND__SHIFT, 6
 899              	
 900              	/* Miscellaneous */
 901              	.set CYDEV_BCLK__HFCLK__HZ, 24000000
 902              	.set CYDEV_BCLK__HFCLK__KHZ, 24000
 903              	.set CYDEV_BCLK__HFCLK__MHZ, 24
 904              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 905              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 906              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 907              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 908              	.set CYDEV_CHIP_DIE_PSOC4A, 26
 909              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
 910              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 911              	.set CYDEV_CHIP_DIE_TMA4, 4
 912              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 913              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 914              	.set CYDEV_CHIP_FAMILY_FM3, 6
 915              	.set CYDEV_CHIP_FAMILY_FM4, 7
 916              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 917              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 918              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 919              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 920              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 921              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 922              	.set CYDEV_CHIP_JTAG_ID, 0x1B0111AB
 923              	.set CYDEV_CHIP_MEMBER_3A, 1
 924              	.set CYDEV_CHIP_MEMBER_4A, 26
 925              	.set CYDEV_CHIP_MEMBER_4AA, 25
 926              	.set CYDEV_CHIP_MEMBER_4AB, 30
 927              	.set CYDEV_CHIP_MEMBER_4AC, 14
 928              	.set CYDEV_CHIP_MEMBER_4AD, 15
 929              	.set CYDEV_CHIP_MEMBER_4AE, 16
 930              	.set CYDEV_CHIP_MEMBER_4D, 20
 931              	.set CYDEV_CHIP_MEMBER_4E, 6
 932              	.set CYDEV_CHIP_MEMBER_4F, 27
 933              	.set CYDEV_CHIP_MEMBER_4G, 4
 934              	.set CYDEV_CHIP_MEMBER_4H, 24
 935              	.set CYDEV_CHIP_MEMBER_4I, 32
 936              	.set CYDEV_CHIP_MEMBER_4J, 21
 937              	.set CYDEV_CHIP_MEMBER_4K, 22
 938              	.set CYDEV_CHIP_MEMBER_4L, 31
 939              	.set CYDEV_CHIP_MEMBER_4M, 29
 940              	.set CYDEV_CHIP_MEMBER_4N, 11
 941              	.set CYDEV_CHIP_MEMBER_4O, 8
 942              	.set CYDEV_CHIP_MEMBER_4P, 28
 943              	.set CYDEV_CHIP_MEMBER_4Q, 17
 944              	.set CYDEV_CHIP_MEMBER_4R, 9
 945              	.set CYDEV_CHIP_MEMBER_4S, 12
 946              	.set CYDEV_CHIP_MEMBER_4T, 10
 947              	.set CYDEV_CHIP_MEMBER_4U, 5
 948              	.set CYDEV_CHIP_MEMBER_4V, 23
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 949              	.set CYDEV_CHIP_MEMBER_4W, 13
 950              	.set CYDEV_CHIP_MEMBER_4X, 7
 951              	.set CYDEV_CHIP_MEMBER_4Y, 18
 952              	.set CYDEV_CHIP_MEMBER_4Z, 19
 953              	.set CYDEV_CHIP_MEMBER_5A, 3
 954              	.set CYDEV_CHIP_MEMBER_5B, 2
 955              	.set CYDEV_CHIP_MEMBER_6A, 33
 956              	.set CYDEV_CHIP_MEMBER_FM3, 37
 957              	.set CYDEV_CHIP_MEMBER_FM4, 38
 958              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
 959              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
 960              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
 961              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 962              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4K
 963              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 964              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 965              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 966              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 967              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 968              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 969              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 970              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 971              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 972              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 973              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 974              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 975              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 976              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 977              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 978              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 979              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 980              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 981              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 982              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 983              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 984              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 985              	.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
 986              	.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
 987              	.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
 988              	.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
 989              	.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
 990              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 991              	.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
 992              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 993              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 994              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 995              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 996              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 997              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 998              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 999              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 1000              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 1001              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 1002              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 1003              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 1004              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 1005              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 1006              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 1007              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 1008              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 1009              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 1010              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 1011              	.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
 1012              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 1013              	.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
 1014              	.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
 1015              	.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
 1016              	.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
 1017              	.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
 1018              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 1019              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 1020              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 1021              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 1022              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 1023              	.set CYDEV_CHIP_REVISION_6A_ES, 17
 1024              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
 1025              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
 1026              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 1027              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 1028              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 1029              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 1030              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 1031              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4K_PRODUCTION
 1032              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 1033              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 1034              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 1035              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 1036              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 1037              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 1038              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 1039              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 1040              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 1041              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 1042              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 1043              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 1044              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 1045              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 1046              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 1047              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 1048              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
 1049              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 1050              	.set CYDEV_DEBUGGING_ENABLE, 0
 1051              	.set CYDEV_DFT_SELECT_CLK0, 8
 1052              	.set CYDEV_DFT_SELECT_CLK1, 9
 1053              	.set CYDEV_HEAP_SIZE, 0x80
 1054              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 1055              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 1056              	.set CYDEV_IS_EXPORTING_CODE, 0
 1057              	.set CYDEV_IS_IMPORTING_CODE, 0
 1058              	.set CYDEV_PROJ_TYPE, 0
 1059              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1060              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 1061              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1062              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 1063              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1064              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1065              	.set CYDEV_STACK_SIZE, 0x0800
 1066              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1067              	.set CYDEV_VARIABLE_VDDA, 1
 1068              	.set CYDEV_VDDA_MV, 1900
 1069              	.set CYDEV_VDDD_MV, 1900
 1070              	.set CYDEV_WDT_GENERATE_ISR, 0
 1071              	.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
 1072              	.set CYIPBLOCK_m0s8csdv2_VERSION, 1
 1073              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 1074              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 1075              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 1076              	.set CYIPBLOCK_m0s8pass4a_VERSION, 1
 1077              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 1078              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 1079              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1080              	.set CYIPBLOCK_m0s8wco_VERSION, 1
 1081              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 1082              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1083              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44              	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            .IFDEF CYIPBLOCK_mxusbpd_VERSION
  49              	                /* Do nothing */
  50              	            .ELSE
  51              	                .IFDEF CYIPBLOCK_m0s8usbpd_VERSION
  52              	                    /* Do nothing */
  53              	                .ELSE
  54              	                    NOP         /*    1    2    Loop alignment padding */
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


  55              	                .ENDIF
  56              	            .ENDIF
  57              	        .ENDIF
  58              	    .ENDIF
  59              	    /* Leave loop unaligned */
  60              	.ENDIF
  61              	CyDelayCycles_loop:
  62              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  63              	.IFDEF CYDEV_CM0P_BASE
  64 0006 0130     	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  65 0008 0238     	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  66 000a FCD1     	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  67 000c C046     	    NOP                     /*    1    2    Loop alignment padding */	
  68              	.ELSE
  69              	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  70              	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  71              	    NOP                     /*    1    2    Loop alignment padding */
  72              	    NOP                     /*    1    2    Loop alignment padding */
  73              	.ENDIF
  74              	CyDelayCycles_done:
  75 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  76 0010 7047     	    BX lr                   /*    3    2 */
  77              	.endfunc
  78              	
  79              	
  80              	/*******************************************************************************
  81              	* Function Name: CyEnterCriticalSection
  82              	****************************************************************************//**
  83              	*
  84              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  85              	*  whether interrupts were previously enabled (the actual value depends on
  86              	*  whether the device is PSoC 3 or PSoC 5).
  87              	*
  88              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  89              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  90              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  91              	*  corrupting processor state, it must be the policy that all interrupt routines
  92              	*  restore the interrupt enable bits as they were found on entry.
  93              	*
  94              	* \return
  95              	*  uint8
  96              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  97              	*   were previously disabled.
  98              	*
  99              	*******************************************************************************/
 100              	/* uint8 CyEnterCriticalSection(void) */
 101              	.global CyEnterCriticalSection
 102              	.func CyEnterCriticalSection, CyEnterCriticalSection
 103              	.type CyEnterCriticalSection, %function
 104              	.thumb_func
 105              	CyEnterCriticalSection:
 106 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
 107 0016 72B6     	    CPSID I                 /* Disable interrupts */
 108 0018 7047     	    BX lr
 109              	.endfunc
 110              	
 111              	
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 112              	/*******************************************************************************
 113              	* Function Name: CyExitCriticalSection
 114              	****************************************************************************//**
 115              	*
 116              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 117              	*  CyEnterCriticalSection was called. The argument should be the value returned
 118              	*  from CyEnterCriticalSection.
 119              	*
 120              	*  \param uint8 savedIntrStatus:
 121              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 122              	*
 123              	* \return
 124              	*  None
 125              	*
 126              	*******************************************************************************/
 127              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 128              	.global CyExitCriticalSection
 129              	.func CyExitCriticalSection, CyExitCriticalSection
 130              	.type CyExitCriticalSection, %function
 131              	.thumb_func
 132              	CyExitCriticalSection:
 133 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 134 001e 7047     	    BX lr
 135              	.endfunc
 136              	
 137              	.end
