// Seed: 3040544751
module module_0;
  always
    wait (id_1#(
        .id_1(1),
        .id_1(~1),
        .id_1(1)
    ))
      id_2 <= id_2;
  assign id_1 = id_2;
  assign module_1.id_6 = 0;
  reg id_3;
  logic [7:0] id_4;
  always id_3 <= {-1'b0, id_4[-1], id_2 <= id_3, 1};
endmodule
module module_1 #(
    parameter id_6 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1;
  module_0 modCall_1 ();
  defparam id_6 = -1; id_7(
      id_3, id_4
  );
endmodule
