Timing Analyzer report for Image_Filter_Tool
Wed Feb  8 16:35:37 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: '74161:clk_prsclr|f74161:sub|110'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: '74161:clk_prsclr|f74161:sub|110'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: '74161:clk_prsclr|f74161:sub|110'
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: '74161:clk_prsclr|f74161:sub|110'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: '74161:clk_prsclr|f74161:sub|110'
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: '74161:clk_prsclr|f74161:sub|110'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Image_Filter_Tool                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.3%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; 74161:clk_prsclr|f74161:sub|110 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 74161:clk_prsclr|f74161:sub|110 } ;
; CLOCK_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                        ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 186.43 MHz ; 186.43 MHz      ; 74161:clk_prsclr|f74161:sub|110 ;                                                               ;
; 597.01 MHz ; 250.0 MHz       ; CLOCK_50                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; 74161:clk_prsclr|f74161:sub|110 ; -4.364 ; -1618.827     ;
; CLOCK_50                        ; -0.675 ; -0.675        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CLOCK_50                        ; 0.285 ; 0.000         ;
; 74161:clk_prsclr|f74161:sub|110 ; 0.342 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -3.000 ; -7.000        ;
; 74161:clk_prsclr|f74161:sub|110 ; -1.000 ; -640.000      ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                                     ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.364 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.651      ;
; -4.358 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.645      ;
; -4.299 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.586      ;
; -4.293 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.580      ;
; -4.264 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.551      ;
; -4.258 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.545      ;
; -4.248 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.535      ;
; -4.242 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.529      ;
; -4.235 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.271      ; 5.501      ;
; -4.192 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.271      ; 5.458      ;
; -4.183 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.470      ;
; -4.177 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.464      ;
; -4.159 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.442      ;
; -4.153 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.436      ;
; -4.148 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.435      ;
; -4.143 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.427      ;
; -4.142 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.429      ;
; -4.140 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.435      ;
; -4.137 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.421      ;
; -4.134 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.429      ;
; -4.132 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.419      ;
; -4.126 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.413      ;
; -4.082 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.377      ;
; -4.081 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.284      ; 5.360      ;
; -4.079 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.374      ;
; -4.067 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.354      ;
; -4.061 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.348      ;
; -4.043 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.326      ;
; -4.040 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.323      ;
; -4.037 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.320      ;
; -4.032 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.315      ;
; -4.032 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.319      ;
; -4.029 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.312      ;
; -4.029 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.311      ;
; -4.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.311      ;
; -4.026 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.313      ;
; -4.024 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.319      ;
; -4.023 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.306      ;
; -4.021 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.305      ;
; -4.020 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.303      ;
; -4.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.300      ;
; -4.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.313      ;
; -4.016 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.303      ;
; -4.014 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.297      ;
; -4.012 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.294      ;
; -4.010 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.297      ;
; -4.002 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.284      ;
; -3.996 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.278      ;
; -3.989 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.273      ;
; -3.983 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.267      ;
; -3.978 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.272      ;
; -3.976 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.270      ;
; -3.966 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.261      ;
; -3.965 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.248      ;
; -3.963 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.258      ;
; -3.951 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.238      ;
; -3.945 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.232      ;
; -3.934 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.228      ;
; -3.933 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.227      ;
; -3.931 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.225      ;
; -3.928 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.222      ;
; -3.927 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.210      ;
; -3.921 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.204      ;
; -3.916 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.203      ;
; -3.913 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.196      ;
; -3.911 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.195      ;
; -3.910 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.197      ;
; -3.908 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.203      ;
; -3.907 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.190      ;
; -3.905 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.189      ;
; -3.904 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.187      ;
; -3.902 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.184      ;
; -3.902 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.197      ;
; -3.902 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.185      ;
; -3.900 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.187      ;
; -3.898 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.181      ;
; -3.896 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.178      ;
; -3.896 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.179      ;
; -3.894 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.181      ;
; -3.886 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.168      ;
; -3.885 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.168      ;
; -3.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.162      ;
; -3.879 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.162      ;
; -3.873 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.157      ;
; -3.867 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.289      ; 5.151      ;
; -3.862 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.156      ;
; -3.860 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.154      ;
; -3.850 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.145      ;
; -3.847 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.300      ; 5.142      ;
; -3.835 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.122      ;
; -3.829 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.116      ;
; -3.818 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.112      ;
; -3.817 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.111      ;
; -3.815 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.109      ;
; -3.812 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.299      ; 5.106      ;
; -3.811 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.094      ;
; -3.805 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.088      ;
; -3.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.287      ; 5.084      ;
; -3.800 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.292      ; 5.087      ;
; -3.797 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.288      ; 5.080      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.675 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 1.646      ;
; -0.626 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.480 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 1.451      ;
; -0.409 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.500        ; 1.507      ; 2.600      ;
; 0.018  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 0.953      ;
; 0.122  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 0.849      ;
; 0.124  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.044     ; 0.847      ;
; 0.189  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 1.000        ; 1.507      ; 2.502      ;
; 0.318  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.038     ; 0.659      ;
; 0.318  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.038     ; 0.659      ;
; 0.318  ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.285 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.000        ; 1.568      ; 2.239      ;
; 0.382 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.548 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.749      ;
; 0.551 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.752      ;
; 0.587 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.788      ;
; 0.863 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; -0.500       ; 1.568      ; 2.317      ;
; 1.013 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 1.214      ;
; 1.129 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 1.330      ;
; 1.197 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.044      ; 1.398      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.342 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.580      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][7]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[2][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.062      ; 0.595      ;
; 0.394 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.614      ;
; 0.397 ; uart_TX:inst|PRSCL[5]                    ; uart_TX:inst|PRSCL[5]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.617      ;
; 0.410 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.630      ;
; 0.410 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.630      ;
; 0.411 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.631      ;
; 0.412 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.632      ;
; 0.414 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.634      ;
; 0.426 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.646      ;
; 0.426 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.646      ;
; 0.476 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.064      ; 0.697      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][0]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.064      ; 0.698      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][2]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.064      ; 0.698      ;
; 0.477 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.063      ; 0.697      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 211.82 MHz ; 211.82 MHz      ; 74161:clk_prsclr|f74161:sub|110 ;                                                               ;
; 664.45 MHz ; 250.0 MHz       ; CLOCK_50                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; 74161:clk_prsclr|f74161:sub|110 ; -3.721 ; -1391.138     ;
; CLOCK_50                        ; -0.505 ; -0.505        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CLOCK_50                        ; 0.256 ; 0.000         ;
; 74161:clk_prsclr|f74161:sub|110 ; 0.298 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -3.000 ; -7.000        ;
; 74161:clk_prsclr|f74161:sub|110 ; -1.000 ; -640.000      ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                                      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.721 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.980      ;
; -3.711 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.970      ;
; -3.694 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.246      ; 4.935      ;
; -3.671 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.930      ;
; -3.671 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.930      ;
; -3.645 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.246      ; 4.886      ;
; -3.632 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.891      ;
; -3.622 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.881      ;
; -3.621 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.880      ;
; -3.611 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.870      ;
; -3.571 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.830      ;
; -3.571 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.830      ;
; -3.564 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.256      ; 4.815      ;
; -3.558 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.259      ; 4.812      ;
; -3.532 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.791      ;
; -3.531 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.798      ;
; -3.530 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.797      ;
; -3.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.794      ;
; -3.526 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.781      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.781      ;
; -3.521 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.780      ;
; -3.519 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.775      ;
; -3.513 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.768      ;
; -3.511 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.770      ;
; -3.509 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.765      ;
; -3.508 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.763      ;
; -3.489 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.744      ;
; -3.475 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.742      ;
; -3.471 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.730      ;
; -3.471 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.730      ;
; -3.447 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.702      ;
; -3.437 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.692      ;
; -3.432 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.691      ;
; -3.431 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.698      ;
; -3.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.697      ;
; -3.427 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.694      ;
; -3.426 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.681      ;
; -3.426 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.681      ;
; -3.422 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.681      ;
; -3.421 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.680      ;
; -3.419 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.675      ;
; -3.412 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.679      ;
; -3.411 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.670      ;
; -3.409 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.665      ;
; -3.408 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.663      ;
; -3.405 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.660      ;
; -3.403 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.656      ;
; -3.399 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.652      ;
; -3.394 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.650      ;
; -3.392 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.645      ;
; -3.388 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.641      ;
; -3.387 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.642      ;
; -3.384 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.640      ;
; -3.375 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.642      ;
; -3.371 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.630      ;
; -3.371 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.630      ;
; -3.366 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.633      ;
; -3.365 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.632      ;
; -3.361 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.628      ;
; -3.357 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.624      ;
; -3.347 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.602      ;
; -3.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.592      ;
; -3.332 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.591      ;
; -3.331 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.598      ;
; -3.330 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.597      ;
; -3.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.594      ;
; -3.327 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.582      ;
; -3.326 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.581      ;
; -3.322 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.581      ;
; -3.321 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.580      ;
; -3.319 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.575      ;
; -3.317 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.572      ;
; -3.312 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.579      ;
; -3.311 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.570      ;
; -3.311 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.578      ;
; -3.309 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.565      ;
; -3.308 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.563      ;
; -3.305 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.560      ;
; -3.303 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.556      ;
; -3.302 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.557      ;
; -3.299 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.552      ;
; -3.294 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.550      ;
; -3.292 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.545      ;
; -3.288 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.541      ;
; -3.287 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.542      ;
; -3.284 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.539      ;
; -3.284 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.261      ; 4.540      ;
; -3.275 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.542      ;
; -3.271 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.530      ;
; -3.271 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.530      ;
; -3.266 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.533      ;
; -3.265 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.532      ;
; -3.261 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.528      ;
; -3.257 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.524      ;
; -3.254 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.259      ; 4.508      ;
; -3.247 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.502      ;
; -3.237 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.260      ; 4.492      ;
; -3.234 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.258      ; 4.487      ;
; -3.232 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.264      ; 4.491      ;
; -3.231 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[25]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.272      ; 4.498      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.505 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 1.481      ;
; -0.441 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 1.417      ;
; -0.308 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 1.284      ;
; -0.277 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.500        ; 1.382      ; 2.324      ;
; 0.124  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 0.852      ;
; 0.218  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 0.758      ;
; 0.220  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.039     ; 0.756      ;
; 0.288  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 1.000        ; 1.382      ; 2.259      ;
; 0.398  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.034     ; 0.583      ;
; 0.398  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.034     ; 0.583      ;
; 0.398  ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.256 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.000        ; 1.436      ; 2.046      ;
; 0.333 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.495 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.678      ;
; 0.497 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.680      ;
; 0.526 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.709      ;
; 0.780 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; -0.500       ; 1.436      ; 2.070      ;
; 0.909 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 1.092      ;
; 1.012 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 1.195      ;
; 1.087 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 1.270      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.298 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.519      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][7]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[2][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.539      ;
; 0.354 ; uart_TX:inst|PRSCL[5]                    ; uart_TX:inst|PRSCL[5]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.553      ;
; 0.358 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.557      ;
; 0.363 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.562      ;
; 0.368 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.567      ;
; 0.368 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.568      ;
; 0.374 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.573      ;
; 0.378 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.577      ;
; 0.382 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.581      ;
; 0.431 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][0]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.054      ; 0.630      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; 74161:clk_prsclr|f74161:sub|110 ; -2.114 ; -676.213      ;
; CLOCK_50                        ; -0.161 ; -0.161        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; 74161:clk_prsclr|f74161:sub|110 ; 0.178 ; 0.000         ;
; CLOCK_50                        ; 0.185 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -3.000 ; -8.015        ;
; 74161:clk_prsclr|f74161:sub|110 ; -1.000 ; -640.000      ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                                      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.114 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.258      ;
; -2.110 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.254      ;
; -2.086 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.230      ;
; -2.082 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.226      ;
; -2.064 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.208      ;
; -2.060 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.204      ;
; -2.046 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.190      ;
; -2.042 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.186      ;
; -2.018 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.162      ;
; -2.014 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.158      ;
; -2.005 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.146      ;
; -2.001 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.142      ;
; -1.996 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.140      ;
; -1.992 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.136      ;
; -1.984 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.126      ;
; -1.980 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.122      ;
; -1.978 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.122      ;
; -1.975 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.118      ;
; -1.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.118      ;
; -1.971 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.114      ;
; -1.950 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.094      ;
; -1.946 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.090      ;
; -1.944 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.144      ; 3.075      ;
; -1.938 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.081      ;
; -1.937 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.078      ;
; -1.934 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.077      ;
; -1.933 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.074      ;
; -1.928 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.072      ;
; -1.924 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.068      ;
; -1.919 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.060      ;
; -1.916 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.058      ;
; -1.915 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.056      ;
; -1.912 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.054      ;
; -1.911 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.144      ; 3.042      ;
; -1.910 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.054      ;
; -1.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.050      ;
; -1.906 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.050      ;
; -1.903 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.046      ;
; -1.896 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.038      ;
; -1.892 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 3.034      ;
; -1.888 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 3.021      ;
; -1.884 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 3.017      ;
; -1.882 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.026      ;
; -1.878 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 3.011      ;
; -1.878 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.022      ;
; -1.877 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.018      ;
; -1.876 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.019      ;
; -1.874 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 3.007      ;
; -1.873 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.014      ;
; -1.872 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.015      ;
; -1.870 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.013      ;
; -1.869 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.010      ;
; -1.867 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.151      ; 3.005      ;
; -1.866 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 3.009      ;
; -1.865 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 3.006      ;
; -1.860 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.004      ;
; -1.856 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 3.000      ;
; -1.852 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.993      ;
; -1.851 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.992      ;
; -1.848 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.989      ;
; -1.848 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 2.990      ;
; -1.848 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.991      ;
; -1.847 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.988      ;
; -1.844 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 2.986      ;
; -1.844 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.987      ;
; -1.842 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.986      ;
; -1.839 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.982      ;
; -1.838 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.979      ;
; -1.838 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.982      ;
; -1.837 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.978      ;
; -1.835 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.978      ;
; -1.828 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 2.970      ;
; -1.824 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 2.966      ;
; -1.820 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 2.953      ;
; -1.818 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|full              ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.153      ; 2.958      ;
; -1.816 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 2.949      ;
; -1.814 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.958      ;
; -1.810 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 2.943      ;
; -1.810 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.954      ;
; -1.809 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.950      ;
; -1.808 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.951      ;
; -1.806 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.146      ; 2.939      ;
; -1.805 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[6] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.946      ;
; -1.805 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.948      ;
; -1.804 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.947      ;
; -1.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.945      ;
; -1.801 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.944      ;
; -1.801 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.942      ;
; -1.800 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[31] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.941      ;
; -1.798 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.941      ;
; -1.797 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[5] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[24] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.938      ;
; -1.796 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[8] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[30] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.937      ;
; -1.792 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[23] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.936      ;
; -1.788 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[22] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.157      ; 2.932      ;
; -1.784 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[29] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.925      ;
; -1.783 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[7] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.924      ;
; -1.780 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|full               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.921      ;
; -1.780 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.154      ; 2.921      ;
; -1.780 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[25] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.155      ; 2.922      ;
; -1.780 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[29]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 1.000        ; 0.156      ; 2.923      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.161 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.500        ; 0.763      ; 1.506      ;
; 0.070  ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.911      ;
; 0.099  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.882      ;
; 0.179  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.802      ;
; 0.456  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.525      ;
; 0.474  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 1.000        ; 0.763      ; 1.371      ;
; 0.515  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.466      ;
; 0.517  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.026     ; 0.464      ;
; 0.626  ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 1.000        ; -0.022     ; 0.359      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: '74161:clk_prsclr|f74161:sub|110'                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.178 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][7]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[2][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[2][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[3][5]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][2] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][6] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.317      ;
; 0.207 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; uart_TX:inst|PRSCL[5]                    ; uart_TX:inst|PRSCL[5]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.329      ;
; 0.216 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[1]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[2]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[3]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.337      ;
; 0.219 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][5]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.339      ;
; 0.224 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[0]                    ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[9]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.347      ;
; 0.229 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|DATAFLL[8]                 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.349      ;
; 0.252 ; uart_RX:inst1|AXI_FIFO:fifo|stack[19][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][3] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][1] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][3]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][1]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][0]   ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][3]  ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 0.000        ; 0.036      ; 0.373      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.185 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; 0.000        ; 0.799      ; 1.203      ;
; 0.201 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|9   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.285 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.395      ;
; 0.286 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|87  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.396      ;
; 0.315 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|99  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.425      ;
; 0.533 ; 74161:clk_prsclr|f74161:sub|87  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.643      ;
; 0.599 ; 74161:clk_prsclr|f74161:sub|9   ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.709      ;
; 0.637 ; 74161:clk_prsclr|f74161:sub|99  ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.026      ; 0.747      ;
; 0.819 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50    ; -0.500       ; 0.799      ; 1.337      ;
+-------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -4.364    ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  74161:clk_prsclr|f74161:sub|110 ; -4.364    ; 0.178 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                        ; -0.675    ; 0.185 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                  ; -1619.502 ; 0.0   ; 0.0      ; 0.0     ; -648.015            ;
;  74161:clk_prsclr|f74161:sub|110 ; -1618.827 ; 0.000 ; N/A      ; N/A     ; -640.000            ;
;  CLOCK_50                        ; -0.675    ; 0.000 ; N/A      ; N/A     ; -8.015              ;
+----------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 21225    ; 0        ; 0        ; 0        ;
; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 9        ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; 21225    ; 0        ; 0        ; 0        ;
; 74161:clk_prsclr|f74161:sub|110 ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 9        ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; 74161:clk_prsclr|f74161:sub|110 ; 74161:clk_prsclr|f74161:sub|110 ; Base ; Constrained ;
; CLOCK_50                        ; CLOCK_50                        ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Wed Feb  8 16:35:35 2023
Info: Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name 74161:clk_prsclr|f74161:sub|110 74161:clk_prsclr|f74161:sub|110
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.364           -1618.827 74161:clk_prsclr|f74161:sub|110 
    Info (332119):    -0.675              -0.675 CLOCK_50 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 CLOCK_50 
    Info (332119):     0.342               0.000 74161:clk_prsclr|f74161:sub|110 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 CLOCK_50 
    Info (332119):    -1.000            -640.000 74161:clk_prsclr|f74161:sub|110 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.721           -1391.138 74161:clk_prsclr|f74161:sub|110 
    Info (332119):    -0.505              -0.505 CLOCK_50 
Info (332146): Worst-case hold slack is 0.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.256               0.000 CLOCK_50 
    Info (332119):     0.298               0.000 74161:clk_prsclr|f74161:sub|110 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 CLOCK_50 
    Info (332119):    -1.000            -640.000 74161:clk_prsclr|f74161:sub|110 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.114            -676.213 74161:clk_prsclr|f74161:sub|110 
    Info (332119):    -0.161              -0.161 CLOCK_50 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 74161:clk_prsclr|f74161:sub|110 
    Info (332119):     0.185               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.015 CLOCK_50 
    Info (332119):    -1.000            -640.000 74161:clk_prsclr|f74161:sub|110 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Wed Feb  8 16:35:37 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


