// Seed: 1381581667
module module_0 (
    input id_0,
    output reg id_1,
    input logic id_2,
    output reg id_3
);
  integer id_4;
  always @(posedge 1) begin
    id_3 <= id_0;
    id_1 <= id_0 + 1;
  end
endmodule
