Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@89:99@HdlIdDef
reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};
reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};
reg en_align = 1'b0;
reg state_good = 1'b0;

reg [2:0] good_counter = 'h00;
reg [9:0] deglitch_counter = 'h3ff;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;

Diff Content:
- 94 reg [2:0] good_counter = 'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@87:97

reg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};
reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};
reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};
reg en_align = 1'b0;
reg state_good = 1'b0;

reg [2:0] good_counter = 'h00;
reg [9:0] deglitch_counter = 'h3ff;

assign cgs_reset = cgs_rst;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@85:95
reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;

reg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};
reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};
reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};
reg en_align = 1'b0;
reg state_good = 1'b0;

reg [2:0] good_counter = 'h00;
reg [9:0] deglitch_counter = 'h3ff;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@86:96
reg [2:0] next_state = STATE_RESET;

reg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};
reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};
reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};
reg en_align = 1'b0;
reg state_good = 1'b0;

reg [2:0] good_counter = 'h00;
reg [9:0] deglitch_counter = 'h3ff;


Clone Blocks 4:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@90:100
reg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};
reg en_align = 1'b0;
reg state_good = 1'b0;

reg [2:0] good_counter = 'h00;
reg [9:0] deglitch_counter = 'h3ff;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;
assign phy_en_char_align = en_align;

