
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Sat Jan 17 23:16:27 2015

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "led_Test" xc6slx9ftg256-3 v3.2 ,
  cfg "
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:leds<7:0>
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PIN_INFO:leds<0>:/led_Test/PACKED/led_Test/leds<0>/leds<0>/PAD:OUTPUT:7:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<1>:/led_Test/PACKED/led_Test/leds<1>/leds<1>/PAD:OUTPUT:6:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<2>:/led_Test/PACKED/led_Test/leds<2>/leds<2>/PAD:OUTPUT:5:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<3>:/led_Test/PACKED/led_Test/leds<3>/leds<3>/PAD:OUTPUT:4:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<4>:/led_Test/PACKED/led_Test/leds<4>/leds<4>/PAD:OUTPUT:3:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<5>:/led_Test/PACKED/led_Test/leds<5>/leds<5>/PAD:OUTPUT:2:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<6>:/led_Test/PACKED/led_Test/leds<6>/leds<6>/PAD:OUTPUT:1:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<7>:/led_Test/PACKED/led_Test/leds<7>/leds<7>/PAD:OUTPUT:0:leds<7\:0>
       _DESIGN_PROP::PK_NGMTIMESTAMP:1420798473";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "count<3>" "SLICEL",placed CLEXM_X9Y5 SLICE_X12Y5  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N0.A5LUT:#LUT:O5=1 A6LUT:Mcount_count_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF:count_0:#FF AFFMUX::XOR AFFSRINIT::SRINIT0 AOUTMUX::#OFF
       AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_3.B5LUT:#LUT:O5=0 B6LUT:count<1>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_1:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_4.C5LUT:#LUT:O5=0
       C6LUT:count<2>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_2:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_5.D5LUT:#LUT:O5=0 D6LUT:count<3>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_3:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<3>: CYINITGND:ProtoComp0.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_0:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Mcount_count_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,0 "
  ;
inst "count<7>" "SLICEL",placed CLEXM_X9Y6 SLICE_X12Y6  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_6.A5LUT:#LUT:O5=0 A6LUT:count<4>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_4:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_7.B5LUT:#LUT:O5=0
       B6LUT:count<5>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_5:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_8.C5LUT:#LUT:O5=0
       C6LUT:count<6>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_6:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_9.D5LUT:#LUT:O5=0 D6LUT:count<7>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_7:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,1 "
  ;
inst "count<11>" "SLICEL",placed CLEXM_X9Y7 SLICE_X12Y7  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_10.A5LUT:#LUT:O5=0 A6LUT:count<8>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_8:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_11.B5LUT:#LUT:O5=0
       B6LUT:count<9>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_9:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_12.C5LUT:#LUT:O5=0
       C6LUT:count<10>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_10:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_13.D5LUT:#LUT:O5=0 D6LUT:count<11>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_11:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,2 "
  ;
inst "count<15>" "SLICEL",placed CLEXM_X9Y8 SLICE_X12Y8  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_14.A5LUT:#LUT:O5=0 A6LUT:count<12>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_12:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_15.B5LUT:#LUT:O5=0
       B6LUT:count<13>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_13:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_16.C5LUT:#LUT:O5=0
       C6LUT:count<14>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_14:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_17.D5LUT:#LUT:O5=0 D6LUT:count<15>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_15:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,3 "
  ;
inst "count<19>" "SLICEL",placed CLEXM_X9Y9 SLICE_X12Y9  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_18.A5LUT:#LUT:O5=0 A6LUT:count<16>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_16:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_19.B5LUT:#LUT:O5=0
       B6LUT:count<17>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_17:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_20.C5LUT:#LUT:O5=0
       C6LUT:count<18>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_18:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_21.D5LUT:#LUT:O5=0 D6LUT:count<19>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_19:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,4 "
  ;
inst "count<23>" "SLICEL",placed CLEXM_X9Y10 SLICE_X12Y10  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_22.A5LUT:#LUT:O5=0 A6LUT:count<20>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_20:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_23.B5LUT:#LUT:O5=0
       B6LUT:count<21>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_21:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_24.C5LUT:#LUT:O5=0
       C6LUT:count<22>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_22:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_25.D5LUT:#LUT:O5=0 D6LUT:count<23>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_23:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,5 "
  ;
inst "count<27>" "SLICEL",placed CLEXM_X9Y11 SLICE_X12Y11  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_26.A5LUT:#LUT:O5=0 A6LUT:count<24>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_24:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT:N1_27.B5LUT:#LUT:O5=0
       B6LUT:count<25>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:count_25:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT:N1_28.C5LUT:#LUT:O5=0
       C6LUT:count<26>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:count_26:#FF
       CFFMUX::XOR CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF COUTUSED::0
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT:N1_29.D5LUT:#LUT:O5=0 D6LUT:count<27>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:count_27:#FF DFFMUX::XOR
       DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC CARRY4:Mcount_count_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,6 "
  ;
inst "count<29>" "SLICEL",placed CLEXM_X9Y12 SLICE_X12Y12  ,
  cfg " A5FFSRINIT::#OFF A5LUT:N1_30.A5LUT:#LUT:O5=0 A6LUT:count<28>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:count_28:#FF AFFMUX::XOR
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT:count<29>_rt:#LUT:O6=A5
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::#OFF BFF:count_29:#FF BFFMUX::XOR
       BFFSRINIT::SRINIT0 BOUTMUX::#OFF BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF
       D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       CARRY4:Mcount_count_xor<29>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,7 "
  ;
inst "clk50" "IOB",placed LIOB_RDY_X0Y31 K3  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp3.IMUX:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:clk50_BUFGP/IBUFG:
       PAD:clk50:
         ISTANDARD::LVCMOS25 "
  ;
inst "leds<0>" "IOB",placed BIOB_X12Y0 P11  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_0_OBUF: PAD:leds<0>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<1>" "IOB",placed BIOB_X12Y0 N9  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_1_OBUF: PAD:leds<1>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<2>" "IOB",placed BIOB_X9Y0 M9  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_2_OBUF: PAD:leds<2>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<3>" "IOB",placed BIOB_X12Y0 P9  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_3_OBUF: PAD:leds<3>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<4>" "IOB",placed BIOB_X9Y0 T8  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_4_OBUF: PAD:leds<4>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<5>" "IOB",placed BIOB_X9Y0 N8  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_5_OBUF: PAD:leds<5>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<6>" "IOB",placed BIOB_X9Y0 P8  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_6_OBUF: PAD:leds<6>:
         OSTANDARD::LVCMOS25 "
  ;
inst "leds<7>" "IOB",placed BIOB_X8Y0 P7  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:leds_7_OBUF: PAD:leds<7>:
         OSTANDARD::LVCMOS25 "
  ;
inst "clk50_BUFGP/BUFG" "BUFG",placed CLKC_X8Y31 BUFGMUX_X2Y11  ,
  cfg " BUFG:clk50_BUFGP/BUFG: "
  ;
inst "leds_7" "SLICEX",placed CLEXM_X9Y6 SLICE_X13Y6  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF:leds_4:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF:leds_5:#FF BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF:leds_6:#FF CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF:leds_7:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "leds_3" "SLICEX",placed CLEXL_X10Y6 SLICE_X15Y6  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF:leds_0:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF:leds_1:#FF BFFMUX::BX BFFSRINIT::SRINIT0 BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF:leds_2:#FF CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF:leds_3:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X8Y0_OLOGIC_X6Y1" "OLOGIC2",placed BIOI_OUTER_X8Y0 OLOGIC_X6Y1  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X23Y10_BUFH_X3Y10" "BUFH",placed REG_V_HCLK_X23Y10 BUFH_X3Y10  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_INT_X9Y5_TIEOFF_X17Y10" "TIEOFF",placed INT_X9Y5 TIEOFF_X17Y10  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y6_TIEOFF_X17Y12" "TIEOFF",placed INT_X9Y6 TIEOFF_X17Y12  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y7_TIEOFF_X17Y14" "TIEOFF",placed INT_X9Y7 TIEOFF_X17Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y8_TIEOFF_X17Y16" "TIEOFF",placed INT_X9Y8 TIEOFF_X17Y16  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y9_TIEOFF_X17Y18" "TIEOFF",placed INT_X9Y9 TIEOFF_X17Y18  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y10_TIEOFF_X17Y20" "TIEOFF",placed INT_X9Y10 TIEOFF_X17Y20  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y11_TIEOFF_X17Y22" "TIEOFF",placed INT_X9Y11 TIEOFF_X17Y22  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_INT_X9Y12_TIEOFF_X17Y24" "TIEOFF",placed INT_X9Y12 TIEOFF_X17Y24  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X9Y0_OLOGIC_X7Y0" "OLOGIC2",placed BIOI_OUTER_X9Y0 OLOGIC_X7Y0  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X9Y0_OLOGIC_X7Y1" "OLOGIC2",placed BIOI_OUTER_X9Y0 OLOGIC_X7Y1  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_INNER_X9Y1_OLOGIC_X7Y2" "OLOGIC2",placed BIOI_INNER_X9Y1 OLOGIC_X7Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_INNER_X9Y1_OLOGIC_X7Y3" "OLOGIC2",placed BIOI_INNER_X9Y1 OLOGIC_X7Y3  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_OUTER_X12Y0_OLOGIC_X9Y0" "OLOGIC2",placed BIOI_OUTER_X12Y0 OLOGIC_X9Y0  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_INNER_X12Y1_OLOGIC_X9Y2" "OLOGIC2",placed BIOI_INNER_X12Y1 OLOGIC_X9Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_BIOI_INNER_X12Y1_OLOGIC_X9Y3" "OLOGIC2",placed BIOI_INNER_X12Y1 OLOGIC_X9Y3  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "Mcount_count_cy<11>" , 
  outpin "count<11>" COUT ,
  inpin "count<15>" CIN ,
  pip CLEXM_X9Y7 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<15>" , 
  outpin "count<15>" COUT ,
  inpin "count<19>" CIN ,
  pip CLEXM_X9Y8 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<19>" , 
  outpin "count<19>" COUT ,
  inpin "count<23>" CIN ,
  pip CLEXM_X9Y9 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<23>" , 
  outpin "count<23>" COUT ,
  inpin "count<27>" CIN ,
  pip CLEXM_X9Y10 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<27>" , 
  outpin "count<27>" COUT ,
  inpin "count<29>" CIN ,
  pip CLEXM_X9Y11 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<3>" , 
  outpin "count<3>" COUT ,
  inpin "count<7>" CIN ,
  pip CLEXM_X9Y5 M_COUT -> M_COUT_N , 
  ;
net "Mcount_count_cy<7>" , 
  outpin "count<7>" COUT ,
  inpin "count<11>" CIN ,
  pip CLEXM_X9Y6 M_COUT -> M_COUT_N , 
  ;
net "clk50" , cfg " _BELSIG:PAD,PAD,clk50:clk50",
  ;
net "clk50_BUFGP" , 
  outpin "clk50_BUFGP/BUFG" O ,
  inpin "count<11>" CLK ,
  inpin "count<15>" CLK ,
  inpin "count<19>" CLK ,
  inpin "count<23>" CLK ,
  inpin "count<27>" CLK ,
  inpin "count<29>" CLK ,
  inpin "count<3>" CLK ,
  inpin "count<7>" CLK ,
  inpin "leds_3" CLK ,
  inpin "leds_7" CLK ,
  pip CLEXL_X10Y6 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXM_X9Y10 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y11 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y12 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y5 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y6 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X9Y6 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y7 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y8 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X9Y9 CLEXM_CLK1 -> M_CLK , 
  pip CLKC_X8Y31 O_GCLK_SITE10 -> CLKC_GCLK_MAIN10 , 
  pip HCLK_CLB_XL_INT_X10Y7 HCLK_GCLK10_INT -> HCLK_GCLK10 , 
  pip HCLK_CLB_XM_INT_X9Y7 HCLK_GCLK10_INT -> HCLK_GCLK10 , 
  pip HCLK_CLB_XM_INT_X9Y7 HCLK_GCLK10_INT -> HCLK_GCLK_UP10 , 
  pip INT_X10Y6 GCLK10 -> CLK0 , 
  pip INT_X9Y10 GCLK10 -> CLK1 , 
  pip INT_X9Y11 GCLK10 -> CLK1 , 
  pip INT_X9Y12 GCLK10 -> CLK1 , 
  pip INT_X9Y5 GCLK10 -> CLK1 , 
  pip INT_X9Y6 GCLK10 -> CLK0 , 
  pip INT_X9Y6 GCLK10 -> CLK1 , 
  pip INT_X9Y7 GCLK10 -> CLK1 , 
  pip INT_X9Y8 GCLK10 -> CLK1 , 
  pip INT_X9Y9 GCLK10 -> CLK1 , 
  pip REG_V_HCLKBUF_BOT_X8Y16 CLKV_GCLK_MAIN10 -> CLKV_MIDBUF_GCLK10 , 
  pip REG_V_HCLKBUF_BOT_X8Y16 CLKV_MIDBUF_GCLK10 -> CLKV_GCLK_MAIN10_BUF , 
  pip REG_V_HCLK_X23Y10 CLKV_GCLKH_MAIN10_FOLD -> CLKV_GCLKH_R10 , 
  pip REG_V_HCLK_X23Y10 CLKV_GCLKH_R10 -> I_BUFH_RIGHT_SITE10 , 
  pip REG_V_HCLK_X23Y10 I_BUFH_RIGHT_SITE10 -> O_BUFH_RIGHT_SITE10 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X23Y10_BUFH_X3Y10" I -> O
  pip REG_V_HCLK_X23Y10 O_BUFH_RIGHT_SITE10 -> CLKV_BUFH_RIGHT_R10 , 
  ;
net "clk50_BUFGP/IBUFG" , 
  outpin "clk50" I ,
  inpin "clk50_BUFGP/BUFG" I0 ,
  pip CLKC_X8Y31 CLKC_CKLR10 -> CLKC_GCLK10 , 
  pip CLKC_X8Y31 CLKC_GCLK10 -> I0_GCLK_SITE10 , 
  pip IOI_LTERM_LOWER_TOP_X1Y35 LTERM_IOB_IBUF0 -> IOI_LTERM_CLKPIN2 , 
  pip LIOB_RDY_X0Y31 LIOB_IBUF0_PINW -> LIOB_IBUF0 , 
  pip REGH_BRAM_FEEDTHRU_L_GCLK_X3Y31 REGH_DSP_IN_CKPIN2 -> REGH_DSP_OUT_CKPIN2 , 
  pip REGH_IOI_LTERM_X1Y36 REGH_LTERM_CLKPIN2 -> REGH_LTERM_CKPIN2 , 
  ;
net "count<0>" , 
  outpin "count<3>" AQ ,
  inpin "count<3>" A5 ,
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y5 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y5 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y5 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<10>" , 
  outpin "count<11>" CQ ,
  inpin "count<11>" C5 ,
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y7 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X9Y7 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<11>" , 
  outpin "count<11>" DQ ,
  inpin "count<11>" D5 ,
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y7 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X9Y7 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y7 LOGICOUT23 -> FAN_B , 
  ;
net "count<12>" , 
  outpin "count<15>" AQ ,
  inpin "count<15>" A5 ,
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y8 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y8 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y8 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<13>" , 
  outpin "count<15>" BQ ,
  inpin "count<15>" B5 ,
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y8 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y8 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "count<14>" , 
  outpin "count<15>" CQ ,
  inpin "count<15>" C5 ,
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y8 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X9Y8 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<15>" , 
  outpin "count<15>" DQ ,
  inpin "count<15>" D5 ,
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y8 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X9Y8 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y8 LOGICOUT23 -> FAN_B , 
  ;
net "count<16>" , 
  outpin "count<19>" AQ ,
  inpin "count<19>" A5 ,
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y9 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y9 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y9 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<17>" , 
  outpin "count<19>" BQ ,
  inpin "count<19>" B5 ,
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y9 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y9 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "count<18>" , 
  outpin "count<19>" CQ ,
  inpin "count<19>" C5 ,
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y9 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X9Y9 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<19>" , 
  outpin "count<19>" DQ ,
  inpin "count<19>" D5 ,
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y9 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X9Y9 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y9 LOGICOUT23 -> FAN_B , 
  ;
net "count<1>" , 
  outpin "count<3>" BQ ,
  inpin "count<3>" B5 ,
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y5 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y5 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "count<20>" , 
  outpin "count<23>" AQ ,
  inpin "count<23>" A5 ,
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y10 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y10 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y10 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<21>" , 
  outpin "count<23>" BQ ,
  inpin "count<23>" B5 ,
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y10 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y10 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "count<22>" , 
  outpin "count<23>" CQ ,
  inpin "count<23>" C5 ,
  inpin "leds_3" AX ,
  pip CLEXL_X10Y6 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y10 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X10Y10 ER1E3 -> SL1B3 , 
  pip INT_X10Y6 SS2E0 -> LOGICIN_B6 , 
  pip INT_X10Y8 SR1E0 -> SS2B0 , 
  pip INT_X10Y9 SL1E3 -> SR1B0 , 
  pip INT_X9Y10 LOGICOUT20 -> ER1B3 , 
  pip INT_X9Y10 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<23>" , 
  outpin "count<23>" DQ ,
  inpin "count<23>" D5 ,
  inpin "leds_3" BX ,
  pip CLEXL_X10Y6 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y10 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X10Y6 EL1E2 -> LOGICIN_B13 , 
  pip INT_X7Y8 SW4E3 -> SE4B3 , 
  pip INT_X9Y10 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y10 LOGICOUT23 -> FAN_B , 
  pip INT_X9Y10 LOGICOUT23 -> SW4B3 , 
  pip INT_X9Y6 SE4E3 -> EL1B2 , 
  ;
net "count<24>" , 
  outpin "count<27>" AQ ,
  inpin "count<27>" A4 ,
  inpin "leds_3" CX ,
  pip CLEXL_X10Y6 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X9Y11 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X10Y6 ER1E2 -> LOGICIN_B21 , 
  pip INT_X9Y11 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X9Y11 LOGICOUT14 -> LOGICIN_B35 , 
  pip INT_X9Y11 LOGICOUT14 -> SS4B0 , 
  pip INT_X9Y6 SR1E1 -> ER1B2 , 
  pip INT_X9Y7 SS4E0 -> SR1B1 , 
  ;
net "count<25>" , 
  outpin "count<27>" BQ ,
  inpin "count<27>" B5 ,
  inpin "leds_3" DX ,
  pip CLEXL_X10Y6 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y11 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X10Y6 ER1E3 -> LOGICIN_B28 , 
  pip INT_X9Y11 LOGICOUT17 -> LOGICIN_B41 , 
  pip INT_X9Y11 LOGICOUT17 -> SS4B1 , 
  pip INT_X9Y6 SR1E2 -> ER1B3 , 
  pip INT_X9Y7 SS4E1 -> SR1B2 , 
  ;
net "count<26>" , 
  outpin "count<27>" CQ ,
  inpin "count<27>" C5 ,
  inpin "leds_7" AX ,
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y11 M_CQ -> CLEXM_LOGICOUT20 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B6 -> X_AX , 
  pip INT_X9Y11 LOGICOUT20 -> LOGICIN_B49 , 
  pip INT_X9Y11 LOGICOUT20 -> SS4B2 , 
  pip INT_X9Y6 SL1E2 -> SR1B3 , 
  pip INT_X9Y6 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X9Y7 SS4E2 -> SL1B2 , 
  ;
net "count<27>" , 
  outpin "count<27>" DQ ,
  inpin "count<27>" D5 ,
  inpin "leds_7" BX ,
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y11 M_DQ -> CLEXM_LOGICOUT23 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B13 -> X_BX , 
  pip INT_X9Y11 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y11 LOGICOUT23 -> FAN_B , 
  pip INT_X9Y11 LOGICOUT23 -> SS4B3 , 
  pip INT_X9Y6 LOGICIN_B61 =- LOGICIN_B13 , 
  pip INT_X9Y6 SL1E3 -> LOGICIN_B61 , 
  pip INT_X9Y7 SS4E3 -> SL1B3 , 
  ;
net "count<28>" , 
  outpin "count<29>" AQ ,
  inpin "count<29>" A4 ,
  inpin "leds_7" CX ,
  pip CLEXM_X9Y12 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X9Y12 M_AQ -> CLEXM_LOGICOUT14 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B21 -> X_CX , 
  pip INT_X9Y11 SR1E1 -> SS2B1 , 
  pip INT_X9Y12 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X9Y12 LOGICOUT14 -> LOGICIN_B35 , 
  pip INT_X9Y12 LOGICOUT14 -> SR1B1 , 
  pip INT_X9Y6 SS2E2 -> LOGICIN_B21 , 
  pip INT_X9Y8 SR1E2 -> SS2B2 , 
  pip INT_X9Y9 SS2E1 -> SR1B2 , 
  ;
net "count<29>" , 
  outpin "count<29>" BQ ,
  inpin "count<29>" B5 ,
  inpin "leds_7" DX ,
  pip CLEXM_X9Y12 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y12 M_BQ -> CLEXM_LOGICOUT17 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B28 -> X_DX , 
  pip INT_X9Y12 LOGICOUT17 -> LOGICIN_B41 , 
  pip INT_X9Y12 LOGICOUT17 -> SS4B1 , 
  pip INT_X9Y6 SR1E3 -> LOGICIN_B28 , 
  pip INT_X9Y7 SR1E2 -> SR1B3 , 
  pip INT_X9Y8 SS4E1 -> SR1B2 , 
  ;
net "count<2>" , 
  outpin "count<3>" CQ ,
  inpin "count<3>" C5 ,
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y5 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X9Y5 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<3>" , 
  outpin "count<3>" DQ ,
  inpin "count<3>" D5 ,
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y5 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X9Y5 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y5 LOGICOUT23 -> FAN_B , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_0" vcc, 
  outpin "XDL_DUMMY_INT_X9Y12_TIEOFF_X17Y24" HARD1 ,
  inpin "count<29>" A6 ,
  pip CLEXM_X9Y12 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X9Y12 VCC_WIRE -> LOGICIN_B34 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_1" vcc, 
  outpin "XDL_DUMMY_INT_X9Y11_TIEOFF_X17Y22" HARD1 ,
  inpin "count<27>" A6 ,
  inpin "count<27>" B6 ,
  inpin "count<27>" C6 ,
  inpin "count<27>" D6 ,
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y11 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y11 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y11 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y11 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y11 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_2" vcc, 
  outpin "XDL_DUMMY_INT_X9Y10_TIEOFF_X17Y20" HARD1 ,
  inpin "count<23>" A6 ,
  inpin "count<23>" B6 ,
  inpin "count<23>" C6 ,
  inpin "count<23>" D6 ,
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y10 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y10 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y10 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y10 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y10 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_3" vcc, 
  outpin "XDL_DUMMY_INT_X9Y9_TIEOFF_X17Y18" HARD1 ,
  inpin "count<19>" A6 ,
  inpin "count<19>" B6 ,
  inpin "count<19>" C6 ,
  inpin "count<19>" D6 ,
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y9 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y9 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y9 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y9 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y9 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_4" vcc, 
  outpin "XDL_DUMMY_INT_X9Y8_TIEOFF_X17Y16" HARD1 ,
  inpin "count<15>" A6 ,
  inpin "count<15>" B6 ,
  inpin "count<15>" C6 ,
  inpin "count<15>" D6 ,
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y8 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y8 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y8 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y8 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y8 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_5" vcc, 
  outpin "XDL_DUMMY_INT_X9Y7_TIEOFF_X17Y14" HARD1 ,
  inpin "count<11>" A6 ,
  inpin "count<11>" B6 ,
  inpin "count<11>" C6 ,
  inpin "count<11>" D6 ,
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y7 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y7 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y7 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y7 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_6" vcc, 
  outpin "XDL_DUMMY_INT_X9Y6_TIEOFF_X17Y12" HARD1 ,
  inpin "count<7>" A6 ,
  inpin "count<7>" B6 ,
  inpin "count<7>" C6 ,
  inpin "count<7>" D6 ,
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y6 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y6 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y6 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y6 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<3>/ProtoComp0.A5LUT.O5_7" vcc, 
  outpin "XDL_DUMMY_INT_X9Y5_TIEOFF_X17Y10" HARD1 ,
  inpin "count<3>" A6 ,
  inpin "count<3>" B6 ,
  inpin "count<3>" C6 ,
  inpin "count<3>" D6 ,
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X9Y5 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X9Y5 VCC_WIRE -> LOGICIN_B34 , 
  pip INT_X9Y5 VCC_WIRE -> LOGICIN_B42 , 
  pip INT_X9Y5 VCC_WIRE -> LOGICIN_B50 , 
  pip INT_X9Y5 VCC_WIRE -> LOGICIN_B59 , 
  ;
net "count<4>" , 
  outpin "count<7>" AQ ,
  inpin "count<7>" A5 ,
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y6 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y6 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y6 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<5>" , 
  outpin "count<7>" BQ ,
  inpin "count<7>" B5 ,
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y6 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y6 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "count<6>" , 
  outpin "count<7>" CQ ,
  inpin "count<7>" C5 ,
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X9Y6 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X9Y6 LOGICOUT20 -> LOGICIN_B49 , 
  ;
net "count<7>" , 
  outpin "count<7>" DQ ,
  inpin "count<7>" D5 ,
  pip CLEXM_X9Y6 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X9Y6 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X9Y6 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y6 LOGICOUT23 -> FAN_B , 
  ;
net "count<8>" , 
  outpin "count<11>" AQ ,
  inpin "count<11>" A5 ,
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X9Y7 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X9Y7 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X9Y7 LOGICOUT14 -> LOGICIN_B35 , 
  ;
net "count<9>" , 
  outpin "count<11>" BQ ,
  inpin "count<11>" B5 ,
  pip CLEXM_X9Y7 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X9Y7 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X9Y7 LOGICOUT17 -> LOGICIN_B41 , 
  ;
net "leds<0>" , cfg " _BELSIG:PAD,PAD,leds<0>:leds<0>",
  ;
net "leds<1>" , cfg " _BELSIG:PAD,PAD,leds<1>:leds<1>",
  ;
net "leds<2>" , cfg " _BELSIG:PAD,PAD,leds<2>:leds<2>",
  ;
net "leds<3>" , cfg " _BELSIG:PAD,PAD,leds<3>:leds<3>",
  ;
net "leds<4>" , cfg " _BELSIG:PAD,PAD,leds<4>:leds<4>",
  ;
net "leds<5>" , cfg " _BELSIG:PAD,PAD,leds<5>:leds<5>",
  ;
net "leds<6>" , cfg " _BELSIG:PAD,PAD,leds<6>:leds<6>",
  ;
net "leds<7>" , cfg " _BELSIG:PAD,PAD,leds<7>:leds<7>",
  ;
net "leds_0" , 
  outpin "leds_3" AQ ,
  inpin "leds<0>" O ,
  pip BIOB_X12Y0 BIOB_O2 -> BIOB_O2_PINW , 
  pip BIOI_OUTER_X12Y0 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X12Y0_OLOGIC_X9Y0" D1 -> OQ
  pip BIOI_OUTER_X12Y0 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_OUTER_X12Y0 OQ_OLOGIC_SITE_S -> BIOI_OUTER_O1 , 
  pip CLEXL_X10Y6 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip INT_X10Y6 LOGICOUT2 -> SE4B0 , 
  pip INT_X12Y2 SS2E0 -> SS2B0 , 
  pip INT_X12Y4 SE4E0 -> SS2B0 , 
  pip IOI_INT_X12Y0 SS2E0 -> LOGICIN_B15 , 
  ;
net "leds_1" , 
  outpin "leds_3" BQ ,
  inpin "leds<1>" O ,
  pip BIOB_X12Y0 BIOB_O0 -> BIOB_O0_PINW , 
  pip BIOI_INNER_X12Y1 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X12Y1_OLOGIC_X9Y3" D1 -> OQ
  pip BIOI_INNER_X12Y1 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip BIOI_INNER_X12Y1 OQ_OLOGIC_SITE -> BIOI_INNER_O0 , 
  pip CLEXL_X10Y6 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip INT_X10Y6 LOGICOUT5 -> SE4B1 , 
  pip INT_X12Y3 SL1E1 -> SS2B1 , 
  pip INT_X12Y4 SE4E1 -> SL1B1 , 
  pip IOI_INT_X12Y1 LOGICIN_B13 -> LOGICIN_B31 , 
  pip IOI_INT_X12Y1 SS2E1 -> LOGICIN_B13 , 
  ;
net "leds_2" , 
  outpin "leds_3" CQ ,
  inpin "leds<2>" O ,
  pip BIOB_X9Y0 BIOB_O3 -> BIOB_O3_PINW , 
  pip BIOI_OUTER_X9Y0 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X9Y0_OLOGIC_X7Y1" D1 -> OQ
  pip BIOI_OUTER_X9Y0 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip BIOI_OUTER_X9Y0 OQ_OLOGIC_SITE -> BIOI_OUTER_O0 , 
  pip CLEXL_X10Y6 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip INT_X10Y1 SR1E3 -> SW2B3 , 
  pip INT_X10Y2 SS4E2 -> SR1B3 , 
  pip INT_X10Y6 LOGICOUT8 -> SS4B2 , 
  pip IOI_INT_X9Y0 SW2E3 -> LOGICIN_B31 , 
  ;
net "leds_3" , 
  outpin "leds_3" DQ ,
  inpin "leds<3>" O ,
  pip BIOB_X12Y0 BIOB_O1 -> BIOB_O1_PINW , 
  pip BIOI_INNER_X12Y1 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X12Y1_OLOGIC_X9Y2" D1 -> OQ
  pip BIOI_INNER_X12Y1 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_INNER_X12Y1 OQ_OLOGIC_SITE_S -> BIOI_INNER_O1 , 
  pip CLEXL_X10Y6 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip INT_X10Y6 LOGICOUT11 -> SE4B3 , 
  pip INT_X12Y2 SS2E3 -> SR1B0 , 
  pip INT_X12Y4 SE4E3 -> SS2B3 , 
  pip IOI_INT_X12Y1 SR1E0 -> LOGICIN_B15 , 
  ;
net "leds_4" , 
  outpin "leds_7" AQ ,
  inpin "leds<4>" O ,
  pip BIOB_X9Y0 BIOB_O1 -> BIOB_O1_PINW , 
  pip BIOI_INNER_X9Y1 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X9Y1_OLOGIC_X7Y2" D1 -> OQ
  pip BIOI_INNER_X9Y1 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_INNER_X9Y1 OQ_OLOGIC_SITE_S -> BIOI_INNER_O1 , 
  pip CLEXM_X9Y6 X_AQ -> CLEXM_LOGICOUT2 , 
  pip INT_X9Y2 SS4E0 -> SL1B0 , 
  pip INT_X9Y6 LOGICOUT2 -> SS4B0 , 
  pip IOI_INT_X9Y1 SL1E0 -> LOGICIN_B15 , 
  ;
net "leds_5" , 
  outpin "leds_7" BQ ,
  inpin "leds<5>" O ,
  pip BIOB_X9Y0 BIOB_O2 -> BIOB_O2_PINW , 
  pip BIOI_OUTER_X9Y0 D1_OLOGIC_SITE_S -> OQ_OLOGIC_SITE_S ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X9Y0_OLOGIC_X7Y0" D1 -> OQ
  pip BIOI_OUTER_X9Y0 IOI_LOGICINB15 -> D1_OLOGIC_SITE_S , 
  pip BIOI_OUTER_X9Y0 OQ_OLOGIC_SITE_S -> BIOI_OUTER_O1 , 
  pip CLEXM_X9Y6 X_BQ -> CLEXM_LOGICOUT5 , 
  pip INT_X10Y0 SL1E1 -> WL1B0 , 
  pip INT_X10Y1 SE2E1 -> SL1B1 , 
  pip INT_X9Y2 SS4E1 -> SE2B1 , 
  pip INT_X9Y6 LOGICOUT5 -> SS4B1 , 
  pip IOI_INT_X9Y0 WL1E0 -> LOGICIN_B15 , 
  ;
net "leds_6" , 
  outpin "leds_7" CQ ,
  inpin "leds<6>" O ,
  pip BIOB_X9Y0 BIOB_O0 -> BIOB_O0_PINW , 
  pip BIOI_INNER_X9Y1 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_INNER_X9Y1_OLOGIC_X7Y3" D1 -> OQ
  pip BIOI_INNER_X9Y1 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip BIOI_INNER_X9Y1 OQ_OLOGIC_SITE -> BIOI_INNER_O0 , 
  pip CLEXM_X9Y6 X_CQ -> CLEXM_LOGICOUT8 , 
  pip INT_X9Y2 SS4E2 -> SR1B3 , 
  pip INT_X9Y6 LOGICOUT8 -> SS4B2 , 
  pip IOI_INT_X9Y1 SR1E3 -> LOGICIN_B31 , 
  ;
net "leds_7" , 
  outpin "leds_7" DQ ,
  inpin "leds<7>" O ,
  pip BIOB_X8Y0 BIOB_O3 -> BIOB_O3_PINW , 
  pip BIOI_OUTER_X8Y0 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_BIOI_OUTER_X8Y0_OLOGIC_X6Y1" D1 -> OQ
  pip BIOI_OUTER_X8Y0 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip BIOI_OUTER_X8Y0 OQ_OLOGIC_SITE -> BIOI_OUTER_O0 , 
  pip CLEXM_X9Y6 X_DQ -> CLEXM_LOGICOUT11 , 
  pip INT_X9Y2 SS4E3 -> SW2B3 , 
  pip INT_X9Y6 LOGICOUT11 -> SS4B3 , 
  pip IOI_INT_X8Y0 SL1E3 -> LOGICIN_B31 , 
  pip IOI_INT_X8Y1 SW2E3 -> SL1B3 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 20
# Number of Nets: 57
# =======================================================

