

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 26 13:04:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   51|   51|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    921|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      11|      3|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     170|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     181|   1025|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordiccart2pol_mucud_U1  |cordiccart2pol_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_anbkb  |        0|  11|   3|    16|   11|     1|          176|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  11|   3|    16|   11|     1|          176|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_392_p2             |     +    |      0|  0|  15|           5|           1|
    |p_Val2_17_fu_609_p2       |     +    |      0|  0|  22|          15|          15|
    |p_Val2_18_fu_623_p2       |     +    |      0|  0|  21|          14|          14|
    |p_Val2_21_fu_685_p2       |     +    |      0|  0|  23|          16|          16|
    |p_Val2_22_fu_699_p2       |     +    |      0|  0|  22|          15|          15|
    |p_Val2_6_fu_890_p2        |     +    |      0|  0|  22|          15|          15|
    |p_Val2_8_fu_448_p2        |     +    |      0|  0|  22|          15|          15|
    |p_Val2_9_fu_462_p2        |     +    |      0|  0|  21|          14|          14|
    |p_Val2_12_fu_486_p2       |     -    |      0|  0|  22|          15|          15|
    |p_Val2_15_fu_579_p2       |     -    |      0|  0|  22|          15|          15|
    |p_Val2_23_fu_731_p2       |     -    |      0|  0|  23|          16|          16|
    |p_Val2_2_fu_234_p2        |     -    |      0|  0|  21|           1|          14|
    |p_Val2_s_fu_208_p2        |     -    |      0|  0|  22|           1|          15|
    |neg_src_fu_919_p2         |    and   |      0|  0|   8|           1|           1|
    |overflow_fu_936_p2        |    and   |      0|  0|   8|           1|           1|
    |sel_tmp10_fu_286_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp13_fu_298_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_807_p2        |    and   |      0|  0|   8|           1|           1|
    |sel_tmp6_fu_826_p2        |    and   |      0|  0|   8|           1|           1|
    |sel_tmp8_fu_280_p2        |    and   |      0|  0|   8|           1|           1|
    |sel_tmp_fu_789_p2         |    and   |      0|  0|   8|           1|           1|
    |p_Val2_11_fu_476_p2       |   ashr   |      0|  0|  31|          14|          14|
    |p_Val2_14_fu_542_p2       |   ashr   |      0|  0|  31|          14|          14|
    |exitcond_fu_386_p2        |   icmp   |      0|  0|  11|           5|           6|
    |tmp_6_fu_566_p2           |   icmp   |      0|  0|  13|          14|           1|
    |p_Val2_10_fu_434_p2       |   lshr   |      0|  0|  31|          14|          14|
    |brmerge_i2_fu_930_p2      |    or    |      0|  0|   8|           1|           1|
    |not_carry_fu_908_p2       |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_312_p2         |    or    |      0|  0|   8|           1|           1|
    |newSel1_fu_318_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel2_fu_326_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel3_fu_334_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel4_fu_342_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel5_fu_350_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel6_fu_358_p3         |  select  |      0|  0|  14|           1|          13|
    |newSel7_fu_366_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel8_fu_374_p3         |  select  |      0|  0|  14|           1|          14|
    |newSel_fu_304_p3          |  select  |      0|  0|  14|           1|          14|
    |r_V                       |  select  |      0|  0|  15|           1|          15|
    |sel_tmp12_fu_847_p3       |  select  |      0|  0|  14|           1|          14|
    |sel_tmp14_fu_863_p3       |  select  |      0|  0|  15|           1|          15|
    |sel_tmp15_fu_871_p3       |  select  |      0|  0|  15|           1|          15|
    |sel_tmp1_fu_795_p3        |  select  |      0|  0|  14|           1|          14|
    |sel_tmp4_fu_813_p3        |  select  |      0|  0|  14|           1|          14|
    |sel_tmp9_fu_839_p3        |  select  |      0|  0|  14|           1|          14|
    |storemerge_fu_879_p3      |  select  |      0|  0|  15|           1|          15|
    |this_assign_4_fu_658_p3   |  select  |      0|  0|  14|           1|          14|
    |this_assign_6_fu_558_p3   |  select  |      0|  0|  14|           1|          14|
    |this_assign_7_fu_723_p3   |  select  |      0|  0|  14|           1|          14|
    |this_assign_fu_534_p3     |  select  |      0|  0|  14|           1|          14|
    |x_V_buf_2_fu_832_p3       |  select  |      0|  0|  14|           1|          14|
    |y_V_buf_2_fu_855_p3       |  select  |      0|  0|  14|           1|          14|
    |brmerge_i_i_fu_248_p2     |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i1_fu_518_p2  |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i2_fu_636_p2  |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i3_fu_642_p2  |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i4_fu_757_p2  |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i5_fu_763_p2  |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i_fu_512_p2   |    xor   |      0|  0|   8|           1|           1|
    |deleted_zeros_fu_914_p2   |    xor   |      0|  0|   8|           1|           1|
    |p_Result_1_not_fu_903_p2  |    xor   |      0|  0|   8|           1|           2|
    |p_not_i_fu_924_p2         |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp11_fu_292_p2       |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp2_fu_801_p2        |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp5_fu_820_p2        |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp7_fu_274_p2        |    xor   |      0|  0|   8|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 921|         266|         585|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  38|          7|    1|          7|
    |p_Val2_13_ph_reg_123  |   9|          2|   14|         28|
    |p_Val2_15_ph_reg_133  |   9|          2|   14|         28|
    |p_Val2_19_reg_143     |   9|          2|   15|         30|
    |p_Val2_3_reg_154      |   9|          2|   14|         28|
    |p_Val2_5_reg_165      |   9|          2|   14|         28|
    |p_s_reg_176           |   9|          2|    5|         10|
    |storemerge1_reg_112   |   9|          2|   13|         26|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 101|         21|   90|        185|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   6|   0|    6|          0|
    |i_V_reg_1006            |   5|   0|    5|          0|
    |p_Val2_13_ph_reg_123    |  14|   0|   14|          0|
    |p_Val2_14_reg_1039      |  14|   0|   14|          0|
    |p_Val2_15_ph_reg_133    |  14|   0|   14|          0|
    |p_Val2_19_reg_143       |  15|   0|   15|          0|
    |p_Val2_20_reg_1051      |  11|   0|   11|          0|
    |p_Val2_3_reg_154        |  14|   0|   14|          0|
    |p_Val2_5_reg_165        |  14|   0|   14|          0|
    |p_Val2_7_reg_1023       |  15|   0|   15|          0|
    |p_s_reg_176             |   5|   0|    5|          0|
    |signbit_reg_1016        |   1|   0|    1|          0|
    |storemerge1_reg_112     |  13|   0|   14|          1|
    |this_assign_6_reg_1045  |  14|   0|   14|          0|
    |this_assign_reg_1033    |  14|   0|   14|          0|
    |tmp_22_reg_1028         |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 170|   0|  171|          1|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |   14|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |   14|   ap_none  |       y_V      |    scalar    |
|r_V             | out |   15|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |   15|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

