{"vcs1":{"timestamp_begin":1729905647.772845690, "rt":16.73, "ut":15.19, "st":0.79}}
{"vcselab":{"timestamp_begin":1729905664.578937235, "rt":1.04, "ut":0.30, "st":0.17}}
{"link":{"timestamp_begin":1729905665.699254842, "rt":0.38, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729905647.203293704}
{"VCS_COMP_START_TIME": 1729905647.203293704}
{"VCS_COMP_END_TIME": 1729905718.064886383}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 367056}}
{"stitch_vcselab": {"peak_mem": 239812}}
