#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 17 15:30:38 2022
# Process ID: 19128
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17284 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex6\T3\T3.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new
file mkdir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new}
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new/simutest.v} w ]
add_files -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new/simutest.v}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNT'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CNT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CNT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim'
"xelab -wto 1092c254dcd44b078a4927e0129daf04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CNT_behav xil_defaultlib.CNT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1092c254dcd44b078a4927e0129daf04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CNT_behav xil_defaultlib.CNT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNT_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/USTC/2nd -notrace
couldn't read file "E:/USTC/2nd": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 17 15:45:49 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CNT_behav -key {Behavioral:sim_1:Functional:CNT} -tclbatch {CNT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CNT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CNT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.965 ; gain = 0.000
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new/simutest.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sim_1/new/simutest.v}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 17 15:57:06 2022] Launched synth_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.runs/synth_1/runme.log
[Thu Nov 17 15:57:06 2022] Launched impl_1...
Run output will be captured here: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 15:58:58 2022...
