
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[2]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[2]$_DFF_P_/CK (DFF_X1)
     3    5.02    0.02    0.07    0.07 ^ state[2]$_DFF_P_/QN (DFF_X1)
                                         _004_ (net)
                  0.02    0.00    0.07 ^ _234_/A1 (NAND3_X1)
     1    1.54    0.01    0.02    0.09 v _234_/ZN (NAND3_X1)
                                         _066_ (net)
                  0.01    0.00    0.09 v _244_/A3 (NAND4_X1)
     1    1.14    0.01    0.02    0.11 ^ _244_/ZN (NAND4_X1)
                                         _022_ (net)
                  0.01    0.00    0.11 ^ tx$_SDFFE_PN1P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx$_SDFFE_PN1P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_busy$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4    9.41    0.01    0.09    0.09 v clk_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[0] (net)
                  0.01    0.00    0.09 v _251_/A (HA_X1)
     2    9.31    0.01    0.04    0.13 v _251_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.13 v _146_/A4 (NOR4_X4)
     4   12.84    0.06    0.10    0.23 ^ _146_/ZN (NOR4_X4)
                                         _085_ (net)
                  0.06    0.00    0.23 ^ _159_/B2 (OAI21_X1)
     2    2.93    0.02    0.03    0.26 v _159_/ZN (OAI21_X1)
                                         _096_ (net)
                  0.02    0.00    0.26 v _247_/A3 (NAND3_X1)
     1    1.92    0.01    0.03    0.29 ^ _247_/ZN (NAND3_X1)
                                         _078_ (net)
                  0.01    0.00    0.29 ^ _248_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.35 v _248_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.35 v tx_busy$_SDFFE_PN0P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_busy$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_busy$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4    9.41    0.01    0.09    0.09 v clk_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[0] (net)
                  0.01    0.00    0.09 v _251_/A (HA_X1)
     2    9.31    0.01    0.04    0.13 v _251_/CO (HA_X1)
                                         _136_ (net)
                  0.01    0.00    0.13 v _146_/A4 (NOR4_X4)
     4   12.84    0.06    0.10    0.23 ^ _146_/ZN (NOR4_X4)
                                         _085_ (net)
                  0.06    0.00    0.23 ^ _159_/B2 (OAI21_X1)
     2    2.93    0.02    0.03    0.26 v _159_/ZN (OAI21_X1)
                                         _096_ (net)
                  0.02    0.00    0.26 v _247_/A3 (NAND3_X1)
     1    1.92    0.01    0.03    0.29 ^ _247_/ZN (NAND3_X1)
                                         _078_ (net)
                  0.01    0.00    0.29 ^ _248_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.35 v _248_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.35 v tx_busy$_SDFFE_PN0P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_busy$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.54e-04   2.59e-06   1.78e-06   1.58e-04  78.2%
Combinational          2.41e-05   1.64e-05   3.52e-06   4.40e-05  21.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.78e-04   1.90e-05   5.30e-06   2.02e-04 100.0%
                          88.0%       9.4%       2.6%
