<stg><name>fpsub503.2_Pipeline_VITIS_LOOP_53_2</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %sext_ln45_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:3 %sext_ln45_cast = select i1 %sext_ln45_read, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln44 = store i4 0, i4 %i_31

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc32:0 %borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc32.split

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc32:1 %i = load i4 %i_31

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:2 %icmp_ln53 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:3 %add_ln53 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:4 %br_ln53 = br i1 %icmp_ln53, void %for.inc32.split, void %for.end34.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
for.inc32.split:3 %trunc_ln54 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc32.split:4 %or_ln54_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln54

]]></Node>
<StgValue><ssdm name="or_ln54_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="4">
<![CDATA[
for.inc32.split:5 %sext_ln54 = sext i4 %or_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc32.split:6 %zext_ln54 = zext i5 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc32.split:7 %coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:8 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="3">
<![CDATA[
for.inc32.split:11 %zext_ln54_5 = zext i3 %trunc_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc32.split:12 %p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="p503x2_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.inc32.split:13 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:28 %store_ln44 = store i4 %add_ln53, i4 %i_31

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end34.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:8 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1">
<![CDATA[
for.inc32.split:9 %zext_ln54_4 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:10 %tempReg = add i64 %coeff_load, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.inc32.split:13 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %and_ln54 = and i64 %p503x2_1_load, i64 %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32.split:0 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32.split:1 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.split:2 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:15 %add_ln54 = add i64 %and_ln54, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
for.inc32.split:16 %store_ln54 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %add_ln54, i8 255

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:17 %xor_ln54 = xor i64 %add_ln54, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:18 %xor_ln54_10 = xor i64 %and_ln54, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln54_10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:19 %or_ln54 = or i64 %xor_ln54, i64 %xor_ln54_10

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:20 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc32.split:21 %xor_ln54_11 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54_11"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="63" op_0_bw="64">
<![CDATA[
for.inc32.split:22 %trunc_ln54_5 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc32.split:23 %xor_ln54_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln54_11, i63 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="xor_ln54_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:24 %and_ln54_4 = and i64 %coeff_load, i64 %xor_ln54_s

]]></Node>
<StgValue><ssdm name="and_ln54_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:25 %xor_ln54_12 = xor i64 %or_ln54, i64 %add_ln54

]]></Node>
<StgValue><ssdm name="xor_ln54_12"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:26 %or_ln54_4 = or i64 %xor_ln54_12, i64 %and_ln54_4

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc32.split:27 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln54_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.split:29 %br_ln53 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="coeff" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="sext_ln45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln45"/></StgValue>
</port>
<port id="63" name="p503x2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i_31" fromId="64" toId="6">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="coeff" to="specbramwithbyteenable_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i1" to="sext_ln45_read" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="sext_ln45" to="sext_ln45_read" fromId="62" toId="8">
</dataflow>
<dataflow id="72" from="sext_ln45_read" to="sext_ln45_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="sext_ln45_cast" fromId="73" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="sext_ln45_cast" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln44" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="i_31" to="store_ln44" fromId="6" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="borrow" fromId="80" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln0" to="borrow" fromId="11" toId="12">
</dataflow>
<dataflow id="83" from="tmp" to="borrow" fromId="47" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln53" to="borrow" fromId="48" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="85" from="i_31" to="i" fromId="6" toId="13">
</dataflow>
<dataflow id="86" from="i" to="icmp_ln53" fromId="13" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln53" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="i" to="add_ln53" fromId="13" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="add_ln53" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="icmp_ln53" to="br_ln53" fromId="14" toId="16">
</dataflow>
<dataflow id="93" from="i" to="trunc_ln54" fromId="13" toId="17">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="or_ln54_5" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_96" to="or_ln54_5" fromId="96" toId="18">
</dataflow>
<dataflow id="98" from="trunc_ln54" to="or_ln54_5" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="or_ln54_5" to="sext_ln54" fromId="18" toId="19">
</dataflow>
<dataflow id="100" from="sext_ln54" to="zext_ln54" fromId="19" toId="20">
</dataflow>
<dataflow id="101" from="coeff" to="coeff_addr" fromId="61" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_102" to="coeff_addr" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="zext_ln54" to="coeff_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="coeff_addr" to="coeff_load" fromId="21" toId="22">
</dataflow>
<dataflow id="106" from="trunc_ln54" to="zext_ln54_5" fromId="17" toId="23">
</dataflow>
<dataflow id="107" from="p503x2_1" to="p503x2_1_addr" fromId="63" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_102" to="p503x2_1_addr" fromId="102" toId="24">
</dataflow>
<dataflow id="109" from="zext_ln54_5" to="p503x2_1_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="110" from="p503x2_1_addr" to="p503x2_1_load" fromId="24" toId="25">
</dataflow>
<dataflow id="111" from="add_ln53" to="store_ln44" fromId="15" toId="26">
</dataflow>
<dataflow id="112" from="i_31" to="store_ln44" fromId="6" toId="26">
</dataflow>
<dataflow id="113" from="coeff_addr" to="coeff_load" fromId="21" toId="27">
</dataflow>
<dataflow id="114" from="borrow" to="zext_ln54_4" fromId="12" toId="28">
</dataflow>
<dataflow id="115" from="coeff_load" to="tempReg" fromId="27" toId="29">
</dataflow>
<dataflow id="116" from="zext_ln54_4" to="tempReg" fromId="28" toId="29">
</dataflow>
<dataflow id="117" from="p503x2_1_addr" to="p503x2_1_load" fromId="24" toId="30">
</dataflow>
<dataflow id="118" from="p503x2_1_load" to="and_ln54" fromId="30" toId="31">
</dataflow>
<dataflow id="119" from="sext_ln45_cast" to="and_ln54" fromId="9" toId="31">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="120" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specpipeline_ln44" fromId="122" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_102" to="specpipeline_ln44" fromId="102" toId="32">
</dataflow>
<dataflow id="125" from="StgValue_102" to="specpipeline_ln44" fromId="102" toId="32">
</dataflow>
<dataflow id="126" from="StgValue_102" to="specpipeline_ln44" fromId="102" toId="32">
</dataflow>
<dataflow id="128" from="empty_44" to="specpipeline_ln44" fromId="127" toId="32">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="129" toId="33">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln44" fromId="131" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln44" fromId="131" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln44" fromId="131" toId="33">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="135" toId="34">
</dataflow>
<dataflow id="138" from="empty_34" to="specloopname_ln53" fromId="137" toId="34">
</dataflow>
<dataflow id="139" from="and_ln54" to="add_ln54" fromId="31" toId="35">
</dataflow>
<dataflow id="140" from="tempReg" to="add_ln54" fromId="29" toId="35">
</dataflow>
<dataflow id="142" from="_ssdm_op_Write.bram.i64" to="store_ln54" fromId="141" toId="36">
</dataflow>
<dataflow id="143" from="coeff_addr" to="store_ln54" fromId="21" toId="36">
</dataflow>
<dataflow id="144" from="add_ln54" to="store_ln54" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="StgValue_145" to="store_ln54" fromId="145" toId="36">
</dataflow>
<dataflow id="147" from="add_ln54" to="xor_ln54" fromId="35" toId="37">
</dataflow>
<dataflow id="148" from="tempReg" to="xor_ln54" fromId="29" toId="37">
</dataflow>
<dataflow id="149" from="and_ln54" to="xor_ln54_10" fromId="31" toId="38">
</dataflow>
<dataflow id="150" from="tempReg" to="xor_ln54_10" fromId="29" toId="38">
</dataflow>
<dataflow id="151" from="xor_ln54" to="or_ln54" fromId="37" toId="39">
</dataflow>
<dataflow id="152" from="xor_ln54_10" to="or_ln54" fromId="38" toId="39">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="153" toId="40">
</dataflow>
<dataflow id="155" from="tempReg" to="bit_sel" fromId="29" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_156" to="bit_sel" fromId="156" toId="40">
</dataflow>
<dataflow id="158" from="bit_sel" to="xor_ln54_11" fromId="40" toId="41">
</dataflow>
<dataflow id="159" from="StgValue_96" to="xor_ln54_11" fromId="96" toId="41">
</dataflow>
<dataflow id="160" from="tempReg" to="trunc_ln54_5" fromId="29" toId="42">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln54_s" fromId="161" toId="43">
</dataflow>
<dataflow id="163" from="xor_ln54_11" to="xor_ln54_s" fromId="41" toId="43">
</dataflow>
<dataflow id="164" from="trunc_ln54_5" to="xor_ln54_s" fromId="42" toId="43">
</dataflow>
<dataflow id="165" from="coeff_load" to="and_ln54_4" fromId="27" toId="44">
</dataflow>
<dataflow id="166" from="xor_ln54_s" to="and_ln54_4" fromId="43" toId="44">
</dataflow>
<dataflow id="167" from="or_ln54" to="xor_ln54_12" fromId="39" toId="45">
</dataflow>
<dataflow id="168" from="add_ln54" to="xor_ln54_12" fromId="35" toId="45">
</dataflow>
<dataflow id="169" from="xor_ln54_12" to="or_ln54_4" fromId="45" toId="46">
</dataflow>
<dataflow id="170" from="and_ln54_4" to="or_ln54_4" fromId="44" toId="46">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="171" toId="47">
</dataflow>
<dataflow id="173" from="or_ln54_4" to="tmp" fromId="46" toId="47">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp" fromId="174" toId="47">
</dataflow>
<dataflow id="176" from="icmp_ln53" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
