# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.30.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/victor.raabe/Documents/Graduacao/ArqOrgComputadores/TP0.4
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:53:38 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 13:53:39 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:53:39 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 13:53:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:53:39 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 13:53:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:53:39 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 13:53:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 13:53:39 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# Error Undo Start called while in Redo capture mode
exit sim
# unknown switch: sim
exit vsim
# unknown switch: vsim
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:00:57 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 14:00:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:00:57 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 14:00:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:00:57 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 14:00:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:00:57 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 14:00:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:00:58 on Dec 03,2024, Elapsed time: 0:07:19
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 14:00:58 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:56:04 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 17:56:05 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:56:05 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 17:56:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:56:05 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(37): (vcom-1065) Element "tag" is not defined for record type "cache_line".
# ** Error: cache_l1.vhd(70): near "=": syntax error
# ** Error: cache_l1.vhd(75): near "when": (vcom-1576) expecting END.
# ** Note: cache_l1.vhd(78): VHDL Compiler exiting
# End time: 17:56:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:57:30 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 17:57:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:57:30 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 17:57:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:57:30 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(70): near "=": syntax error
# ** Error: cache_l1.vhd(75): near "when": (vcom-1576) expecting END.
# ** Note: cache_l1.vhd(78): VHDL Compiler exiting
# End time: 17:57:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:58:32 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 17:58:33 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:58:33 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 17:58:33 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:58:33 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(86): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(86): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(103): near "end": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(110): Illegal sequential statement.
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(144): near "addressMem": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(209): near "cache_l1": (vcom-1576) expecting PROCESS.
# End time: 17:58:33 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 27, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:23 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 17:59:24 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:24 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 17:59:24 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:24 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(103): near "end": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(110): Illegal sequential statement.
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(144): near "addressMem": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(209): near "cache_l1": (vcom-1576) expecting PROCESS.
# End time: 17:59:24 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:34 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 17:59:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:34 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 17:59:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:59:34 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(144): near "addressMem": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 17:59:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:19 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:00:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:19 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:00:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:20 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(144): near "addressMem": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 18:00:20 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:29 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:00:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:29 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:00:30 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:30 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): near "=": syntax error
# ** Error: cache_l1.vhd(135): near "else": (vcom-1576) expecting END.
# ** Note: cache_l1.vhd(137): VHDL Compiler exiting
# End time: 18:00:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:34 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:00:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:34 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:00:35 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:35 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(144): near "addressMem": (vcom-1576) expecting ';'.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 18:00:35 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:54 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:00:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:54 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:00:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:00:54 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(147): Target type cache_line in signal assignment is different from expression type.
# ** Error: cache_l1.vhd(147): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(148): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(148): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(149): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(149): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(150): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(150): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 18:00:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
exit vsim
# unknown switch: vsim
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:03:41 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:03:41 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:03:41 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:03:41 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:03:41 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(126): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(126): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(128): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(129): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(129): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(130): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: cache_l1.vhd(130): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: cache_l1.vhd(140): Cannot resolve indexed name (type cache_line) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 18:03:42 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 13, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:10 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:05:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:10 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:05:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:10 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(156): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(156): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Error: cache_l1.vhd(157): Target type cache_line in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: cache_l1.vhd(157): Invalid prefix (function call "TO_INTEGER") for selected name.
# ** Note: cache_l1.vhd(209): VHDL Compiler exiting
# End time: 18:05:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:29 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:05:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:29 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:05:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:29 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 18:05:30 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:05:30 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:05:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:05:31 on Dec 03,2024, Elapsed time: 4:04:33
# Errors: 12, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 18:05:31 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** Warning: (vsim-8683) Uninitialized out port /cpu_tb/Cache_Mem/miss_c has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 440 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# End time: 18:08:53 on Dec 03,2024, Elapsed time: 0:03:22
# Errors: 2, Warnings: 1
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:08:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:08:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:08:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:08:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:08:53 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:08:54 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim cpu_tb 
# Start time: 18:08:54 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading ieee.std_logic_signed(body)
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/inst_div
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/inst_div
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/REGS
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(7)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(8)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(9)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(10)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(11)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(12)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(13)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(14)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(15)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(16)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(17)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(18)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(19)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(20)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(21)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(22)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(23)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(24)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(25)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(26)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(27)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(28)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(29)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(30)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(31)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/Data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(7)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(8)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(9)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(10)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(11)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(12)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(13)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(14)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(15)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(16)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(17)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(18)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(19)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(20)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(21)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(22)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(23)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(24)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(25)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(26)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(27)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(28)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(29)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(30)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(31)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
do mips.do
# End time: 18:09:31 on Dec 03,2024, Elapsed time: 0:00:37
# Errors: 1, Warnings: 144
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:09:31 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:09:31 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:09:31 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:09:31 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:09:31 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:09:31 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim cpu_tb 
# Start time: 18:09:31 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading ieee.std_logic_signed(body)
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/inst_div
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/inst_div
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/cpu/dp/REGS
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(7)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(8)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(9)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(10)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(11)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(12)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(13)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(14)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(15)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(16)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(17)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(18)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(19)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(20)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(21)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(22)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(23)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(24)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(25)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(26)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(27)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(28)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(29)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(30)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Region: /cpu_tb/cpu/dp/REGS/g1(31)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/DALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/Data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(7)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(8)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(9)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(10)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(11)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(12)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(13)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(14)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(15)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(16)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(17)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(18)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(19)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(20)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(21)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(22)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(23)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(24)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(25)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(26)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(27)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(28)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(29)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(30)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Region: /cpu_tb/cpu/dp/REGS/g1(31)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /cpu_tb/cpu/dp/REGS
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 2  Instance: /cpu_tb/Instr_mem
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:10:19 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:10:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:10:19 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:10:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:10:19 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 18:10:20 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:10:20 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:10:20 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:20 on Dec 03,2024, Elapsed time: 0:00:49
# Errors: 1, Warnings: 144
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 18:10:20 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** Warning: (vsim-8683) Uninitialized out port /cpu_tb/Cache_Mem/miss_c has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 440 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
add wave -position 17  sim:/cpu_tb/Cache_Mem/ck
add wave -position 18  sim:/cpu_tb/Cache_Mem/rst
add wave -position 19  sim:/cpu_tb/Cache_Mem/addressCPU
add wave -position 20  sim:/cpu_tb/Cache_Mem/instCPU
add wave -position 21  sim:/cpu_tb/Cache_Mem/instMem
add wave -position 22  sim:/cpu_tb/Cache_Mem/addressMem
add wave -position 23  sim:/cpu_tb/Cache_Mem/miss_c
add wave -position 24  sim:/cpu_tb/Cache_Mem/data_cache
add wave -position 25  sim:/cpu_tb/Cache_Mem/tag
add wave -position 26  sim:/cpu_tb/Cache_Mem/linha
add wave -position 27  sim:/cpu_tb/Cache_Mem/bloco
add wave -position 28  sim:/cpu_tb/Cache_Mem/hit
add wave -position 29  sim:/cpu_tb/Cache_Mem/miss
add wave -position 30  sim:/cpu_tb/Cache_Mem/bloconew
add wave -position 31  sim:/cpu_tb/Cache_Mem/count
add wave -position 32  sim:/cpu_tb/Cache_Mem/cs
add wave -position 33  sim:/cpu_tb/Cache_Mem/ns
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:11:05 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:11:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:11:05 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:11:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:11:05 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 18:11:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:11:05 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:11:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:11:06 on Dec 03,2024, Elapsed time: 0:00:46
# Errors: 2, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 18:11:06 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** Warning: (vsim-8683) Uninitialized out port /cpu_tb/Cache_Mem/miss_c has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 440 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
add wave -position 30  sim:/cpu_tb/Cache_Mem/count
add wave -position 31  sim:/cpu_tb/Cache_Mem/cs
add wave -position 32  sim:/cpu_tb/Cache_Mem/ns
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:53 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:15:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:15:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:53 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 18:15:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:15:54 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:15:54 on Dec 03,2024, Elapsed time: 0:04:48
# Errors: 2, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 18:15:54 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 400 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:59 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 18:15:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:15:59 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 18:16:00 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:16:00 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 18:16:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 18:16:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 18:16:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:16:00 on Dec 03,2024, Elapsed time: 0:00:06
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 18:16:00 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 400 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:04:42 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:04:42 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:04:42 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:04:42 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:04:43 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:04:43 on Dec 03,2024, Elapsed time: 0:48:43
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:04:43 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:13:53 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:13:54 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:13:54 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:13:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:13:54 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:13:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:13:54 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:13:54 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:55 on Dec 03,2024, Elapsed time: 0:09:12
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:13:55 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:14:59 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:14:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:14:59 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:14:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:14:59 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:14:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:14:59 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:14:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:00 on Dec 03,2024, Elapsed time: 0:01:05
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:15:00 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:18:19 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:18:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:18:19 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:18:20 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:18:20 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:18:20 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:18:20 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:18:20 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:18:20 on Dec 03,2024, Elapsed time: 0:03:20
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:18:20 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:22:12 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:22:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:22:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:22:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:22:12 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:22:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:22:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:22:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:22:13 on Dec 03,2024, Elapsed time: 0:03:53
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:22:13 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:23:41 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:23:41 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:23:41 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:23:42 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:23:42 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:23:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:23:42 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:23:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:23:44 on Dec 03,2024, Elapsed time: 0:01:31
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:23:44 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:02 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:25:02 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:02 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:25:02 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:02 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:25:02 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:02 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:25:02 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:03 on Dec 03,2024, Elapsed time: 0:01:19
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:25:03 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:45 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:27:45 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:45 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:27:45 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:45 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:27:45 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:45 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:27:45 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:27:46 on Dec 03,2024, Elapsed time: 0:02:43
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:27:46 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:29:08 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:29:08 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:29:08 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:29:08 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:29:08 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:29:08 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:29:08 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:29:08 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:29:10 on Dec 03,2024, Elapsed time: 0:01:24
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:29:10 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:31:28 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:31:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:31:28 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:31:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:31:28 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:31:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:31:28 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:31:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:31:29 on Dec 03,2024, Elapsed time: 0:02:19
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:31:29 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 420 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:34:16 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:34:16 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:34:16 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:34:16 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:34:16 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Warning: cache_l1.vhd(147): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Warning: cache_l1.vhd(150): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Warning: cache_l1.vhd(156): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Warning: cache_l1.vhd(157): (vcom-1272) Length of expected is 3; length of actual is 4.
# End time: 19:34:16 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:34:16 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:34:16 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:34:17 on Dec 03,2024, Elapsed time: 0:02:48
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:34:17 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 3 (4 downto 2). Right is 4 (3 downto 0).
#    Time: 140 ns  Iteration: 1  Process: /cpu_tb/Cache_Mem/line__111 File: cache_l1.vhd
# Fatal error in Process line__111 at cache_l1.vhd line 147
# 
# HDL call sequence:
# Stopped at cache_l1.vhd 147 Process line__111
# 
# 0 ps
# 147 ns
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:35:57 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:35:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:35:57 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:35:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:35:57 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:35:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:35:57 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:35:57 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:58 on Dec 03,2024, Elapsed time: 0:01:41
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:35:58 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:50:29 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:50:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:50:29 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:50:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:50:29 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:50:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:50:29 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:50:29 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:50:30 on Dec 03,2024, Elapsed time: 0:14:32
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:50:30 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:10 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:53:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:10 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:53:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:10 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(167): near ";": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or ALL.
# ** Note: cache_l1.vhd(214): VHDL Compiler exiting
# End time: 19:53:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:24 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:53:24 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:24 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:53:24 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:24 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:53:24 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:53:24 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:53:25 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:53:25 on Dec 03,2024, Elapsed time: 0:02:55
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:53:25 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:54:49 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:54:49 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:54:49 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:54:49 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:54:49 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:54:49 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:54:49 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:54:49 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:54:50 on Dec 03,2024, Elapsed time: 0:01:25
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:54:50 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 3760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 13920 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 17340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 20760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 24180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:55:28 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:55:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:55:28 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:55:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:55:28 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:55:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:55:28 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:55:29 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:55:29 on Dec 03,2024, Elapsed time: 0:00:39
# Errors: 7, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:55:29 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 1040 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 3760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 4460 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 9180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 12500 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 15220 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 15920 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 18640 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 19340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 22060 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 22760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 25480 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 26180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 29600 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 33020 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 36340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:56:08 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:56:08 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:56:08 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:56:09 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:56:09 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:56:09 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:56:09 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:56:09 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:56:09 on Dec 03,2024, Elapsed time: 0:00:40
# Errors: 18, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:56:09 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 1040 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 3760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 4460 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 9180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 12500 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 15220 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 15920 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 18640 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 19340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 22060 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 22760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 25480 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 26180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 29600 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 33020 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 36340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:57:34 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 19:57:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:57:34 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 19:57:34 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:57:34 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:57:35 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:57:35 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 19:57:35 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:35 on Dec 03,2024, Elapsed time: 0:01:26
# Errors: 18, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 19:57:35 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:21 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:03:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:21 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:03:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:21 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(121): String literal has a character '4' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: cache_l1.vhd(121): (vcom-1272) Length of expected is 32; length of actual is 8.
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:03:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:50 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:03:50 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:50 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:03:50 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:03:50 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(121): String literal has a character 'h' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: cache_l1.vhd(121): (vcom-1272) Length of expected is 32; length of actual is 10.
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:03:50 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:00 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:04:01 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:01 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:04:01 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:01 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(121): near "00400000": syntax error
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:04:01 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:27 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:04:27 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:27 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:04:28 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:28 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(121): String literal has a character 'x' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Warning: cache_l1.vhd(121): (vcom-1272) Length of expected is 32; length of actual is 10.
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:04:28 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:36 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:04:36 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:36 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:04:37 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:37 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Warning: cache_l1.vhd(121): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: cache_l1.vhd(121): (vcom-1136) Unknown identifier "x00400000".
# ** Error: cache_l1.vhd(121): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:04:37 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:42 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:42 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:04:42 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Warning: cache_l1.vhd(121): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: cache_l1.vhd(121): near "00400000": syntax error
# ** Note: cache_l1.vhd(215): VHDL Compiler exiting
# End time: 20:04:42 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:05:11 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:05:12 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:05:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:05:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:05:12 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:05:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:05:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:05:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:12 on Dec 03,2024, Elapsed time: 0:07:37
# Errors: 7, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:05:12 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 3760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 13920 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 17340 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 20760 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 24180 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:06:20 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:06:21 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:06:21 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:06:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:06:21 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:06:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:06:21 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:06:21 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:22 on Dec 03,2024, Elapsed time: 0:01:10
# Errors: 7, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:06:22 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:17:25 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:17:25 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:17:25 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:17:25 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:17:25 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:17:25 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:17:25 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:17:25 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:17:26 on Dec 03,2024, Elapsed time: 0:11:04
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:17:26 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:18:48 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:18:48 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:18:48 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:18:48 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:18:48 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:18:48 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:18:48 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:18:49 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:18:49 on Dec 03,2024, Elapsed time: 0:01:23
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:18:49 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:21:53 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:21:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:21:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:21:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:21:53 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:21:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:21:53 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:21:53 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:54 on Dec 03,2024, Elapsed time: 0:03:05
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:21:54 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:23:12 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:23:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:23:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:23:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:23:12 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:23:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:23:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:23:13 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:13 on Dec 03,2024, Elapsed time: 0:01:19
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:23:13 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:26:40 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:26:40 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:26:40 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:26:40 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:26:40 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:26:40 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:26:40 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:26:41 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:26:41 on Dec 03,2024, Elapsed time: 0:03:28
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:26:41 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:28:11 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:28:11 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:28:11 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:28:12 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:28:12 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:28:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:28:12 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:28:12 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:28:12 on Dec 03,2024, Elapsed time: 0:01:31
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:28:12 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:42:40 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:42:40 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:42:40 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:42:40 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:42:40 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:42:41 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:42:41 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:42:41 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:41 on Dec 03,2024, Elapsed time: 0:14:29
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:42:41 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:27 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:44:27 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:27 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:44:27 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:27 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: cache_l1.vhd(122): Illegal target for signal assignment.
# ** Error: cache_l1.vhd(122): (vcom-1136) Unknown identifier "atraso".
# ** Error: cache_l1.vhd(129): Illegal target for signal assignment.
# ** Error: cache_l1.vhd(129): (vcom-1136) Unknown identifier "atraso".
# ** Note: cache_l1.vhd(210): VHDL Compiler exiting
# End time: 20:44:27 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./mips.do line 7
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom cache_l1.vhd"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:47 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:44:47 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:47 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:44:47 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:47 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:44:48 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:44:48 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:44:48 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:44:48 on Dec 03,2024, Elapsed time: 0:02:07
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:44:48 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/Cache_Mem/adressOut'.
# Executing ONERROR command at macro ./wave2.do line 27
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:45:29 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:45:30 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:45:30 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:45:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:45:30 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:45:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:45:30 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:45:30 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:31 on Dec 03,2024, Elapsed time: 0:00:43
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:45:31 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/Cache_Mem/adressOut'.
# Executing ONERROR command at macro ./wave2.do line 27
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:46:00 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:46:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:46:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:46:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:46:00 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:46:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:46:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:46:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:01 on Dec 03,2024, Elapsed time: 0:00:30
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:46:01 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/Cache_Mem/adressOut'.
# Executing ONERROR command at macro ./wave2.do line 37
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
quit -sim
# End time: 20:48:26 on Dec 03,2024, Elapsed time: 0:02:25
# Errors: 1, Warnings: 0
quit -sim
ls
# aaaa.xml
# cache_l1.vhd
# mips.do
# MIPS-MC_SingleEdge_tb.vhd
# MIPS-MC_SingleEdge.vhd
# modelsim.ini
# mult_div.vhd
# sim.do
# Test_Program_Allinst_MIPS_MCS.txt
# thumbnail_image001.jpg
# thumbnail_image002.png
# transcript
# vsim.wlf
# wave2.do
# wave.do
# work
do mips.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:48:39 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:48:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:48:39 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:48:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:48:39 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:48:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:48:39 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:48:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:48:39 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/Cache_Mem/adressOut'.
# Executing ONERROR command at macro ./wave2.do line 37
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
ls
# aaaa.xml
# cache_l1.vhd
# mips.do
# MIPS-MC_SingleEdge_tb.vhd
# MIPS-MC_SingleEdge.vhd
# modelsim.ini
# mult_div.vhd
# sim.do
# Test_Program_Allinst_MIPS_MCS.txt
# thumbnail_image001.jpg
# thumbnail_image002.png
# transcript
# vsim.wlf
# wave2.do
# wave.do
# work
ls
# aaaa.xml
# cache_l1.vhd
# mips.do
# MIPS-MC_SingleEdge_tb.vhd
# MIPS-MC_SingleEdge.vhd
# modelsim.ini
# mult_div.vhd
# sim.do
# Test_Program_Allinst_MIPS_MCS.txt
# thumbnail_image001.jpg
# thumbnail_image002.png
# transcript
# vsim.wlf
# wave2.do
# wave.do
# work
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:49:47 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:49:47 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:49:47 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:49:47 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:49:47 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:49:48 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:49:48 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:49:48 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:49:48 on Dec 03,2024, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:49:48 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:54:31 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:54:32 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:54:32 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:54:32 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:54:32 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:54:32 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:54:32 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:54:32 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:54:32 on Dec 03,2024, Elapsed time: 0:04:44
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:54:32 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/Cache_Mem
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /cpu_tb/Cache_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /cpu_tb/Cache_Mem
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:55:10 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:55:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:55:10 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:55:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:55:10 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:55:10 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:55:10 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:55:11 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:55:11 on Dec 03,2024, Elapsed time: 0:00:39
# Errors: 1, Warnings: 8
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:55:11 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:56:00 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:56:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:56:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:56:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:56:00 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:56:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:56:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:56:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:56:01 on Dec 03,2024, Elapsed time: 0:00:50
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:56:01 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:57:18 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:57:18 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:57:18 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:57:19 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:57:19 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:57:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:57:19 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:57:19 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:19 on Dec 03,2024, Elapsed time: 0:01:18
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:57:19 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:59:05 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 20:59:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:59:05 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 20:59:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:59:05 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 20:59:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:59:05 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 20:59:05 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:06 on Dec 03,2024, Elapsed time: 0:01:47
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 20:59:06 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do mips.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:07:18 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:07:18 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:07:18 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:07:18 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:07:18 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 21:07:18 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:07:18 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 21:07:19 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:07:19 on Dec 03,2024, Elapsed time: 0:08:13
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 21:07:19 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is victor.raabe@gaphs14.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:11:00 on Dec 03,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:11:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:11:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:11:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:11:00 on Dec 03,2024
# vcom -reportprogress 300 cache_l1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 21:11:00 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:11:00 on Dec 03,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package NUMERIC_STD
# -- Loading entity cache_l1
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 21:11:01 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:11:01 on Dec 03,2024, Elapsed time: 0:03:42
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 21:11:01 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading ieee.numeric_std(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading work.cache_l1(cache_l1)#1
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# 0 ps
# 525 us
# End time: 21:17:19 on Dec 03,2024, Elapsed time: 0:06:18
# Errors: 1, Warnings: 0
