# Loading project lab6_autograder_check
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of cpu.sv failed with 5 errors.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab6_autograder_check.sv was successful.
# Compile of lab6_top.sv failed with 17 errors.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 2 failed with 22 errors.
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab6_autograder_check.sv was successful.
# Compile of lab6_top.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim work.lab6_check
# vsim work.lab6_check 
# Start time: 15:16:16 on Nov 10,2023
# Loading sv_std.std
# Loading work.lab6_check
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# ** Warning: (vsim-3008) [CNNODP] - Component name (DP) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check File: /home/shihling/git/cpen211-labs/lab6/lab6_autograder_check.sv Line: 45
# ** Error: (vsim-3043) Unresolved reference to 'DP' in lab6_check.DUT.DP.
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check File: /home/shihling/git/cpen211-labs/lab6/lab6_autograder_check.sv Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'nsel'. The port definition is at: /home/shihling/git/cpen211-labs/lab6/cpu.sv(90).
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check/DUT/decode File: /home/shihling/git/cpen211-labs/lab6/cpu.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'nsel'. The port definition is at: /home/shihling/git/cpen211-labs/lab6/cpu.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check/DUT/controller File: /home/shihling/git/cpen211-labs/lab6/cpu.sv Line: 65
# Error loading design
# End time: 15:16:16 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab6_autograder_check.sv was successful.
# Compile of lab6_top.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim work.lab6_check
# vsim work.lab6_check 
# Start time: 15:16:51 on Nov 10,2023
# Loading sv_std.std
# Loading work.lab6_check
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'nsel'. The port definition is at: /home/shihling/git/cpen211-labs/lab6/cpu.sv(90).
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check/DUT/decode File: /home/shihling/git/cpen211-labs/lab6/cpu.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'nsel'. The port definition is at: /home/shihling/git/cpen211-labs/lab6/cpu.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /lab6_check/DUT/controller File: /home/shihling/git/cpen211-labs/lab6/cpu.sv Line: 65
run -all
# Break key hit
# Break in Module vDFFE at /home/shihling/git/cpen211-labs/lab6/datapath.sv line 74
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab6_autograder_check.sv was successful.
# Compile of lab6_top.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
restart -f; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.lab6_check
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.ALU
# Loading work.shifter
# Loading work.vDFFE
# Loading work.instruction_register
# Loading work.instruction_decoder
# Loading work.state_machine
# Break key hit
# Break in Module vDFFE at /home/shihling/git/cpen211-labs/lab6/datapath.sv line 74
# Compile of alu.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of cpu.sv was successful.
# Compile of cpu_tb.sv was successful.
# Compile of datapath.sv was successful.
# Compile of datapath_tb.sv was successful.
# Compile of lab6_autograder_check.sv was successful.
# Compile of lab6_top.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# 10 compiles, 0 failed with no errors.
# End time: 15:23:10 on Nov 10,2023, Elapsed time: 0:06:19
# Errors: 0, Warnings: 2
