0.7
2020.2
May  7 2023
15:24:31
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.sim/sim_1/behav/xsim/glbl.v,1701479222,verilog,,,,glbl,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/immGen.v,,ahd_6463_risc_v,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/alu_base.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v,,alu_base,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/alu_tb.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/control_unit.v,,alu_tb,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/control_unit.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/immGen_tb.v,,control_unit,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/ctrl_unit.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/pgrm_cntr.v,,,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/immGen.v,1701479541,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/riscv321rv6463_tb.v,,immGen,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/immGen_tb.v,1701479742,verilog,,,,immGen_tb,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v,,mem_data,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v,,mem_instr,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/pgrm_cntr.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/alu_tb.v,,,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v,,register_file,,,,,,,,
C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/riscv321rv6463_tb.v,1701479222,verilog,,C:/Users/andres/Desktop/riscv-32i-fpga/riscv_32i/riscv_32i.srcs/sim_1/new/ctrl_unit.v,,riscv321rv6463_tb,,,,,,,,
