---
title: Presentations | Radu Teodorescu
---
  <body>
    
    <br>
    <div id = "content">
        <h3>Presentations, demos</h3>
        <ul>
            <li>
                <p><strong>Architectures for Energy Efficient Computing at Ultra-low Voltages</strong>, CALCM Seminar at 
                Carnegie Mellon University, April 2010</p>
            </li>
            <li>
                <p>My job talk, <strong>Helping Mooreâ€™s Law: Architectural Techniques to Address Parameter Variation</strong>, 
                given in 2008 at George Washington University ECE, Drexel University ECE, Texas A&M ECE, University of Arizona CS, 
                Ohio State CSE and Microsoft Research. [<a href = "http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/job-talk-teodorescu.pdf" target="_blank">slides</a>]</p>
            </li>
            <li>
                <p><strong>Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors</strong>, 
                35th International Symposium on Computer Architecture (ISCA), June 2008 [<a href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/radu-isca08-slides.pdf" target="_blank">slides</a>]</p>
            </li>
            <li>
                <p><strong>Mitigating Parameter Variation with Dynamic Fine-Grain Body Bias</strong>, International Symposium on
                    Microarchitecture, Chicago, December 2007 [<a
                    href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/radu-micro-slides.pdf" target="_blank">slides</a>]</p>
            </li>
            <li>
                <p><strong>Mitigating Parameter Variation with Dynamic Fine-Grain Body Bias</strong>, Intel PhD Fellowship Forum,
                    Hillsboro, Oregon, October 2007 [<a
                        href=http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/dfgbb-intel-forum.pdf target="_blank">slides</a>]</p>
            </li>
            <li>
                <p><strong>Empowering Software Debugging Through Architectural Support for Program Rollback</strong>, Workshop on
                    the Evaluation of Software Defect Detection Tools, in conjunction with PLDI 2005, workshop presentation and
                    demo, Chicago, June 2005 [<a
                        href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/teodorescu-slides-BUGS05.pdf" target="_blank">slides</a>]
                </p>
            </li>
            <li>
                <p><strong>The Design Complexity of Program Undo Support in a General-Purpose Processor</strong>, Workshop on
                    Complexity-Effective Design, in conjunction with ISCA 2005, workshop presentation, Madison, Wisconsin, June 2005
                    [<a href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/teodorescu-slides-WCED05.pdf" target="_blank">slides</a>]
                </p>
            </li>
            <li>
                <p><strong>Prototyping Architectural Support for Program Rollback Using FPGAs</strong>, Illinois Department of
                    Computer Science Affiliates Conference (IDCSA), demo, Urbana, Illinois, April 2005</p>
            </li>
            <li>
                <p>
                    <strong>Prototyping Architectural Support for Program Rollback Using FPGAs</strong>, IEEE Symposium on
                    Field-Programmable Custom Computing Machines, conference presentation, Napa, California, April 2005 [<a
                        href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/teodorescu-slides-FCCM05.pdf" target="_blank">slides</a>]
                </p>
            </li>
            <li>
                <p>
                    <strong>Prototyping Architectural Support for Program Rollback: An Application to Software Debugging</strong>,
                    Workshop on Architecture Research Using FPGA Platforms, in conjunction with HPCA-11, workshop presentation, San
                    Francisco, February 2005 [<a
                        href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/teodorescu-slides-WARFP05.pdf" target="_blank">slides</a>]
                </p>
            </li>
            <li>
                <p><strong>Building a Hardware Prototype for Thread Level Speculation using Programmable Logic</strong>, Siebel
                    Center Open House, poster and demo, Urbana, Illinois, May 2004 [<a
                        href="http://web.cse.ohio-state.edu/~teodorescu.1/download/slides/teodorescu-poster.pdf" target="_blank">poster</a>]</p>
            </li>
            <li>
                <p><strong>Integrated Medical Imaging Environment</strong>, IEEE-TTTC International Conference on Automation,
                    Quality and Testing, conference presentation, Cluj-Napoca, Romania, May 2002</p>
            </li>   
        </ul>    
    </div>
    <div class="location">
</div>

    
    
