|AP9
VGA_VS <= VGA_MOD:inst.VSYNC
KEY[0] => inst7.IN0
CLOCK_50 => lpm_dff1:inst1.clock
CLOCK_50 => lpm_rom0:inst3.clock
CLOCK_50 => VGA_MOD:inst.MEM_CLK
SW[8] => inst9.IN0
SW[8] => inst8.IN1
SW[8] => LEDR[8].DATAIN
SW[2] => SeletorClock:inst20.sel[2]
SW[1] => SeletorClock:inst20.sel[1]
SW[0] => SeletorClock:inst20.sel[0]
SW[9] => debounce:inst23.pb
PS2_CLK => keyboard:inst14.keyboard_clk
PS2_DAT => keyboard:inst14.keyboard_data
VGA_HS <= VGA_MOD:inst.HSYNC
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_MOD:inst.BLUE[0]
VGA_B[1] <= VGA_MOD:inst.BLUE[1]
VGA_B[2] <= VGA_MOD:inst.BLUE[2]
VGA_B[3] <= VGA_MOD:inst.BLUE[3]
VGA_G[0] <= VGA_MOD:inst.GREEN[0]
VGA_G[1] <= VGA_MOD:inst.GREEN[1]
VGA_G[2] <= VGA_MOD:inst.GREEN[2]
VGA_G[3] <= VGA_MOD:inst.GREEN[3]
VGA_R[0] <= VGA_MOD:inst.RED[0]
VGA_R[1] <= VGA_MOD:inst.RED[1]
VGA_R[2] <= VGA_MOD:inst.RED[2]
VGA_R[3] <= VGA_MOD:inst.RED[3]
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~


|AP9|VGA_MOD:inst
HSYNC <= VIDEO_FILTER:inst8.oHSYNC
VGA_CLK => VIDEO_FILTER:inst8.CLK
VGA_CLK => VGA_SYNC:inst.CLK
VGA_CLK => inst5.IN0
VGA_CLK => CLOCK.DATAIN
RST => VGA_SYNC:inst.RST
RST => COLOR_BRIDGE:inst1.RST
RST => fifo0:inst7.aclr
MEM_CLK => COLOR_BRIDGE:inst1.CLK
MEM_CLK => inst10.IN0
MEM_CLK => fifo0:inst7.clock
MEM_CLK => lpm_ram_dq0:inst3.clock
MEM_CLK => lpm_ram_dq1:inst2.clock
VGA_QUEUE => fifo0:inst7.wrreq
DATA[0] => fifo0:inst7.data[0]
DATA[1] => fifo0:inst7.data[1]
DATA[2] => fifo0:inst7.data[2]
DATA[3] => fifo0:inst7.data[3]
DATA[4] => fifo0:inst7.data[4]
DATA[5] => fifo0:inst7.data[5]
DATA[6] => fifo0:inst7.data[6]
DATA[7] => fifo0:inst7.data[7]
DATA[8] => fifo0:inst7.data[8]
DATA[9] => fifo0:inst7.data[9]
DATA[10] => fifo0:inst7.data[10]
DATA[11] => fifo0:inst7.data[11]
DATA[12] => fifo0:inst7.data[12]
DATA[13] => fifo0:inst7.data[13]
DATA[14] => fifo0:inst7.data[14]
DATA[15] => fifo0:inst7.data[15]
DATA[16] => fifo0:inst7.data[16]
DATA[17] => fifo0:inst7.data[17]
DATA[18] => fifo0:inst7.data[18]
DATA[19] => fifo0:inst7.data[19]
DATA[20] => fifo0:inst7.data[20]
VSYNC <= VIDEO_FILTER:inst8.oVSYNC
BLANK <= <VCC>
CLOCK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
BLUE[0] <= VIDEO_FILTER:inst8.oB[0]
BLUE[1] <= VIDEO_FILTER:inst8.oB[1]
BLUE[2] <= VIDEO_FILTER:inst8.oB[2]
BLUE[3] <= VIDEO_FILTER:inst8.oB[3]
GREEN[0] <= VIDEO_FILTER:inst8.oG[0]
GREEN[1] <= VIDEO_FILTER:inst8.oG[1]
GREEN[2] <= VIDEO_FILTER:inst8.oG[2]
GREEN[3] <= VIDEO_FILTER:inst8.oG[3]
RED[0] <= VIDEO_FILTER:inst8.oR[0]
RED[1] <= VIDEO_FILTER:inst8.oR[1]
RED[2] <= VIDEO_FILTER:inst8.oR[2]
RED[3] <= VIDEO_FILTER:inst8.oR[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8
oVSYNC <= lpm_dff0:inst1.q
iVSYNC => lpm_dff0:inst1.data
CLK => lpm_dff0:inst1.clock
CLK => lpm_dff0:inst.clock
CLK => lpm_dff2:inst4.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst2.clock
oHSYNC <= lpm_dff0:inst.q
iHSYNC => lpm_dff0:inst.data
oB[0] <= lpm_dff2:inst4.q[0]
oB[1] <= lpm_dff2:inst4.q[1]
oB[2] <= lpm_dff2:inst4.q[2]
oB[3] <= lpm_dff2:inst4.q[3]
iB[0] => lpm_dff2:inst4.data[0]
iB[1] => lpm_dff2:inst4.data[1]
iB[2] => lpm_dff2:inst4.data[2]
iB[3] => lpm_dff2:inst4.data[3]
oG[0] <= lpm_dff2:inst3.q[0]
oG[1] <= lpm_dff2:inst3.q[1]
oG[2] <= lpm_dff2:inst3.q[2]
oG[3] <= lpm_dff2:inst3.q[3]
iG[0] => lpm_dff2:inst3.data[0]
iG[1] => lpm_dff2:inst3.data[1]
iG[2] => lpm_dff2:inst3.data[2]
iG[3] => lpm_dff2:inst3.data[3]
oR[0] <= lpm_dff2:inst2.q[0]
oR[1] <= lpm_dff2:inst2.q[1]
oR[2] <= lpm_dff2:inst2.q[2]
oR[3] <= lpm_dff2:inst2.q[3]
iR[0] => lpm_dff2:inst2.data[0]
iR[1] => lpm_dff2:inst2.data[1]
iR[2] => lpm_dff2:inst2.data[2]
iR[3] => lpm_dff2:inst2.data[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VGA_SYNC:inst
CLK => VSYNC~reg0.CLK
CLK => Vcnt[0].CLK
CLK => Vcnt[1].CLK
CLK => Vcnt[2].CLK
CLK => Vcnt[3].CLK
CLK => Vcnt[4].CLK
CLK => Vcnt[5].CLK
CLK => Vcnt[6].CLK
CLK => Vcnt[7].CLK
CLK => Vcnt[8].CLK
CLK => Vcnt[9].CLK
CLK => HSYNC~reg0.CLK
CLK => Hcnt[0].CLK
CLK => Hcnt[1].CLK
CLK => Hcnt[2].CLK
CLK => Hcnt[3].CLK
CLK => Hcnt[4].CLK
CLK => Hcnt[5].CLK
CLK => Hcnt[6].CLK
CLK => Hcnt[7].CLK
CLK => Hcnt[8].CLK
CLK => Hcnt[9].CLK
RST => Vcnt[0].ACLR
RST => Vcnt[1].ACLR
RST => Vcnt[2].ACLR
RST => Vcnt[3].ACLR
RST => Vcnt[4].ACLR
RST => Vcnt[5].ACLR
RST => Vcnt[6].ACLR
RST => Vcnt[7].ACLR
RST => Vcnt[8].ACLR
RST => Vcnt[9].ACLR
RST => Hcnt[0].ACLR
RST => Hcnt[1].ACLR
RST => Hcnt[2].ACLR
RST => Hcnt[3].ACLR
RST => Hcnt[4].ACLR
RST => Hcnt[5].ACLR
RST => Hcnt[6].ACLR
RST => Hcnt[7].ACLR
RST => Hcnt[8].ACLR
RST => Hcnt[9].ACLR
RST => VSYNC~reg0.ENA
RST => HSYNC~reg0.ENA
PIXELECT[0] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[1] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[2] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[3] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[4] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[5] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[6] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[7] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[8] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[9] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[10] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[11] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[12] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[13] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[14] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[15] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[16] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_EN <= process_2.DB_MAX_OUTPUT_PORT_TYPE
STACK_EN <= process_3.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|COLOR_BRIDGE:inst1
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
RST => B[0]~reg0.ACLR
RST => B[1]~reg0.ACLR
RST => B[2]~reg0.ACLR
RST => B[3]~reg0.ACLR
RST => G[0]~reg0.ACLR
RST => G[1]~reg0.ACLR
RST => G[2]~reg0.ACLR
RST => G[3]~reg0.ACLR
RST => R[0]~reg0.ACLR
RST => R[1]~reg0.ACLR
RST => R[2]~reg0.ACLR
RST => R[3]~reg0.ACLR
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
COLOR[0] => Mux0.IN19
COLOR[0] => Mux1.IN19
COLOR[0] => Mux2.IN19
COLOR[0] => Mux3.IN19
COLOR[0] => Mux4.IN19
COLOR[0] => Mux5.IN19
COLOR[0] => Mux6.IN19
COLOR[0] => Mux7.IN19
COLOR[0] => Mux8.IN19
COLOR[1] => Mux0.IN18
COLOR[1] => Mux1.IN18
COLOR[1] => Mux2.IN18
COLOR[1] => Mux3.IN18
COLOR[1] => Mux4.IN18
COLOR[1] => Mux5.IN18
COLOR[1] => Mux6.IN18
COLOR[1] => Mux7.IN18
COLOR[1] => Mux8.IN18
COLOR[2] => Mux0.IN17
COLOR[2] => Mux1.IN17
COLOR[2] => Mux2.IN17
COLOR[2] => Mux3.IN17
COLOR[2] => Mux4.IN17
COLOR[2] => Mux5.IN17
COLOR[2] => Mux6.IN17
COLOR[2] => Mux7.IN17
COLOR[2] => Mux8.IN17
COLOR[3] => Mux0.IN16
COLOR[3] => Mux1.IN16
COLOR[3] => Mux2.IN16
COLOR[3] => Mux3.IN16
COLOR[3] => Mux4.IN16
COLOR[3] => Mux5.IN16
COLOR[3] => Mux6.IN16
COLOR[3] => Mux7.IN16
COLOR[3] => Mux8.IN16
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_sjc:auto_generated.data[0]
data[0][1] => mux_sjc:auto_generated.data[1]
data[0][2] => mux_sjc:auto_generated.data[2]
data[0][3] => mux_sjc:auto_generated.data[3]
data[1][0] => mux_sjc:auto_generated.data[4]
data[1][1] => mux_sjc:auto_generated.data[5]
data[1][2] => mux_sjc:auto_generated.data[6]
data[1][3] => mux_sjc:auto_generated.data[7]
sel[0] => mux_sjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_sjc:auto_generated.result[0]
result[1] <= mux_sjc:auto_generated.result[1]
result[2] <= mux_sjc:auto_generated.result[2]
result[3] <= mux_sjc:auto_generated.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000|mux_sjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_o1j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o1j1:auto_generated.data_a[0]
data_a[1] => altsyncram_o1j1:auto_generated.data_a[1]
data_a[2] => altsyncram_o1j1:auto_generated.data_a[2]
data_a[3] => altsyncram_o1j1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o1j1:auto_generated.address_a[0]
address_a[1] => altsyncram_o1j1:auto_generated.address_a[1]
address_a[2] => altsyncram_o1j1:auto_generated.address_a[2]
address_a[3] => altsyncram_o1j1:auto_generated.address_a[3]
address_a[4] => altsyncram_o1j1:auto_generated.address_a[4]
address_a[5] => altsyncram_o1j1:auto_generated.address_a[5]
address_a[6] => altsyncram_o1j1:auto_generated.address_a[6]
address_a[7] => altsyncram_o1j1:auto_generated.address_a[7]
address_a[8] => altsyncram_o1j1:auto_generated.address_a[8]
address_a[9] => altsyncram_o1j1:auto_generated.address_a[9]
address_a[10] => altsyncram_o1j1:auto_generated.address_a[10]
address_a[11] => altsyncram_o1j1:auto_generated.address_a[11]
address_a[12] => altsyncram_o1j1:auto_generated.address_a[12]
address_a[13] => altsyncram_o1j1:auto_generated.address_a[13]
address_a[14] => altsyncram_o1j1:auto_generated.address_a[14]
address_a[15] => altsyncram_o1j1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o1j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o1j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o1j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o1j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o1j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode3.data[0]
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode3.data[1]
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode3.data[2]
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a23.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_pfb:mux2.result[0]
q_a[1] <= mux_pfb:mux2.result[1]
q_a[2] <= mux_pfb:mux2.result[2]
q_a[3] <= mux_pfb:mux2.result[3]
wren_a => decode_dla:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_dla:decode3
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode302w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode312w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|decode_61a:rden_decode
data[0] => w_anode323w[1].IN0
data[0] => w_anode341w[1].IN1
data[0] => w_anode352w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode374w[1].IN0
data[0] => w_anode385w[1].IN1
data[0] => w_anode396w[1].IN0
data[0] => w_anode407w[1].IN1
data[1] => w_anode323w[2].IN0
data[1] => w_anode341w[2].IN0
data[1] => w_anode352w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode374w[2].IN0
data[1] => w_anode385w[2].IN0
data[1] => w_anode396w[2].IN1
data[1] => w_anode407w[2].IN1
data[2] => w_anode323w[3].IN0
data[2] => w_anode341w[3].IN0
data[2] => w_anode352w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode374w[3].IN1
data[2] => w_anode385w[3].IN1
data[2] => w_anode396w[3].IN1
data[2] => w_anode407w[3].IN1
eq[0] <= w_anode323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_o1j1:auto_generated|mux_pfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0


|AP9|VGA_MOD:inst|DEMUX:inst18
OUT1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IN => inst1.IN0
IN => inst.IN1
SEL => inst1.IN1
SEL => inst2.IN0
OUT0 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|fifo0:inst7
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component
data[0] => scfifo_2491:auto_generated.data[0]
data[1] => scfifo_2491:auto_generated.data[1]
data[2] => scfifo_2491:auto_generated.data[2]
data[3] => scfifo_2491:auto_generated.data[3]
data[4] => scfifo_2491:auto_generated.data[4]
data[5] => scfifo_2491:auto_generated.data[5]
data[6] => scfifo_2491:auto_generated.data[6]
data[7] => scfifo_2491:auto_generated.data[7]
data[8] => scfifo_2491:auto_generated.data[8]
data[9] => scfifo_2491:auto_generated.data[9]
data[10] => scfifo_2491:auto_generated.data[10]
data[11] => scfifo_2491:auto_generated.data[11]
data[12] => scfifo_2491:auto_generated.data[12]
data[13] => scfifo_2491:auto_generated.data[13]
data[14] => scfifo_2491:auto_generated.data[14]
data[15] => scfifo_2491:auto_generated.data[15]
data[16] => scfifo_2491:auto_generated.data[16]
data[17] => scfifo_2491:auto_generated.data[17]
data[18] => scfifo_2491:auto_generated.data[18]
data[19] => scfifo_2491:auto_generated.data[19]
data[20] => scfifo_2491:auto_generated.data[20]
q[0] <= scfifo_2491:auto_generated.q[0]
q[1] <= scfifo_2491:auto_generated.q[1]
q[2] <= scfifo_2491:auto_generated.q[2]
q[3] <= scfifo_2491:auto_generated.q[3]
q[4] <= scfifo_2491:auto_generated.q[4]
q[5] <= scfifo_2491:auto_generated.q[5]
q[6] <= scfifo_2491:auto_generated.q[6]
q[7] <= scfifo_2491:auto_generated.q[7]
q[8] <= scfifo_2491:auto_generated.q[8]
q[9] <= scfifo_2491:auto_generated.q[9]
q[10] <= scfifo_2491:auto_generated.q[10]
q[11] <= scfifo_2491:auto_generated.q[11]
q[12] <= scfifo_2491:auto_generated.q[12]
q[13] <= scfifo_2491:auto_generated.q[13]
q[14] <= scfifo_2491:auto_generated.q[14]
q[15] <= scfifo_2491:auto_generated.q[15]
q[16] <= scfifo_2491:auto_generated.q[16]
q[17] <= scfifo_2491:auto_generated.q[17]
q[18] <= scfifo_2491:auto_generated.q[18]
q[19] <= scfifo_2491:auto_generated.q[19]
q[20] <= scfifo_2491:auto_generated.q[20]
wrreq => scfifo_2491:auto_generated.wrreq
rdreq => scfifo_2491:auto_generated.rdreq
clock => scfifo_2491:auto_generated.clock
aclr => scfifo_2491:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_2491:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated
aclr => a_dpfifo_9a91:dpfifo.aclr
clock => a_dpfifo_9a91:dpfifo.clock
data[0] => a_dpfifo_9a91:dpfifo.data[0]
data[1] => a_dpfifo_9a91:dpfifo.data[1]
data[2] => a_dpfifo_9a91:dpfifo.data[2]
data[3] => a_dpfifo_9a91:dpfifo.data[3]
data[4] => a_dpfifo_9a91:dpfifo.data[4]
data[5] => a_dpfifo_9a91:dpfifo.data[5]
data[6] => a_dpfifo_9a91:dpfifo.data[6]
data[7] => a_dpfifo_9a91:dpfifo.data[7]
data[8] => a_dpfifo_9a91:dpfifo.data[8]
data[9] => a_dpfifo_9a91:dpfifo.data[9]
data[10] => a_dpfifo_9a91:dpfifo.data[10]
data[11] => a_dpfifo_9a91:dpfifo.data[11]
data[12] => a_dpfifo_9a91:dpfifo.data[12]
data[13] => a_dpfifo_9a91:dpfifo.data[13]
data[14] => a_dpfifo_9a91:dpfifo.data[14]
data[15] => a_dpfifo_9a91:dpfifo.data[15]
data[16] => a_dpfifo_9a91:dpfifo.data[16]
data[17] => a_dpfifo_9a91:dpfifo.data[17]
data[18] => a_dpfifo_9a91:dpfifo.data[18]
data[19] => a_dpfifo_9a91:dpfifo.data[19]
data[20] => a_dpfifo_9a91:dpfifo.data[20]
empty <= a_dpfifo_9a91:dpfifo.empty
q[0] <= a_dpfifo_9a91:dpfifo.q[0]
q[1] <= a_dpfifo_9a91:dpfifo.q[1]
q[2] <= a_dpfifo_9a91:dpfifo.q[2]
q[3] <= a_dpfifo_9a91:dpfifo.q[3]
q[4] <= a_dpfifo_9a91:dpfifo.q[4]
q[5] <= a_dpfifo_9a91:dpfifo.q[5]
q[6] <= a_dpfifo_9a91:dpfifo.q[6]
q[7] <= a_dpfifo_9a91:dpfifo.q[7]
q[8] <= a_dpfifo_9a91:dpfifo.q[8]
q[9] <= a_dpfifo_9a91:dpfifo.q[9]
q[10] <= a_dpfifo_9a91:dpfifo.q[10]
q[11] <= a_dpfifo_9a91:dpfifo.q[11]
q[12] <= a_dpfifo_9a91:dpfifo.q[12]
q[13] <= a_dpfifo_9a91:dpfifo.q[13]
q[14] <= a_dpfifo_9a91:dpfifo.q[14]
q[15] <= a_dpfifo_9a91:dpfifo.q[15]
q[16] <= a_dpfifo_9a91:dpfifo.q[16]
q[17] <= a_dpfifo_9a91:dpfifo.q[17]
q[18] <= a_dpfifo_9a91:dpfifo.q[18]
q[19] <= a_dpfifo_9a91:dpfifo.q[19]
q[20] <= a_dpfifo_9a91:dpfifo.q[20]
rdreq => a_dpfifo_9a91:dpfifo.rreq
wrreq => a_dpfifo_9a91:dpfifo.wreq


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[11].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_vhb:rd_ptr_msb.aclr
aclr => cntr_ci7:usedw_counter.aclr
aclr => cntr_0ib:wr_ptr.aclr
clock => altsyncram_lek1:FIFOram.clock0
clock => altsyncram_lek1:FIFOram.clock1
clock => cntr_vhb:rd_ptr_msb.clock
clock => cntr_ci7:usedw_counter.clock
clock => cntr_0ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_lek1:FIFOram.data_a[0]
data[1] => altsyncram_lek1:FIFOram.data_a[1]
data[2] => altsyncram_lek1:FIFOram.data_a[2]
data[3] => altsyncram_lek1:FIFOram.data_a[3]
data[4] => altsyncram_lek1:FIFOram.data_a[4]
data[5] => altsyncram_lek1:FIFOram.data_a[5]
data[6] => altsyncram_lek1:FIFOram.data_a[6]
data[7] => altsyncram_lek1:FIFOram.data_a[7]
data[8] => altsyncram_lek1:FIFOram.data_a[8]
data[9] => altsyncram_lek1:FIFOram.data_a[9]
data[10] => altsyncram_lek1:FIFOram.data_a[10]
data[11] => altsyncram_lek1:FIFOram.data_a[11]
data[12] => altsyncram_lek1:FIFOram.data_a[12]
data[13] => altsyncram_lek1:FIFOram.data_a[13]
data[14] => altsyncram_lek1:FIFOram.data_a[14]
data[15] => altsyncram_lek1:FIFOram.data_a[15]
data[16] => altsyncram_lek1:FIFOram.data_a[16]
data[17] => altsyncram_lek1:FIFOram.data_a[17]
data[18] => altsyncram_lek1:FIFOram.data_a[18]
data[19] => altsyncram_lek1:FIFOram.data_a[19]
data[20] => altsyncram_lek1:FIFOram.data_a[20]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_lek1:FIFOram.q_b[0]
q[1] <= altsyncram_lek1:FIFOram.q_b[1]
q[2] <= altsyncram_lek1:FIFOram.q_b[2]
q[3] <= altsyncram_lek1:FIFOram.q_b[3]
q[4] <= altsyncram_lek1:FIFOram.q_b[4]
q[5] <= altsyncram_lek1:FIFOram.q_b[5]
q[6] <= altsyncram_lek1:FIFOram.q_b[6]
q[7] <= altsyncram_lek1:FIFOram.q_b[7]
q[8] <= altsyncram_lek1:FIFOram.q_b[8]
q[9] <= altsyncram_lek1:FIFOram.q_b[9]
q[10] <= altsyncram_lek1:FIFOram.q_b[10]
q[11] <= altsyncram_lek1:FIFOram.q_b[11]
q[12] <= altsyncram_lek1:FIFOram.q_b[12]
q[13] <= altsyncram_lek1:FIFOram.q_b[13]
q[14] <= altsyncram_lek1:FIFOram.q_b[14]
q[15] <= altsyncram_lek1:FIFOram.q_b[15]
q[16] <= altsyncram_lek1:FIFOram.q_b[16]
q[17] <= altsyncram_lek1:FIFOram.q_b[17]
q[18] <= altsyncram_lek1:FIFOram.q_b[18]
q[19] <= altsyncram_lek1:FIFOram.q_b[19]
q[20] <= altsyncram_lek1:FIFOram.q_b[20]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_vhb:rd_ptr_msb.sclr
sclr => cntr_ci7:usedw_counter.sclr
sclr => cntr_0ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|altsyncram_lek1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cmpr_im8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cmpr_im8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_vhb:rd_ptr_msb
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_ci7:usedw_counter
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_2491:auto_generated|a_dpfifo_9a91:dpfifo|cntr_0ib:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AP9|VGA_MOD:inst|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_k1j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k1j1:auto_generated.data_a[0]
data_a[1] => altsyncram_k1j1:auto_generated.data_a[1]
data_a[2] => altsyncram_k1j1:auto_generated.data_a[2]
data_a[3] => altsyncram_k1j1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k1j1:auto_generated.address_a[0]
address_a[1] => altsyncram_k1j1:auto_generated.address_a[1]
address_a[2] => altsyncram_k1j1:auto_generated.address_a[2]
address_a[3] => altsyncram_k1j1:auto_generated.address_a[3]
address_a[4] => altsyncram_k1j1:auto_generated.address_a[4]
address_a[5] => altsyncram_k1j1:auto_generated.address_a[5]
address_a[6] => altsyncram_k1j1:auto_generated.address_a[6]
address_a[7] => altsyncram_k1j1:auto_generated.address_a[7]
address_a[8] => altsyncram_k1j1:auto_generated.address_a[8]
address_a[9] => altsyncram_k1j1:auto_generated.address_a[9]
address_a[10] => altsyncram_k1j1:auto_generated.address_a[10]
address_a[11] => altsyncram_k1j1:auto_generated.address_a[11]
address_a[12] => altsyncram_k1j1:auto_generated.address_a[12]
address_a[13] => altsyncram_k1j1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k1j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k1j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k1j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k1j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k1j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
q_a[0] <= mux_hfb:mux2.result[0]
q_a[1] <= mux_hfb:mux2.result[1]
q_a[2] <= mux_hfb:mux2.result[2]
q_a[3] <= mux_hfb:mux2.result[3]
wren_a => decode_5la:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|mux_hfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[1][0] => mux_dlc:auto_generated.data[14]
data[1][1] => mux_dlc:auto_generated.data[15]
data[1][2] => mux_dlc:auto_generated.data[16]
data[1][3] => mux_dlc:auto_generated.data[17]
data[1][4] => mux_dlc:auto_generated.data[18]
data[1][5] => mux_dlc:auto_generated.data[19]
data[1][6] => mux_dlc:auto_generated.data[20]
data[1][7] => mux_dlc:auto_generated.data[21]
data[1][8] => mux_dlc:auto_generated.data[22]
data[1][9] => mux_dlc:auto_generated.data[23]
data[1][10] => mux_dlc:auto_generated.data[24]
data[1][11] => mux_dlc:auto_generated.data[25]
data[1][12] => mux_dlc:auto_generated.data[26]
data[1][13] => mux_dlc:auto_generated.data[27]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|AP9|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|TEXT_DRAWER:inst2
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => DATA[8]~reg0.CLK
CLK => DATA[9]~reg0.CLK
CLK => DATA[10]~reg0.CLK
CLK => DATA[11]~reg0.CLK
CLK => DATA[12]~reg0.CLK
CLK => DATA[13]~reg0.CLK
CLK => DATA[14]~reg0.CLK
CLK => DATA[15]~reg0.CLK
CLK => DATA[16]~reg0.CLK
CLK => DATA[17]~reg0.CLK
CLK => DATA[18]~reg0.CLK
CLK => DATA[19]~reg0.CLK
CLK => DATA[20]~reg0.CLK
CLK => CHARADDR[0]~reg0.CLK
CLK => CHARADDR[1]~reg0.CLK
CLK => CHARADDR[2]~reg0.CLK
CLK => CHARADDR[3]~reg0.CLK
CLK => CHARADDR[4]~reg0.CLK
CLK => CHARADDR[5]~reg0.CLK
CLK => CHARADDR[6]~reg0.CLK
CLK => CHARADDR[7]~reg0.CLK
CLK => CHARADDR[8]~reg0.CLK
CLK => CHARADDR[9]~reg0.CLK
CLK => DATA_QUEUE~reg0.CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => STATE[2].CLK
CLK => STATE[3].CLK
CLK => LNAUX[0].CLK
CLK => LNAUX[1].CLK
CLK => LNAUX[2].CLK
CLK => LNAUX[3].CLK
CLK => PREVSIZE.CLK
CLK => PREVCOLOR[0].CLK
CLK => PREVCOLOR[1].CLK
CLK => PREVCOLOR[2].CLK
CLK => PREVCOLOR[3].CLK
CLK => PREVYPOS[0].CLK
CLK => PREVYPOS[1].CLK
CLK => PREVYPOS[2].CLK
CLK => PREVYPOS[3].CLK
CLK => PREVYPOS[4].CLK
CLK => PREVCHAR[0].CLK
CLK => PREVCHAR[1].CLK
CLK => PREVCHAR[2].CLK
CLK => PREVCHAR[3].CLK
CLK => PREVCHAR[4].CLK
CLK => PREVCHAR[5].CLK
CLK => PREVCHAR[6].CLK
CLK => YP[0].CLK
CLK => YP[1].CLK
CLK => YP[2].CLK
CLK => YP[3].CLK
CLK => YP[4].CLK
CLK => YP[5].CLK
CLK => YP[6].CLK
CLK => YP[7].CLK
CLK => XP[0].CLK
CLK => XP[1].CLK
CLK => XP[2].CLK
CLK => XP[3].CLK
CLK => XP[4].CLK
CLK => XP[5].CLK
CLK => XP[6].CLK
CLK => XP[7].CLK
CLK => XP[8].CLK
CLK => PREVXPOS[0].CLK
CLK => PREVXPOS[1].CLK
CLK => PREVXPOS[2].CLK
CLK => PREVXPOS[3].CLK
CLK => PREVXPOS[4].CLK
CLK => PREVXPOS[5].CLK
CLK => LNCNT[0].CLK
CLK => LNCNT[1].CLK
CLK => LNCNT[2].CLK
CLK => LNCNT[3].CLK
CLK => PIXCNT[0].CLK
CLK => PIXCNT[1].CLK
CLK => PIXCNT[2].CLK
CLK => PIXCNT[3].CLK
CLK => OUTDATA[0].CLK
CLK => OUTDATA[1].CLK
CLK => OUTDATA[2].CLK
CLK => OUTDATA[3].CLK
CLK => OUTDATA[4].CLK
CLK => OUTDATA[5].CLK
CLK => OUTDATA[6].CLK
CLK => OUTDATA[7].CLK
CLK => OUTDATA[8].CLK
CLK => OUTDATA[9].CLK
CLK => OUTDATA[10].CLK
CLK => OUTDATA[11].CLK
CLK => OUTDATA[12].CLK
CLK => OUTDATA[13].CLK
CLK => OUTDATA[14].CLK
CLK => OUTDATA[15].CLK
CLK => OUTDATA[16].CLK
CLK => OUTDATA[17].CLK
CLK => OUTDATA[18].CLK
CLK => OUTDATA[19].CLK
CLK => OUTDATA[20].CLK
RST => DATA_QUEUE~reg0.ACLR
RST => STATE[0].ACLR
RST => STATE[1].ACLR
RST => STATE[2].ACLR
RST => STATE[3].ACLR
RST => YP[0].ACLR
RST => YP[1].ACLR
RST => YP[2].ACLR
RST => YP[3].ACLR
RST => YP[4].ACLR
RST => YP[5].ACLR
RST => YP[6].ACLR
RST => YP[7].ACLR
RST => XP[0].ACLR
RST => XP[1].ACLR
RST => XP[2].ACLR
RST => XP[3].ACLR
RST => XP[4].ACLR
RST => XP[5].ACLR
RST => XP[6].ACLR
RST => XP[7].ACLR
RST => XP[8].ACLR
RST => PREVXPOS[0].PRESET
RST => PREVXPOS[1].PRESET
RST => PREVXPOS[2].PRESET
RST => PREVXPOS[3].PRESET
RST => PREVXPOS[4].PRESET
RST => PREVXPOS[5].PRESET
RST => LNCNT[0].ACLR
RST => LNCNT[1].ACLR
RST => LNCNT[2].ACLR
RST => LNCNT[3].ACLR
RST => PIXCNT[0].ACLR
RST => PIXCNT[1].ACLR
RST => PIXCNT[2].ACLR
RST => PIXCNT[3].ACLR
RST => OUTDATA[0].ACLR
RST => OUTDATA[1].ACLR
RST => OUTDATA[2].ACLR
RST => OUTDATA[3].ACLR
RST => OUTDATA[4].ACLR
RST => OUTDATA[5].ACLR
RST => OUTDATA[6].ACLR
RST => OUTDATA[7].ACLR
RST => OUTDATA[8].ACLR
RST => OUTDATA[9].ACLR
RST => OUTDATA[10].ACLR
RST => OUTDATA[11].ACLR
RST => OUTDATA[12].ACLR
RST => OUTDATA[13].ACLR
RST => OUTDATA[14].ACLR
RST => OUTDATA[15].ACLR
RST => OUTDATA[16].ACLR
RST => OUTDATA[17].ACLR
RST => OUTDATA[18].ACLR
RST => OUTDATA[19].ACLR
RST => OUTDATA[20].ACLR
RST => PREVCHAR[6].ENA
RST => PREVCHAR[5].ENA
RST => PREVCHAR[4].ENA
RST => PREVCHAR[3].ENA
RST => PREVCHAR[2].ENA
RST => PREVCHAR[1].ENA
RST => PREVCHAR[0].ENA
RST => PREVYPOS[4].ENA
RST => PREVYPOS[3].ENA
RST => PREVYPOS[2].ENA
RST => PREVYPOS[1].ENA
RST => PREVYPOS[0].ENA
RST => PREVCOLOR[3].ENA
RST => PREVCOLOR[2].ENA
RST => PREVCOLOR[1].ENA
RST => PREVCOLOR[0].ENA
RST => PREVSIZE.ENA
RST => LNAUX[3].ENA
RST => LNAUX[2].ENA
RST => LNAUX[1].ENA
RST => DATA[0]~reg0.ENA
RST => LNAUX[0].ENA
RST => CHARADDR[9]~reg0.ENA
RST => CHARADDR[8]~reg0.ENA
RST => CHARADDR[7]~reg0.ENA
RST => CHARADDR[6]~reg0.ENA
RST => CHARADDR[5]~reg0.ENA
RST => CHARADDR[4]~reg0.ENA
RST => CHARADDR[3]~reg0.ENA
RST => CHARADDR[2]~reg0.ENA
RST => CHARADDR[1]~reg0.ENA
RST => CHARADDR[0]~reg0.ENA
RST => DATA[20]~reg0.ENA
RST => DATA[19]~reg0.ENA
RST => DATA[18]~reg0.ENA
RST => DATA[17]~reg0.ENA
RST => DATA[16]~reg0.ENA
RST => DATA[15]~reg0.ENA
RST => DATA[14]~reg0.ENA
RST => DATA[13]~reg0.ENA
RST => DATA[12]~reg0.ENA
RST => DATA[11]~reg0.ENA
RST => DATA[10]~reg0.ENA
RST => DATA[9]~reg0.ENA
RST => DATA[8]~reg0.ENA
RST => DATA[7]~reg0.ENA
RST => DATA[6]~reg0.ENA
RST => DATA[5]~reg0.ENA
RST => DATA[4]~reg0.ENA
RST => DATA[3]~reg0.ENA
RST => DATA[2]~reg0.ENA
RST => DATA[1]~reg0.ENA
DRAW => process_0.IN1
CHAR[0] => Equal0.IN6
CHAR[0] => PREVCHAR.DATAB
CHAR[0] => Mux59.IN0
CHAR[1] => Equal0.IN5
CHAR[1] => PREVCHAR.DATAB
CHAR[1] => Mux58.IN0
CHAR[2] => Equal0.IN4
CHAR[2] => PREVCHAR.DATAB
CHAR[2] => Mux57.IN0
CHAR[3] => Equal0.IN3
CHAR[3] => PREVCHAR.DATAB
CHAR[3] => Mux56.IN0
CHAR[4] => Equal0.IN2
CHAR[4] => PREVCHAR.DATAB
CHAR[4] => Mux55.IN0
CHAR[5] => Equal0.IN1
CHAR[5] => PREVCHAR.DATAB
CHAR[5] => Mux54.IN0
CHAR[6] => Equal0.IN0
CHAR[6] => PREVCHAR.DATAB
CHAR[6] => Mux53.IN0
XPOS[0] => Equal1.IN5
XPOS[0] => LessThan0.IN18
XPOS[0] => LessThan2.IN18
XPOS[0] => XP.DATAB
XPOS[0] => XP.DATAA
XPOS[0] => PREVXPOS.DATAB
XPOS[1] => Equal1.IN4
XPOS[1] => LessThan0.IN17
XPOS[1] => LessThan2.IN17
XPOS[1] => XP.DATAB
XPOS[1] => XP.DATAA
XPOS[1] => PREVXPOS.DATAB
XPOS[2] => Equal1.IN3
XPOS[2] => LessThan0.IN16
XPOS[2] => LessThan2.IN16
XPOS[2] => XP.DATAB
XPOS[2] => XP.DATAA
XPOS[2] => PREVXPOS.DATAB
XPOS[3] => Equal1.IN2
XPOS[3] => LessThan0.IN15
XPOS[3] => LessThan2.IN15
XPOS[3] => XP.DATAB
XPOS[3] => XP.DATAA
XPOS[3] => PREVXPOS.DATAB
XPOS[4] => Equal1.IN1
XPOS[4] => LessThan0.IN14
XPOS[4] => LessThan2.IN14
XPOS[4] => XP.DATAB
XPOS[4] => XP.DATAA
XPOS[4] => PREVXPOS.DATAB
XPOS[5] => Equal1.IN0
XPOS[5] => LessThan2.IN13
XPOS[5] => XP.DATAA
XPOS[5] => PREVXPOS.DATAB
YPOS[0] => Equal2.IN4
YPOS[0] => LessThan1.IN16
YPOS[0] => LessThan3.IN16
YPOS[0] => YP.DATAB
YPOS[0] => YP.DATAA
YPOS[0] => PREVYPOS.DATAB
YPOS[1] => Equal2.IN3
YPOS[1] => LessThan1.IN15
YPOS[1] => LessThan3.IN15
YPOS[1] => YP.DATAB
YPOS[1] => YP.DATAA
YPOS[1] => PREVYPOS.DATAB
YPOS[2] => Equal2.IN2
YPOS[2] => LessThan1.IN14
YPOS[2] => LessThan3.IN14
YPOS[2] => YP.DATAB
YPOS[2] => YP.DATAA
YPOS[2] => PREVYPOS.DATAB
YPOS[3] => Equal2.IN1
YPOS[3] => LessThan1.IN13
YPOS[3] => LessThan3.IN13
YPOS[3] => YP.DATAB
YPOS[3] => YP.DATAA
YPOS[3] => PREVYPOS.DATAB
YPOS[4] => Equal2.IN0
YPOS[4] => LessThan3.IN12
YPOS[4] => YP.DATAA
YPOS[4] => PREVYPOS.DATAB
COLOR[0] => Equal3.IN3
COLOR[0] => PREVCOLOR.DATAB
COLOR[0] => OUTDATA.DATAB
COLOR[1] => Equal3.IN2
COLOR[1] => PREVCOLOR.DATAB
COLOR[1] => OUTDATA.DATAB
COLOR[2] => Equal3.IN1
COLOR[2] => PREVCOLOR.DATAB
COLOR[2] => OUTDATA.DATAB
COLOR[3] => Equal3.IN0
COLOR[3] => PREVCOLOR.DATAB
COLOR[3] => OUTDATA.DATAB
SIZE => process_0.IN1
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => PREVSIZE.DATAB
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
CHARLINEDATA[0] => Mux0.IN3
CHARLINEDATA[1] => Mux0.IN4
CHARLINEDATA[2] => Mux0.IN5
CHARLINEDATA[3] => Mux0.IN6
CHARLINEDATA[4] => Mux0.IN7
CHARLINEDATA[5] => Mux0.IN8
CHARLINEDATA[6] => Mux0.IN9
CHARLINEDATA[7] => Mux0.IN10
CHARADDR[0] <= CHARADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[1] <= CHARADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[2] <= CHARADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[3] <= CHARADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[4] <= CHARADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[5] <= CHARADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[6] <= CHARADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[7] <= CHARADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[8] <= CHARADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[9] <= CHARADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_QUEUE <= DATA_QUEUE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|notepad:inst10
clkvideo => APAGACOR[0].CLK
clkvideo => APAGACOR[1].CLK
clkvideo => APAGACOR[2].CLK
clkvideo => APAGACOR[3].CLK
clkvideo => BLOCO4A[0].CLK
clkvideo => BLOCO4A[1].CLK
clkvideo => BLOCO4A[2].CLK
clkvideo => BLOCO4A[3].CLK
clkvideo => BLOCO4A[4].CLK
clkvideo => BLOCO4A[5].CLK
clkvideo => BLOCO4A[6].CLK
clkvideo => BLOCO4A[7].CLK
clkvideo => BLOCO4A[8].CLK
clkvideo => BLOCO4A[9].CLK
clkvideo => BLOCO4A[10].CLK
clkvideo => BLOCO4A[11].CLK
clkvideo => BLOCO4A[12].CLK
clkvideo => BLOCO4A[13].CLK
clkvideo => BLOCO4A[14].CLK
clkvideo => BLOCO4A[15].CLK
clkvideo => BLOCO3A[0].CLK
clkvideo => BLOCO3A[1].CLK
clkvideo => BLOCO3A[2].CLK
clkvideo => BLOCO3A[3].CLK
clkvideo => BLOCO3A[4].CLK
clkvideo => BLOCO3A[5].CLK
clkvideo => BLOCO3A[6].CLK
clkvideo => BLOCO3A[7].CLK
clkvideo => BLOCO3A[8].CLK
clkvideo => BLOCO3A[9].CLK
clkvideo => BLOCO3A[10].CLK
clkvideo => BLOCO3A[11].CLK
clkvideo => BLOCO3A[12].CLK
clkvideo => BLOCO3A[13].CLK
clkvideo => BLOCO3A[14].CLK
clkvideo => BLOCO3A[15].CLK
clkvideo => BLOCO2A[0].CLK
clkvideo => BLOCO2A[1].CLK
clkvideo => BLOCO2A[2].CLK
clkvideo => BLOCO2A[3].CLK
clkvideo => BLOCO2A[4].CLK
clkvideo => BLOCO2A[5].CLK
clkvideo => BLOCO2A[6].CLK
clkvideo => BLOCO2A[7].CLK
clkvideo => BLOCO2A[8].CLK
clkvideo => BLOCO2A[9].CLK
clkvideo => BLOCO2A[10].CLK
clkvideo => BLOCO2A[11].CLK
clkvideo => BLOCO2A[12].CLK
clkvideo => BLOCO2A[13].CLK
clkvideo => BLOCO2A[14].CLK
clkvideo => BLOCO2A[15].CLK
clkvideo => BLOCO1A[0].CLK
clkvideo => BLOCO1A[1].CLK
clkvideo => BLOCO1A[2].CLK
clkvideo => BLOCO1A[3].CLK
clkvideo => BLOCO1A[4].CLK
clkvideo => BLOCO1A[5].CLK
clkvideo => BLOCO1A[6].CLK
clkvideo => BLOCO1A[7].CLK
clkvideo => BLOCO1A[8].CLK
clkvideo => BLOCO1A[9].CLK
clkvideo => BLOCO1A[10].CLK
clkvideo => BLOCO1A[11].CLK
clkvideo => BLOCO1A[12].CLK
clkvideo => BLOCO1A[13].CLK
clkvideo => BLOCO1A[14].CLK
clkvideo => BLOCO1A[15].CLK
clkvideo => vga_pos[0]~reg0.CLK
clkvideo => vga_pos[1]~reg0.CLK
clkvideo => vga_pos[2]~reg0.CLK
clkvideo => vga_pos[3]~reg0.CLK
clkvideo => vga_pos[4]~reg0.CLK
clkvideo => vga_pos[5]~reg0.CLK
clkvideo => vga_pos[6]~reg0.CLK
clkvideo => vga_pos[7]~reg0.CLK
clkvideo => vga_pos[8]~reg0.CLK
clkvideo => vga_pos[9]~reg0.CLK
clkvideo => vga_pos[10]~reg0.CLK
clkvideo => vga_pos[11]~reg0.CLK
clkvideo => vga_pos[12]~reg0.CLK
clkvideo => vga_pos[13]~reg0.CLK
clkvideo => vga_pos[14]~reg0.CLK
clkvideo => vga_pos[15]~reg0.CLK
clkvideo => vga_char[0]~reg0.CLK
clkvideo => vga_char[1]~reg0.CLK
clkvideo => vga_char[2]~reg0.CLK
clkvideo => vga_char[3]~reg0.CLK
clkvideo => vga_char[4]~reg0.CLK
clkvideo => vga_char[5]~reg0.CLK
clkvideo => vga_char[6]~reg0.CLK
clkvideo => vga_char[7]~reg0.CLK
clkvideo => vga_char[8]~reg0.CLK
clkvideo => vga_char[9]~reg0.CLK
clkvideo => vga_char[10]~reg0.CLK
clkvideo => vga_char[11]~reg0.CLK
clkvideo => vga_char[12]~reg0.CLK
clkvideo => vga_char[13]~reg0.CLK
clkvideo => vga_char[14]~reg0.CLK
clkvideo => vga_char[15]~reg0.CLK
clkvideo => MAPA[0].CLK
clkvideo => MAPA[1].CLK
clkvideo => MAPA[2].CLK
clkvideo => MAPA[3].CLK
clkvideo => MAPA[4].CLK
clkvideo => MAPA[5].CLK
clkvideo => MAPA[6].CLK
clkvideo => MAPA[7].CLK
clkvideo => MAPA[8].CLK
clkvideo => MAPA[9].CLK
clkvideo => MAPA[10].CLK
clkvideo => MAPA[11].CLK
clkvideo => MAPA[12].CLK
clkvideo => MAPA[13].CLK
clkvideo => MAPA[14].CLK
clkvideo => MAPA[15].CLK
clkvideo => MAPA[16].CLK
clkvideo => MAPA[17].CLK
clkvideo => MAPA[18].CLK
clkvideo => MAPA[19].CLK
clkvideo => MAPA[20].CLK
clkvideo => MAPA[21].CLK
clkvideo => MAPA[22].CLK
clkvideo => MAPA[23].CLK
clkvideo => MAPA[24].CLK
clkvideo => MAPA[25].CLK
clkvideo => MAPA[26].CLK
clkvideo => MAPA[27].CLK
clkvideo => MAPA[28].CLK
clkvideo => MAPA[29].CLK
clkvideo => MAPA[30].CLK
clkvideo => MAPA[31].CLK
clkvideo => MAPA[32].CLK
clkvideo => MAPA[33].CLK
clkvideo => MAPA[34].CLK
clkvideo => MAPA[35].CLK
clkvideo => MAPA[36].CLK
clkvideo => MAPA[37].CLK
clkvideo => MAPA[38].CLK
clkvideo => MAPA[39].CLK
clkvideo => MAPA[40].CLK
clkvideo => MAPA[41].CLK
clkvideo => MAPA[42].CLK
clkvideo => MAPA[43].CLK
clkvideo => MAPA[44].CLK
clkvideo => MAPA[45].CLK
clkvideo => MAPA[46].CLK
clkvideo => MAPA[47].CLK
clkvideo => MAPA[48].CLK
clkvideo => MAPA[49].CLK
clkvideo => MAPA[50].CLK
clkvideo => MAPA[51].CLK
clkvideo => MAPA[52].CLK
clkvideo => MAPA[53].CLK
clkvideo => MAPA[54].CLK
clkvideo => MAPA[55].CLK
clkvideo => MAPA[56].CLK
clkvideo => MAPA[57].CLK
clkvideo => MAPA[58].CLK
clkvideo => MAPA[59].CLK
clkvideo => MAPA[60].CLK
clkvideo => MAPA[61].CLK
clkvideo => MAPA[62].CLK
clkvideo => MAPA[63].CLK
clkvideo => MAPA[64].CLK
clkvideo => MAPA[65].CLK
clkvideo => MAPA[66].CLK
clkvideo => MAPA[67].CLK
clkvideo => MAPA[68].CLK
clkvideo => MAPA[69].CLK
clkvideo => MAPA[70].CLK
clkvideo => MAPA[71].CLK
clkvideo => MAPA[72].CLK
clkvideo => MAPA[73].CLK
clkvideo => MAPA[74].CLK
clkvideo => MAPA[75].CLK
clkvideo => MAPA[76].CLK
clkvideo => MAPA[77].CLK
clkvideo => MAPA[78].CLK
clkvideo => MAPA[79].CLK
clkvideo => MAPA[80].CLK
clkvideo => MAPA[81].CLK
clkvideo => MAPA[82].CLK
clkvideo => MAPA[83].CLK
clkvideo => MAPA[84].CLK
clkvideo => MAPA[85].CLK
clkvideo => MAPA[86].CLK
clkvideo => MAPA[87].CLK
clkvideo => MAPA[88].CLK
clkvideo => MAPA[89].CLK
clkvideo => MAPA[90].CLK
clkvideo => MAPA[91].CLK
clkvideo => MAPA[92].CLK
clkvideo => MAPA[93].CLK
clkvideo => MAPA[94].CLK
clkvideo => MAPA[95].CLK
clkvideo => MAPA[96].CLK
clkvideo => MAPA[97].CLK
clkvideo => MAPA[98].CLK
clkvideo => MAPA[99].CLK
clkvideo => MAPA[100].CLK
clkvideo => MAPA[101].CLK
clkvideo => MAPA[102].CLK
clkvideo => MAPA[103].CLK
clkvideo => MAPA[104].CLK
clkvideo => MAPA[105].CLK
clkvideo => MAPA[106].CLK
clkvideo => MAPA[107].CLK
clkvideo => MAPA[108].CLK
clkvideo => MAPA[109].CLK
clkvideo => MAPA[110].CLK
clkvideo => MAPA[111].CLK
clkvideo => MAPA[112].CLK
clkvideo => MAPA[113].CLK
clkvideo => MAPA[114].CLK
clkvideo => MAPA[115].CLK
clkvideo => MAPA[116].CLK
clkvideo => MAPA[117].CLK
clkvideo => MAPA[118].CLK
clkvideo => MAPA[119].CLK
clkvideo => MAPA[120].CLK
clkvideo => MAPA[121].CLK
clkvideo => MAPA[122].CLK
clkvideo => MAPA[123].CLK
clkvideo => MAPA[124].CLK
clkvideo => MAPA[125].CLK
clkvideo => MAPA[126].CLK
clkvideo => MAPA[127].CLK
clkvideo => MAPA[128].CLK
clkvideo => MAPA[129].CLK
clkvideo => MAPA[130].CLK
clkvideo => MAPA[131].CLK
clkvideo => MAPA[132].CLK
clkvideo => MAPA[133].CLK
clkvideo => MAPA[134].CLK
clkvideo => MAPA[135].CLK
clkvideo => MAPA[136].CLK
clkvideo => MAPA[137].CLK
clkvideo => MAPA[138].CLK
clkvideo => MAPA[139].CLK
clkvideo => MAPA[140].CLK
clkvideo => MAPA[141].CLK
clkvideo => MAPA[142].CLK
clkvideo => MAPA[143].CLK
clkvideo => MAPA[144].CLK
clkvideo => MAPA[145].CLK
clkvideo => MAPA[146].CLK
clkvideo => MAPA[147].CLK
clkvideo => MAPA[148].CLK
clkvideo => MAPA[149].CLK
clkvideo => MAPA[150].CLK
clkvideo => MAPA[151].CLK
clkvideo => MAPA[152].CLK
clkvideo => MAPA[153].CLK
clkvideo => MAPA[154].CLK
clkvideo => MAPA[155].CLK
clkvideo => MAPA[156].CLK
clkvideo => MAPA[157].CLK
clkvideo => MAPA[158].CLK
clkvideo => MAPA[159].CLK
clkvideo => MAPA[160].CLK
clkvideo => MAPA[161].CLK
clkvideo => MAPA[162].CLK
clkvideo => MAPA[163].CLK
clkvideo => MAPA[164].CLK
clkvideo => MAPA[165].CLK
clkvideo => MAPA[166].CLK
clkvideo => MAPA[167].CLK
clkvideo => MAPA[168].CLK
clkvideo => MAPA[169].CLK
clkvideo => MAPA[170].CLK
clkvideo => MAPA[171].CLK
clkvideo => MAPA[172].CLK
clkvideo => MAPA[173].CLK
clkvideo => MAPA[174].CLK
clkvideo => MAPA[175].CLK
clkvideo => MAPA[176].CLK
clkvideo => MAPA[177].CLK
clkvideo => MAPA[178].CLK
clkvideo => MAPA[179].CLK
clkvideo => MAPA[180].CLK
clkvideo => MAPA[181].CLK
clkvideo => MAPA[182].CLK
clkvideo => MAPA[183].CLK
clkvideo => MAPA[184].CLK
clkvideo => MAPA[185].CLK
clkvideo => MAPA[186].CLK
clkvideo => MAPA[187].CLK
clkvideo => MAPA[188].CLK
clkvideo => MAPA[189].CLK
clkvideo => MAPA[190].CLK
clkvideo => MAPA[191].CLK
clkvideo => MAPA[192].CLK
clkvideo => MAPA[193].CLK
clkvideo => MAPA[194].CLK
clkvideo => MAPA[195].CLK
clkvideo => MAPA[196].CLK
clkvideo => MAPA[197].CLK
clkvideo => MAPA[198].CLK
clkvideo => MAPA[199].CLK
clkvideo => MAPA[200].CLK
clkvideo => MAPA[201].CLK
clkvideo => MAPA[202].CLK
clkvideo => MAPA[203].CLK
clkvideo => MAPA[204].CLK
clkvideo => MAPA[205].CLK
clkvideo => MAPA[206].CLK
clkvideo => MAPA[207].CLK
clkvideo => MAPA[208].CLK
clkvideo => MAPA[209].CLK
clkvideo => MAPA[210].CLK
clkvideo => MAPA[211].CLK
clkvideo => MAPA[212].CLK
clkvideo => MAPA[213].CLK
clkvideo => MAPA[214].CLK
clkvideo => MAPA[215].CLK
clkvideo => MAPA[216].CLK
clkvideo => MAPA[217].CLK
clkvideo => MAPA[218].CLK
clkvideo => MAPA[219].CLK
clkvideo => MAPA[220].CLK
clkvideo => MAPA[221].CLK
clkvideo => MAPA[222].CLK
clkvideo => MAPA[223].CLK
clkvideo => MAPA[224].CLK
clkvideo => MAPA[225].CLK
clkvideo => MAPA[226].CLK
clkvideo => MAPA[227].CLK
clkvideo => MAPA[228].CLK
clkvideo => MAPA[229].CLK
clkvideo => MAPA[230].CLK
clkvideo => MAPA[231].CLK
clkvideo => MAPA[232].CLK
clkvideo => MAPA[233].CLK
clkvideo => MAPA[234].CLK
clkvideo => MAPA[235].CLK
clkvideo => MAPA[236].CLK
clkvideo => MAPA[237].CLK
clkvideo => MAPA[238].CLK
clkvideo => MAPA[239].CLK
clkvideo => MAPA[240].CLK
clkvideo => PONTUACAO[1].CLK
clkvideo => PONTUACAO[2].CLK
clkvideo => PONTUACAO[3].CLK
clkvideo => PONTUACAO[4].CLK
clkvideo => PONTUACAO[5].CLK
clkvideo => PONTUACAO[6].CLK
clkvideo => PONTUACAO[7].CLK
clkvideo => PONTUACAO[8].CLK
clkvideo => PONTUACAO[9].CLK
clkvideo => PONTUACAO[10].CLK
clkvideo => PONTUACAO[11].CLK
clkvideo => PONTUACAO[12].CLK
clkvideo => PONTUACAO[13].CLK
clkvideo => PONTUACAO[14].CLK
clkvideo => POUSOU_FLAG.CLK
clkvideo => videoflag~reg0.CLK
clkvideo => APAGA_POS[0].CLK
clkvideo => APAGA_POS[1].CLK
clkvideo => APAGA_POS[2].CLK
clkvideo => APAGA_POS[3].CLK
clkvideo => APAGA_POS[4].CLK
clkvideo => APAGA_POS[5].CLK
clkvideo => APAGA_POS[6].CLK
clkvideo => APAGA_POS[7].CLK
clkvideo => APAGA_POS[8].CLK
clkvideo => APAGA_POS[9].CLK
clkvideo => APAGA_POS[10].CLK
clkvideo => APAGA_POS[11].CLK
clkvideo => APAGA_POS[12].CLK
clkvideo => APAGA_POS[13].CLK
clkvideo => APAGA_POS[14].CLK
clkvideo => APAGA_POS[15].CLK
clkvideo => VIDEOE[0].CLK
clkvideo => VIDEOE[1].CLK
clkvideo => VIDEOE[2].CLK
clkvideo => VIDEOE[3].CLK
clkvideo => VIDEOE[4].CLK
clkvideo => VIDEOE[5].CLK
clkvideo => VIDEOE[6].CLK
clkvideo => VIDEOE[7].CLK
clkvideo => APAGAR_POS[0].CLK
clkvideo => APAGAR_POS[1].CLK
clkvideo => APAGAR_POS[2].CLK
clkvideo => APAGAR_POS[3].CLK
clkvideo => APAGAR_POS[4].CLK
clkvideo => APAGAR_POS[5].CLK
clkvideo => APAGAR_POS[6].CLK
clkvideo => APAGAR_POS[7].CLK
clkvideo => COLUNAS[0].CLK
clkvideo => COLUNAS[1].CLK
clkvideo => COLUNAS[2].CLK
clkvideo => COLUNAS[3].CLK
clkvideo => COLUNAS[4].CLK
clkvideo => COLUNAS[5].CLK
clkvideo => COLUNAS[6].CLK
clkvideo => COLUNAS[7].CLK
clkvideo => COLUNAS[8].CLK
clkvideo => COLUNAS[9].CLK
clkvideo => COLUNAS[10].CLK
clkvideo => COLUNAS[11].CLK
clkvideo => COLUNAS[12].CLK
clkvideo => COLUNAS[13].CLK
clkvideo => COLUNAS[14].CLK
clkvideo => COLUNAS[15].CLK
clkvideo => COLUNAS[16].CLK
clkvideo => COLUNAS[17].CLK
clkvideo => COLUNAS[18].CLK
clkvideo => COLUNAS[19].CLK
clkvideo => COLUNAS[20].CLK
clkvideo => COLUNAS[21].CLK
clkvideo => COLUNAS[22].CLK
clkvideo => COLUNAS[23].CLK
clkvideo => COLUNAS[24].CLK
clkvideo => COLUNAS[25].CLK
clkvideo => COLUNAS[26].CLK
clkvideo => COLUNAS[27].CLK
clkvideo => COLUNAS[28].CLK
clkvideo => COLUNAS[29].CLK
clkvideo => COLUNAS[30].CLK
clkvideo => COLUNAS[31].CLK
clkvideo => FLAG_B4.CLK
clkvideo => FLAG_B3.CLK
clkvideo => FLAG_B2.CLK
clkvideo => FLAG_B1.CLK
clkvideo => LINHA_B4[0].CLK
clkvideo => LINHA_B4[1].CLK
clkvideo => LINHA_B4[2].CLK
clkvideo => LINHA_B4[3].CLK
clkvideo => LINHA_B4[4].CLK
clkvideo => LINHA_B4[5].CLK
clkvideo => LINHA_B4[6].CLK
clkvideo => LINHA_B4[7].CLK
clkvideo => LINHA_B4[8].CLK
clkvideo => LINHA_B4[9].CLK
clkvideo => LINHA_B4[10].CLK
clkvideo => LINHA_B4[11].CLK
clkvideo => LINHA_B4[12].CLK
clkvideo => LINHA_B4[13].CLK
clkvideo => LINHA_B4[14].CLK
clkvideo => LINHA_B4[15].CLK
clkvideo => LINHA_B4[16].CLK
clkvideo => LINHA_B4[17].CLK
clkvideo => LINHA_B4[18].CLK
clkvideo => LINHA_B4[19].CLK
clkvideo => LINHA_B4[20].CLK
clkvideo => LINHA_B4[21].CLK
clkvideo => LINHA_B4[22].CLK
clkvideo => LINHA_B4[23].CLK
clkvideo => LINHA_B4[24].CLK
clkvideo => LINHA_B4[25].CLK
clkvideo => LINHA_B4[26].CLK
clkvideo => LINHA_B4[27].CLK
clkvideo => LINHA_B4[28].CLK
clkvideo => LINHA_B4[29].CLK
clkvideo => LINHA_B4[30].CLK
clkvideo => LINHA_B4[31].CLK
clkvideo => LINHA_B3[0].CLK
clkvideo => LINHA_B3[1].CLK
clkvideo => LINHA_B3[2].CLK
clkvideo => LINHA_B3[3].CLK
clkvideo => LINHA_B3[4].CLK
clkvideo => LINHA_B3[5].CLK
clkvideo => LINHA_B3[6].CLK
clkvideo => LINHA_B3[7].CLK
clkvideo => LINHA_B3[8].CLK
clkvideo => LINHA_B3[9].CLK
clkvideo => LINHA_B3[10].CLK
clkvideo => LINHA_B3[11].CLK
clkvideo => LINHA_B3[12].CLK
clkvideo => LINHA_B3[13].CLK
clkvideo => LINHA_B3[14].CLK
clkvideo => LINHA_B3[15].CLK
clkvideo => LINHA_B3[16].CLK
clkvideo => LINHA_B3[17].CLK
clkvideo => LINHA_B3[18].CLK
clkvideo => LINHA_B3[19].CLK
clkvideo => LINHA_B3[20].CLK
clkvideo => LINHA_B3[21].CLK
clkvideo => LINHA_B3[22].CLK
clkvideo => LINHA_B3[23].CLK
clkvideo => LINHA_B3[24].CLK
clkvideo => LINHA_B3[25].CLK
clkvideo => LINHA_B3[26].CLK
clkvideo => LINHA_B3[27].CLK
clkvideo => LINHA_B3[28].CLK
clkvideo => LINHA_B3[29].CLK
clkvideo => LINHA_B3[30].CLK
clkvideo => LINHA_B3[31].CLK
clkvideo => LINHA_B2[0].CLK
clkvideo => LINHA_B2[1].CLK
clkvideo => LINHA_B2[2].CLK
clkvideo => LINHA_B2[3].CLK
clkvideo => LINHA_B2[4].CLK
clkvideo => LINHA_B2[5].CLK
clkvideo => LINHA_B2[6].CLK
clkvideo => LINHA_B2[7].CLK
clkvideo => LINHA_B2[8].CLK
clkvideo => LINHA_B2[9].CLK
clkvideo => LINHA_B2[10].CLK
clkvideo => LINHA_B2[11].CLK
clkvideo => LINHA_B2[12].CLK
clkvideo => LINHA_B2[13].CLK
clkvideo => LINHA_B2[14].CLK
clkvideo => LINHA_B2[15].CLK
clkvideo => LINHA_B2[16].CLK
clkvideo => LINHA_B2[17].CLK
clkvideo => LINHA_B2[18].CLK
clkvideo => LINHA_B2[19].CLK
clkvideo => LINHA_B2[20].CLK
clkvideo => LINHA_B2[21].CLK
clkvideo => LINHA_B2[22].CLK
clkvideo => LINHA_B2[23].CLK
clkvideo => LINHA_B2[24].CLK
clkvideo => LINHA_B2[25].CLK
clkvideo => LINHA_B2[26].CLK
clkvideo => LINHA_B2[27].CLK
clkvideo => LINHA_B2[28].CLK
clkvideo => LINHA_B2[29].CLK
clkvideo => LINHA_B2[30].CLK
clkvideo => LINHA_B2[31].CLK
clkvideo => LINHA_B1[0].CLK
clkvideo => LINHA_B1[1].CLK
clkvideo => LINHA_B1[2].CLK
clkvideo => LINHA_B1[3].CLK
clkvideo => LINHA_B1[4].CLK
clkvideo => LINHA_B1[5].CLK
clkvideo => LINHA_B1[6].CLK
clkvideo => LINHA_B1[7].CLK
clkvideo => LINHA_B1[8].CLK
clkvideo => LINHA_B1[9].CLK
clkvideo => LINHA_B1[10].CLK
clkvideo => LINHA_B1[11].CLK
clkvideo => LINHA_B1[12].CLK
clkvideo => LINHA_B1[13].CLK
clkvideo => LINHA_B1[14].CLK
clkvideo => LINHA_B1[15].CLK
clkvideo => LINHA_B1[16].CLK
clkvideo => LINHA_B1[17].CLK
clkvideo => LINHA_B1[18].CLK
clkvideo => LINHA_B1[19].CLK
clkvideo => LINHA_B1[20].CLK
clkvideo => LINHA_B1[21].CLK
clkvideo => LINHA_B1[22].CLK
clkvideo => LINHA_B1[23].CLK
clkvideo => LINHA_B1[24].CLK
clkvideo => LINHA_B1[25].CLK
clkvideo => LINHA_B1[26].CLK
clkvideo => LINHA_B1[27].CLK
clkvideo => LINHA_B1[28].CLK
clkvideo => LINHA_B1[29].CLK
clkvideo => LINHA_B1[30].CLK
clkvideo => LINHA_B1[31].CLK
clkvideo => \process_1:B4_POS[0].CLK
clkvideo => \process_1:B4_POS[1].CLK
clkvideo => \process_1:B4_POS[2].CLK
clkvideo => \process_1:B4_POS[3].CLK
clkvideo => \process_1:B4_POS[4].CLK
clkvideo => \process_1:B4_POS[5].CLK
clkvideo => \process_1:B4_POS[6].CLK
clkvideo => \process_1:B4_POS[7].CLK
clkvideo => \process_1:B4_POS[8].CLK
clkvideo => \process_1:B4_POS[9].CLK
clkvideo => \process_1:B4_POS[10].CLK
clkvideo => \process_1:B4_POS[11].CLK
clkvideo => \process_1:B4_POS[12].CLK
clkvideo => \process_1:B4_POS[13].CLK
clkvideo => \process_1:B4_POS[14].CLK
clkvideo => \process_1:B4_POS[15].CLK
clkvideo => \process_1:B4_POS[16].CLK
clkvideo => \process_1:B4_POS[17].CLK
clkvideo => \process_1:B4_POS[18].CLK
clkvideo => \process_1:B4_POS[19].CLK
clkvideo => \process_1:B4_POS[20].CLK
clkvideo => \process_1:B4_POS[21].CLK
clkvideo => \process_1:B4_POS[22].CLK
clkvideo => \process_1:B4_POS[23].CLK
clkvideo => \process_1:B4_POS[24].CLK
clkvideo => \process_1:B4_POS[25].CLK
clkvideo => \process_1:B4_POS[26].CLK
clkvideo => \process_1:B4_POS[27].CLK
clkvideo => \process_1:B4_POS[28].CLK
clkvideo => \process_1:B4_POS[29].CLK
clkvideo => \process_1:B4_POS[30].CLK
clkvideo => \process_1:B4_POS[31].CLK
clkvideo => \process_1:B3_POS[0].CLK
clkvideo => \process_1:B3_POS[1].CLK
clkvideo => \process_1:B3_POS[2].CLK
clkvideo => \process_1:B3_POS[3].CLK
clkvideo => \process_1:B3_POS[4].CLK
clkvideo => \process_1:B3_POS[5].CLK
clkvideo => \process_1:B3_POS[6].CLK
clkvideo => \process_1:B3_POS[7].CLK
clkvideo => \process_1:B3_POS[8].CLK
clkvideo => \process_1:B3_POS[9].CLK
clkvideo => \process_1:B3_POS[10].CLK
clkvideo => \process_1:B3_POS[11].CLK
clkvideo => \process_1:B3_POS[12].CLK
clkvideo => \process_1:B3_POS[13].CLK
clkvideo => \process_1:B3_POS[14].CLK
clkvideo => \process_1:B3_POS[15].CLK
clkvideo => \process_1:B3_POS[16].CLK
clkvideo => \process_1:B3_POS[17].CLK
clkvideo => \process_1:B3_POS[18].CLK
clkvideo => \process_1:B3_POS[19].CLK
clkvideo => \process_1:B3_POS[20].CLK
clkvideo => \process_1:B3_POS[21].CLK
clkvideo => \process_1:B3_POS[22].CLK
clkvideo => \process_1:B3_POS[23].CLK
clkvideo => \process_1:B3_POS[24].CLK
clkvideo => \process_1:B3_POS[25].CLK
clkvideo => \process_1:B3_POS[26].CLK
clkvideo => \process_1:B3_POS[27].CLK
clkvideo => \process_1:B3_POS[28].CLK
clkvideo => \process_1:B3_POS[29].CLK
clkvideo => \process_1:B3_POS[30].CLK
clkvideo => \process_1:B3_POS[31].CLK
clkvideo => \process_1:B2_POS[0].CLK
clkvideo => \process_1:B2_POS[1].CLK
clkvideo => \process_1:B2_POS[2].CLK
clkvideo => \process_1:B2_POS[3].CLK
clkvideo => \process_1:B2_POS[4].CLK
clkvideo => \process_1:B2_POS[5].CLK
clkvideo => \process_1:B2_POS[6].CLK
clkvideo => \process_1:B2_POS[7].CLK
clkvideo => \process_1:B2_POS[8].CLK
clkvideo => \process_1:B2_POS[9].CLK
clkvideo => \process_1:B2_POS[10].CLK
clkvideo => \process_1:B2_POS[11].CLK
clkvideo => \process_1:B2_POS[12].CLK
clkvideo => \process_1:B2_POS[13].CLK
clkvideo => \process_1:B2_POS[14].CLK
clkvideo => \process_1:B2_POS[15].CLK
clkvideo => \process_1:B2_POS[16].CLK
clkvideo => \process_1:B2_POS[17].CLK
clkvideo => \process_1:B2_POS[18].CLK
clkvideo => \process_1:B2_POS[19].CLK
clkvideo => \process_1:B2_POS[20].CLK
clkvideo => \process_1:B2_POS[21].CLK
clkvideo => \process_1:B2_POS[22].CLK
clkvideo => \process_1:B2_POS[23].CLK
clkvideo => \process_1:B2_POS[24].CLK
clkvideo => \process_1:B2_POS[25].CLK
clkvideo => \process_1:B2_POS[26].CLK
clkvideo => \process_1:B2_POS[27].CLK
clkvideo => \process_1:B2_POS[28].CLK
clkvideo => \process_1:B2_POS[29].CLK
clkvideo => \process_1:B2_POS[30].CLK
clkvideo => \process_1:B2_POS[31].CLK
clkvideo => \process_1:B1_POS[0].CLK
clkvideo => \process_1:B1_POS[1].CLK
clkvideo => \process_1:B1_POS[2].CLK
clkvideo => \process_1:B1_POS[3].CLK
clkvideo => \process_1:B1_POS[4].CLK
clkvideo => \process_1:B1_POS[5].CLK
clkvideo => \process_1:B1_POS[6].CLK
clkvideo => \process_1:B1_POS[7].CLK
clkvideo => \process_1:B1_POS[8].CLK
clkvideo => \process_1:B1_POS[9].CLK
clkvideo => \process_1:B1_POS[10].CLK
clkvideo => \process_1:B1_POS[11].CLK
clkvideo => \process_1:B1_POS[12].CLK
clkvideo => \process_1:B1_POS[13].CLK
clkvideo => \process_1:B1_POS[14].CLK
clkvideo => \process_1:B1_POS[15].CLK
clkvideo => \process_1:B1_POS[16].CLK
clkvideo => \process_1:B1_POS[17].CLK
clkvideo => \process_1:B1_POS[18].CLK
clkvideo => \process_1:B1_POS[19].CLK
clkvideo => \process_1:B1_POS[20].CLK
clkvideo => \process_1:B1_POS[21].CLK
clkvideo => \process_1:B1_POS[22].CLK
clkvideo => \process_1:B1_POS[23].CLK
clkvideo => \process_1:B1_POS[24].CLK
clkvideo => \process_1:B1_POS[25].CLK
clkvideo => \process_1:B1_POS[26].CLK
clkvideo => \process_1:B1_POS[27].CLK
clkvideo => \process_1:B1_POS[28].CLK
clkvideo => \process_1:B1_POS[29].CLK
clkvideo => \process_1:B1_POS[30].CLK
clkvideo => \process_1:B1_POS[31].CLK
clkvideo => FLAG_GO.CLK
clk => SAPOESTADO[0].CLK
clk => SAPOESTADO[1].CLK
clk => SAPOESTADO[2].CLK
clk => SAPOESTADO[3].CLK
clk => SAPOESTADO[4].CLK
clk => SAPOESTADO[5].CLK
clk => SAPOESTADO[6].CLK
clk => SAPOESTADO[7].CLK
clk => DELAY3[0].CLK
clk => DELAY3[1].CLK
clk => DELAY3[2].CLK
clk => DELAY3[3].CLK
clk => DELAY3[4].CLK
clk => DELAY3[5].CLK
clk => DELAY3[6].CLK
clk => DELAY3[7].CLK
clk => DELAY3[8].CLK
clk => DELAY3[9].CLK
clk => DELAY3[10].CLK
clk => DELAY3[11].CLK
clk => DELAY3[12].CLK
clk => DELAY3[13].CLK
clk => DELAY3[14].CLK
clk => DELAY3[15].CLK
clk => DELAY1[0].CLK
clk => DELAY1[1].CLK
clk => DELAY1[2].CLK
clk => DELAY1[3].CLK
clk => DELAY1[4].CLK
clk => DELAY1[5].CLK
clk => DELAY1[6].CLK
clk => DELAY1[7].CLK
clk => DELAY1[8].CLK
clk => DELAY1[9].CLK
clk => DELAY1[10].CLK
clk => DELAY1[11].CLK
clk => DELAY1[12].CLK
clk => DELAY1[13].CLK
clk => DELAY1[14].CLK
clk => DELAY1[15].CLK
clk => BLOCO4[0].CLK
clk => BLOCO4[1].CLK
clk => BLOCO4[2].CLK
clk => BLOCO4[3].CLK
clk => BLOCO4[4].CLK
clk => BLOCO4[5].CLK
clk => BLOCO4[6].CLK
clk => BLOCO4[7].CLK
clk => BLOCO4[8].CLK
clk => BLOCO4[9].CLK
clk => BLOCO4[10].CLK
clk => BLOCO4[11].CLK
clk => BLOCO4[12].CLK
clk => BLOCO4[13].CLK
clk => BLOCO4[14].CLK
clk => BLOCO4[15].CLK
clk => BLOCO3[0].CLK
clk => BLOCO3[1].CLK
clk => BLOCO3[2].CLK
clk => BLOCO3[3].CLK
clk => BLOCO3[4].CLK
clk => BLOCO3[5].CLK
clk => BLOCO3[6].CLK
clk => BLOCO3[7].CLK
clk => BLOCO3[8].CLK
clk => BLOCO3[9].CLK
clk => BLOCO3[10].CLK
clk => BLOCO3[11].CLK
clk => BLOCO3[12].CLK
clk => BLOCO3[13].CLK
clk => BLOCO3[14].CLK
clk => BLOCO3[15].CLK
clk => BLOCO2[0].CLK
clk => BLOCO2[1].CLK
clk => BLOCO2[2].CLK
clk => BLOCO2[3].CLK
clk => BLOCO2[4].CLK
clk => BLOCO2[5].CLK
clk => BLOCO2[6].CLK
clk => BLOCO2[7].CLK
clk => BLOCO2[8].CLK
clk => BLOCO2[9].CLK
clk => BLOCO2[10].CLK
clk => BLOCO2[11].CLK
clk => BLOCO2[12].CLK
clk => BLOCO2[13].CLK
clk => BLOCO2[14].CLK
clk => BLOCO2[15].CLK
clk => BLOCO1[0].CLK
clk => BLOCO1[1].CLK
clk => BLOCO1[2].CLK
clk => BLOCO1[3].CLK
clk => BLOCO1[4].CLK
clk => BLOCO1[5].CLK
clk => BLOCO1[6].CLK
clk => BLOCO1[7].CLK
clk => BLOCO1[8].CLK
clk => BLOCO1[9].CLK
clk => BLOCO1[10].CLK
clk => BLOCO1[11].CLK
clk => BLOCO1[12].CLK
clk => BLOCO1[13].CLK
clk => BLOCO1[14].CLK
clk => BLOCO1[15].CLK
clk => BLOCOCOR[0].CLK
clk => BLOCOCOR[1].CLK
clk => BLOCOCOR[2].CLK
clk => BLOCOCOR[3].CLK
clk => TIPO_ROTACAO[0].CLK
clk => TIPO_ROTACAO[1].CLK
clk => TIPO_ROTACAO[2].CLK
clk => TIPO_ROTACAO[3].CLK
clk => TIPO_ROTACAO[4].CLK
clk => TIPO_ROTACAO[5].CLK
clk => TIPO_ROTACAO[6].CLK
clk => TIPO_ROTACAO[7].CLK
clk => TIPO_ROTACAO[8].CLK
clk => TIPO_ROTACAO[9].CLK
clk => TIPO_ROTACAO[10].CLK
clk => TIPO_ROTACAO[11].CLK
clk => TIPO_ROTACAO[12].CLK
clk => TIPO_ROTACAO[13].CLK
clk => TIPO_ROTACAO[14].CLK
clk => TIPO_ROTACAO[15].CLK
clk => TIPO_ROTACAO[16].CLK
clk => TIPO_ROTACAO[17].CLK
clk => TIPO_ROTACAO[18].CLK
clk => TIPO_ROTACAO[19].CLK
clk => TIPO_ROTACAO[20].CLK
clk => TIPO_ROTACAO[21].CLK
clk => TIPO_ROTACAO[22].CLK
clk => TIPO_ROTACAO[23].CLK
clk => TIPO_ROTACAO[24].CLK
clk => TIPO_ROTACAO[25].CLK
clk => TIPO_ROTACAO[26].CLK
clk => TIPO_ROTACAO[27].CLK
clk => TIPO_ROTACAO[28].CLK
clk => TIPO_ROTACAO[29].CLK
clk => TIPO_ROTACAO[30].CLK
clk => TIPO_ROTACAO[31].CLK
clk => TIPO_PECA[0].CLK
clk => TIPO_PECA[1].CLK
clk => TIPO_PECA[2].CLK
clk => TIPO_PECA[3].CLK
clk => TIPO_PECA[4].CLK
clk => TIPO_PECA[5].CLK
clk => TIPO_PECA[6].CLK
clk => TIPO_PECA[7].CLK
clk => TIPO_PECA[8].CLK
clk => TIPO_PECA[9].CLK
clk => TIPO_PECA[10].CLK
clk => TIPO_PECA[11].CLK
clk => TIPO_PECA[12].CLK
clk => TIPO_PECA[13].CLK
clk => TIPO_PECA[14].CLK
clk => TIPO_PECA[15].CLK
clk => TIPO_PECA[16].CLK
clk => TIPO_PECA[17].CLK
clk => TIPO_PECA[18].CLK
clk => TIPO_PECA[19].CLK
clk => TIPO_PECA[20].CLK
clk => TIPO_PECA[21].CLK
clk => TIPO_PECA[22].CLK
clk => TIPO_PECA[23].CLK
clk => TIPO_PECA[24].CLK
clk => TIPO_PECA[25].CLK
clk => TIPO_PECA[26].CLK
clk => TIPO_PECA[27].CLK
clk => TIPO_PECA[28].CLK
clk => TIPO_PECA[29].CLK
clk => TIPO_PECA[30].CLK
clk => TIPO_PECA[31].CLK
reset => MAPA[0].ACLR
reset => MAPA[1].ACLR
reset => MAPA[2].ACLR
reset => MAPA[3].ACLR
reset => MAPA[4].ACLR
reset => MAPA[5].ACLR
reset => MAPA[6].ACLR
reset => MAPA[7].ACLR
reset => MAPA[8].ACLR
reset => MAPA[9].ACLR
reset => MAPA[10].ACLR
reset => MAPA[11].ACLR
reset => MAPA[12].ACLR
reset => MAPA[13].ACLR
reset => MAPA[14].ACLR
reset => MAPA[15].ACLR
reset => MAPA[16].ACLR
reset => MAPA[17].ACLR
reset => MAPA[18].ACLR
reset => MAPA[19].ACLR
reset => MAPA[20].ACLR
reset => MAPA[21].ACLR
reset => MAPA[22].ACLR
reset => MAPA[23].ACLR
reset => MAPA[24].ACLR
reset => MAPA[25].ACLR
reset => MAPA[26].ACLR
reset => MAPA[27].ACLR
reset => MAPA[28].ACLR
reset => MAPA[29].ACLR
reset => MAPA[30].ACLR
reset => MAPA[31].ACLR
reset => MAPA[32].ACLR
reset => MAPA[33].ACLR
reset => MAPA[34].ACLR
reset => MAPA[35].ACLR
reset => MAPA[36].ACLR
reset => MAPA[37].ACLR
reset => MAPA[38].ACLR
reset => MAPA[39].ACLR
reset => MAPA[40].ACLR
reset => MAPA[41].ACLR
reset => MAPA[42].ACLR
reset => MAPA[43].ACLR
reset => MAPA[44].ACLR
reset => MAPA[45].ACLR
reset => MAPA[46].ACLR
reset => MAPA[47].ACLR
reset => MAPA[48].ACLR
reset => MAPA[49].ACLR
reset => MAPA[50].ACLR
reset => MAPA[51].ACLR
reset => MAPA[52].ACLR
reset => MAPA[53].ACLR
reset => MAPA[54].ACLR
reset => MAPA[55].ACLR
reset => MAPA[56].ACLR
reset => MAPA[57].ACLR
reset => MAPA[58].ACLR
reset => MAPA[59].ACLR
reset => MAPA[60].ACLR
reset => MAPA[61].ACLR
reset => MAPA[62].ACLR
reset => MAPA[63].ACLR
reset => MAPA[64].ACLR
reset => MAPA[65].ACLR
reset => MAPA[66].ACLR
reset => MAPA[67].ACLR
reset => MAPA[68].ACLR
reset => MAPA[69].ACLR
reset => MAPA[70].ACLR
reset => MAPA[71].ACLR
reset => MAPA[72].ACLR
reset => MAPA[73].ACLR
reset => MAPA[74].ACLR
reset => MAPA[75].ACLR
reset => MAPA[76].ACLR
reset => MAPA[77].ACLR
reset => MAPA[78].ACLR
reset => MAPA[79].ACLR
reset => MAPA[80].ACLR
reset => MAPA[81].ACLR
reset => MAPA[82].ACLR
reset => MAPA[83].ACLR
reset => MAPA[84].ACLR
reset => MAPA[85].ACLR
reset => MAPA[86].ACLR
reset => MAPA[87].ACLR
reset => MAPA[88].ACLR
reset => MAPA[89].ACLR
reset => MAPA[90].ACLR
reset => MAPA[91].ACLR
reset => MAPA[92].ACLR
reset => MAPA[93].ACLR
reset => MAPA[94].ACLR
reset => MAPA[95].ACLR
reset => MAPA[96].ACLR
reset => MAPA[97].ACLR
reset => MAPA[98].ACLR
reset => MAPA[99].ACLR
reset => MAPA[100].ACLR
reset => MAPA[101].ACLR
reset => MAPA[102].ACLR
reset => MAPA[103].ACLR
reset => MAPA[104].ACLR
reset => MAPA[105].ACLR
reset => MAPA[106].ACLR
reset => MAPA[107].ACLR
reset => MAPA[108].ACLR
reset => MAPA[109].ACLR
reset => MAPA[110].ACLR
reset => MAPA[111].ACLR
reset => MAPA[112].ACLR
reset => MAPA[113].ACLR
reset => MAPA[114].ACLR
reset => MAPA[115].ACLR
reset => MAPA[116].ACLR
reset => MAPA[117].ACLR
reset => MAPA[118].ACLR
reset => MAPA[119].ACLR
reset => MAPA[120].ACLR
reset => MAPA[121].ACLR
reset => MAPA[122].ACLR
reset => MAPA[123].ACLR
reset => MAPA[124].ACLR
reset => MAPA[125].ACLR
reset => MAPA[126].ACLR
reset => MAPA[127].ACLR
reset => MAPA[128].ACLR
reset => MAPA[129].ACLR
reset => MAPA[130].ACLR
reset => MAPA[131].ACLR
reset => MAPA[132].ACLR
reset => MAPA[133].ACLR
reset => MAPA[134].ACLR
reset => MAPA[135].ACLR
reset => MAPA[136].ACLR
reset => MAPA[137].ACLR
reset => MAPA[138].ACLR
reset => MAPA[139].ACLR
reset => MAPA[140].ACLR
reset => MAPA[141].ACLR
reset => MAPA[142].ACLR
reset => MAPA[143].ACLR
reset => MAPA[144].ACLR
reset => MAPA[145].ACLR
reset => MAPA[146].ACLR
reset => MAPA[147].ACLR
reset => MAPA[148].ACLR
reset => MAPA[149].ACLR
reset => MAPA[150].ACLR
reset => MAPA[151].ACLR
reset => MAPA[152].ACLR
reset => MAPA[153].ACLR
reset => MAPA[154].ACLR
reset => MAPA[155].ACLR
reset => MAPA[156].ACLR
reset => MAPA[157].ACLR
reset => MAPA[158].ACLR
reset => MAPA[159].ACLR
reset => MAPA[160].ACLR
reset => MAPA[161].ACLR
reset => MAPA[162].ACLR
reset => MAPA[163].ACLR
reset => MAPA[164].ACLR
reset => MAPA[165].ACLR
reset => MAPA[166].ACLR
reset => MAPA[167].ACLR
reset => MAPA[168].ACLR
reset => MAPA[169].ACLR
reset => MAPA[170].ACLR
reset => MAPA[171].ACLR
reset => MAPA[172].ACLR
reset => MAPA[173].ACLR
reset => MAPA[174].ACLR
reset => MAPA[175].ACLR
reset => MAPA[176].ACLR
reset => MAPA[177].ACLR
reset => MAPA[178].ACLR
reset => MAPA[179].ACLR
reset => MAPA[180].ACLR
reset => MAPA[181].ACLR
reset => MAPA[182].ACLR
reset => MAPA[183].ACLR
reset => MAPA[184].ACLR
reset => MAPA[185].ACLR
reset => MAPA[186].ACLR
reset => MAPA[187].ACLR
reset => MAPA[188].ACLR
reset => MAPA[189].ACLR
reset => MAPA[190].ACLR
reset => MAPA[191].ACLR
reset => MAPA[192].ACLR
reset => MAPA[193].ACLR
reset => MAPA[194].ACLR
reset => MAPA[195].ACLR
reset => MAPA[196].ACLR
reset => MAPA[197].ACLR
reset => MAPA[198].ACLR
reset => MAPA[199].ACLR
reset => MAPA[200].ACLR
reset => MAPA[201].ACLR
reset => MAPA[202].ACLR
reset => MAPA[203].ACLR
reset => MAPA[204].ACLR
reset => MAPA[205].ACLR
reset => MAPA[206].ACLR
reset => MAPA[207].ACLR
reset => MAPA[208].ACLR
reset => MAPA[209].ACLR
reset => MAPA[210].ACLR
reset => MAPA[211].ACLR
reset => MAPA[212].ACLR
reset => MAPA[213].ACLR
reset => MAPA[214].ACLR
reset => MAPA[215].ACLR
reset => MAPA[216].ACLR
reset => MAPA[217].ACLR
reset => MAPA[218].ACLR
reset => MAPA[219].ACLR
reset => MAPA[220].ACLR
reset => MAPA[221].ACLR
reset => MAPA[222].ACLR
reset => MAPA[223].ACLR
reset => MAPA[224].ACLR
reset => MAPA[225].ACLR
reset => MAPA[226].ACLR
reset => MAPA[227].ACLR
reset => MAPA[228].ACLR
reset => MAPA[229].ACLR
reset => MAPA[230].ACLR
reset => MAPA[231].ACLR
reset => MAPA[232].ACLR
reset => MAPA[233].ACLR
reset => MAPA[234].ACLR
reset => MAPA[235].ACLR
reset => MAPA[236].ACLR
reset => MAPA[237].ACLR
reset => MAPA[238].ACLR
reset => MAPA[239].ACLR
reset => MAPA[240].ACLR
reset => PONTUACAO[1].ACLR
reset => PONTUACAO[2].ACLR
reset => PONTUACAO[3].ACLR
reset => PONTUACAO[4].ACLR
reset => PONTUACAO[5].ACLR
reset => PONTUACAO[6].ACLR
reset => PONTUACAO[7].ACLR
reset => PONTUACAO[8].ACLR
reset => PONTUACAO[9].ACLR
reset => PONTUACAO[10].ACLR
reset => PONTUACAO[11].ACLR
reset => PONTUACAO[12].ACLR
reset => PONTUACAO[13].ACLR
reset => PONTUACAO[14].ACLR
reset => POUSOU_FLAG.ACLR
reset => videoflag~reg0.ACLR
reset => APAGA_POS[0].PRESET
reset => APAGA_POS[1].PRESET
reset => APAGA_POS[2].PRESET
reset => APAGA_POS[3].ACLR
reset => APAGA_POS[4].ACLR
reset => APAGA_POS[5].ACLR
reset => APAGA_POS[6].ACLR
reset => APAGA_POS[7].PRESET
reset => APAGA_POS[8].ACLR
reset => APAGA_POS[9].ACLR
reset => APAGA_POS[10].ACLR
reset => APAGA_POS[11].ACLR
reset => APAGA_POS[12].ACLR
reset => APAGA_POS[13].ACLR
reset => APAGA_POS[14].ACLR
reset => APAGA_POS[15].ACLR
reset => VIDEOE[0].ACLR
reset => VIDEOE[1].ACLR
reset => VIDEOE[2].ACLR
reset => VIDEOE[3].ACLR
reset => VIDEOE[4].PRESET
reset => VIDEOE[5].PRESET
reset => VIDEOE[6].ACLR
reset => VIDEOE[7].ACLR
reset => FLAG_GO.ACLR
reset => SAPOESTADO[0].ACLR
reset => SAPOESTADO[1].ACLR
reset => SAPOESTADO[2].ACLR
reset => SAPOESTADO[3].ACLR
reset => SAPOESTADO[4].ACLR
reset => SAPOESTADO[5].ACLR
reset => SAPOESTADO[6].ACLR
reset => SAPOESTADO[7].ACLR
reset => DELAY3[0].ACLR
reset => DELAY3[1].ACLR
reset => DELAY3[2].ACLR
reset => DELAY3[3].ACLR
reset => DELAY3[4].ACLR
reset => DELAY3[5].ACLR
reset => DELAY3[6].ACLR
reset => DELAY3[7].ACLR
reset => DELAY3[8].ACLR
reset => DELAY3[9].ACLR
reset => DELAY3[10].ACLR
reset => DELAY3[11].ACLR
reset => DELAY3[12].ACLR
reset => DELAY3[13].ACLR
reset => DELAY3[14].ACLR
reset => DELAY3[15].ACLR
reset => DELAY1[0].ACLR
reset => DELAY1[1].ACLR
reset => DELAY1[2].ACLR
reset => DELAY1[3].ACLR
reset => DELAY1[4].ACLR
reset => DELAY1[5].ACLR
reset => DELAY1[6].ACLR
reset => DELAY1[7].ACLR
reset => DELAY1[8].ACLR
reset => DELAY1[9].ACLR
reset => DELAY1[10].ACLR
reset => DELAY1[11].ACLR
reset => DELAY1[12].ACLR
reset => DELAY1[13].ACLR
reset => DELAY1[14].ACLR
reset => DELAY1[15].ACLR
reset => BLOCO4[0].PRESET
reset => BLOCO4[1].ACLR
reset => BLOCO4[2].ACLR
reset => BLOCO4[3].ACLR
reset => BLOCO4[4].PRESET
reset => BLOCO4[5].PRESET
reset => BLOCO4[6].ACLR
reset => BLOCO4[7].PRESET
reset => BLOCO4[8].ACLR
reset => BLOCO4[9].ACLR
reset => BLOCO4[10].ACLR
reset => BLOCO4[11].ACLR
reset => BLOCO4[12].ACLR
reset => BLOCO4[13].ACLR
reset => BLOCO4[14].ACLR
reset => BLOCO4[15].ACLR
reset => BLOCO3[0].ACLR
reset => BLOCO3[1].ACLR
reset => BLOCO3[2].ACLR
reset => BLOCO3[3].ACLR
reset => BLOCO3[4].PRESET
reset => BLOCO3[5].PRESET
reset => BLOCO3[6].ACLR
reset => BLOCO3[7].PRESET
reset => BLOCO3[8].ACLR
reset => BLOCO3[9].ACLR
reset => BLOCO3[10].ACLR
reset => BLOCO3[11].ACLR
reset => BLOCO3[12].ACLR
reset => BLOCO3[13].ACLR
reset => BLOCO3[14].ACLR
reset => BLOCO3[15].ACLR
reset => BLOCO2[0].PRESET
reset => BLOCO2[1].ACLR
reset => BLOCO2[2].ACLR
reset => BLOCO2[3].PRESET
reset => BLOCO2[4].ACLR
reset => BLOCO2[5].ACLR
reset => BLOCO2[6].ACLR
reset => BLOCO2[7].PRESET
reset => BLOCO2[8].ACLR
reset => BLOCO2[9].ACLR
reset => BLOCO2[10].ACLR
reset => BLOCO2[11].ACLR
reset => BLOCO2[12].ACLR
reset => BLOCO2[13].ACLR
reset => BLOCO2[14].ACLR
reset => BLOCO2[15].ACLR
reset => BLOCO1[0].ACLR
reset => BLOCO1[1].ACLR
reset => BLOCO1[2].ACLR
reset => BLOCO1[3].PRESET
reset => BLOCO1[4].ACLR
reset => BLOCO1[5].ACLR
reset => BLOCO1[6].ACLR
reset => BLOCO1[7].PRESET
reset => BLOCO1[8].ACLR
reset => BLOCO1[9].ACLR
reset => BLOCO1[10].ACLR
reset => BLOCO1[11].ACLR
reset => BLOCO1[12].ACLR
reset => BLOCO1[13].ACLR
reset => BLOCO1[14].ACLR
reset => BLOCO1[15].ACLR
reset => BLOCOCOR[0].PRESET
reset => BLOCOCOR[1].PRESET
reset => BLOCOCOR[2].ACLR
reset => BLOCOCOR[3].PRESET
reset => TIPO_PECA[31].ENA
reset => TIPO_PECA[30].ENA
reset => TIPO_PECA[29].ENA
reset => TIPO_PECA[28].ENA
reset => TIPO_PECA[27].ENA
reset => TIPO_PECA[26].ENA
reset => TIPO_PECA[25].ENA
reset => TIPO_PECA[24].ENA
reset => TIPO_PECA[23].ENA
reset => TIPO_PECA[22].ENA
reset => TIPO_PECA[21].ENA
reset => TIPO_PECA[20].ENA
reset => TIPO_PECA[19].ENA
reset => TIPO_PECA[18].ENA
reset => TIPO_PECA[17].ENA
reset => TIPO_PECA[16].ENA
reset => TIPO_PECA[15].ENA
reset => TIPO_PECA[14].ENA
reset => TIPO_PECA[13].ENA
reset => TIPO_PECA[12].ENA
reset => TIPO_PECA[11].ENA
reset => TIPO_PECA[10].ENA
reset => TIPO_PECA[9].ENA
reset => TIPO_PECA[8].ENA
reset => TIPO_PECA[7].ENA
reset => TIPO_PECA[6].ENA
reset => TIPO_PECA[5].ENA
reset => TIPO_PECA[4].ENA
reset => TIPO_PECA[3].ENA
reset => TIPO_PECA[2].ENA
reset => TIPO_PECA[1].ENA
reset => TIPO_PECA[0].ENA
reset => TIPO_ROTACAO[31].ENA
reset => TIPO_ROTACAO[30].ENA
reset => TIPO_ROTACAO[29].ENA
reset => TIPO_ROTACAO[28].ENA
reset => TIPO_ROTACAO[27].ENA
reset => TIPO_ROTACAO[26].ENA
reset => TIPO_ROTACAO[25].ENA
reset => TIPO_ROTACAO[24].ENA
reset => TIPO_ROTACAO[23].ENA
reset => TIPO_ROTACAO[22].ENA
reset => TIPO_ROTACAO[21].ENA
reset => TIPO_ROTACAO[20].ENA
reset => TIPO_ROTACAO[19].ENA
reset => TIPO_ROTACAO[18].ENA
reset => TIPO_ROTACAO[17].ENA
reset => TIPO_ROTACAO[16].ENA
reset => TIPO_ROTACAO[15].ENA
reset => TIPO_ROTACAO[14].ENA
reset => TIPO_ROTACAO[13].ENA
reset => TIPO_ROTACAO[12].ENA
reset => TIPO_ROTACAO[11].ENA
reset => TIPO_ROTACAO[10].ENA
reset => TIPO_ROTACAO[9].ENA
reset => TIPO_ROTACAO[8].ENA
reset => TIPO_ROTACAO[7].ENA
reset => TIPO_ROTACAO[6].ENA
reset => TIPO_ROTACAO[5].ENA
reset => TIPO_ROTACAO[4].ENA
reset => TIPO_ROTACAO[3].ENA
reset => TIPO_ROTACAO[2].ENA
reset => TIPO_ROTACAO[1].ENA
reset => \process_1:B1_POS[31].ENA
reset => \process_1:B1_POS[30].ENA
reset => \process_1:B1_POS[29].ENA
reset => \process_1:B1_POS[28].ENA
reset => \process_1:B1_POS[27].ENA
reset => \process_1:B1_POS[26].ENA
reset => \process_1:B1_POS[25].ENA
reset => \process_1:B1_POS[24].ENA
reset => \process_1:B1_POS[23].ENA
reset => \process_1:B1_POS[22].ENA
reset => \process_1:B1_POS[21].ENA
reset => \process_1:B1_POS[20].ENA
reset => \process_1:B1_POS[19].ENA
reset => \process_1:B1_POS[18].ENA
reset => \process_1:B1_POS[17].ENA
reset => \process_1:B1_POS[16].ENA
reset => \process_1:B1_POS[15].ENA
reset => \process_1:B1_POS[14].ENA
reset => \process_1:B1_POS[13].ENA
reset => \process_1:B1_POS[12].ENA
reset => \process_1:B1_POS[11].ENA
reset => \process_1:B1_POS[10].ENA
reset => \process_1:B1_POS[9].ENA
reset => \process_1:B1_POS[8].ENA
reset => \process_1:B1_POS[7].ENA
reset => \process_1:B1_POS[6].ENA
reset => \process_1:B1_POS[5].ENA
reset => \process_1:B1_POS[4].ENA
reset => \process_1:B1_POS[3].ENA
reset => \process_1:B1_POS[2].ENA
reset => \process_1:B1_POS[1].ENA
reset => \process_1:B1_POS[0].ENA
reset => \process_1:B2_POS[31].ENA
reset => \process_1:B2_POS[30].ENA
reset => \process_1:B2_POS[29].ENA
reset => \process_1:B2_POS[28].ENA
reset => \process_1:B2_POS[27].ENA
reset => \process_1:B2_POS[26].ENA
reset => \process_1:B2_POS[25].ENA
reset => \process_1:B2_POS[24].ENA
reset => \process_1:B2_POS[23].ENA
reset => \process_1:B2_POS[22].ENA
reset => \process_1:B2_POS[21].ENA
reset => \process_1:B2_POS[20].ENA
reset => \process_1:B2_POS[19].ENA
reset => \process_1:B2_POS[18].ENA
reset => \process_1:B2_POS[17].ENA
reset => \process_1:B2_POS[16].ENA
reset => \process_1:B2_POS[15].ENA
reset => \process_1:B2_POS[14].ENA
reset => \process_1:B2_POS[13].ENA
reset => \process_1:B2_POS[12].ENA
reset => \process_1:B2_POS[11].ENA
reset => \process_1:B2_POS[10].ENA
reset => \process_1:B2_POS[9].ENA
reset => \process_1:B2_POS[8].ENA
reset => \process_1:B2_POS[7].ENA
reset => \process_1:B2_POS[6].ENA
reset => \process_1:B2_POS[5].ENA
reset => \process_1:B2_POS[4].ENA
reset => \process_1:B2_POS[3].ENA
reset => \process_1:B2_POS[2].ENA
reset => \process_1:B2_POS[1].ENA
reset => \process_1:B2_POS[0].ENA
reset => \process_1:B3_POS[31].ENA
reset => \process_1:B3_POS[30].ENA
reset => \process_1:B3_POS[29].ENA
reset => \process_1:B3_POS[28].ENA
reset => \process_1:B3_POS[27].ENA
reset => \process_1:B3_POS[26].ENA
reset => \process_1:B3_POS[25].ENA
reset => \process_1:B3_POS[24].ENA
reset => \process_1:B3_POS[23].ENA
reset => \process_1:B3_POS[22].ENA
reset => \process_1:B3_POS[21].ENA
reset => \process_1:B3_POS[20].ENA
reset => \process_1:B3_POS[19].ENA
reset => \process_1:B3_POS[18].ENA
reset => \process_1:B3_POS[17].ENA
reset => \process_1:B3_POS[16].ENA
reset => \process_1:B3_POS[15].ENA
reset => \process_1:B3_POS[14].ENA
reset => \process_1:B3_POS[13].ENA
reset => \process_1:B3_POS[12].ENA
reset => \process_1:B3_POS[11].ENA
reset => \process_1:B3_POS[10].ENA
reset => \process_1:B3_POS[9].ENA
reset => \process_1:B3_POS[8].ENA
reset => \process_1:B3_POS[7].ENA
reset => \process_1:B3_POS[6].ENA
reset => \process_1:B3_POS[5].ENA
reset => \process_1:B3_POS[4].ENA
reset => \process_1:B3_POS[3].ENA
reset => \process_1:B3_POS[2].ENA
reset => \process_1:B3_POS[1].ENA
reset => \process_1:B3_POS[0].ENA
reset => \process_1:B4_POS[31].ENA
reset => \process_1:B4_POS[30].ENA
reset => \process_1:B4_POS[29].ENA
reset => \process_1:B4_POS[28].ENA
reset => \process_1:B4_POS[27].ENA
reset => \process_1:B4_POS[26].ENA
reset => \process_1:B4_POS[25].ENA
reset => \process_1:B4_POS[24].ENA
reset => \process_1:B4_POS[23].ENA
reset => \process_1:B4_POS[22].ENA
reset => \process_1:B4_POS[21].ENA
reset => \process_1:B4_POS[20].ENA
reset => \process_1:B4_POS[19].ENA
reset => \process_1:B4_POS[18].ENA
reset => \process_1:B4_POS[17].ENA
reset => \process_1:B4_POS[16].ENA
reset => \process_1:B4_POS[15].ENA
reset => \process_1:B4_POS[14].ENA
reset => \process_1:B4_POS[13].ENA
reset => \process_1:B4_POS[12].ENA
reset => \process_1:B4_POS[11].ENA
reset => \process_1:B4_POS[10].ENA
reset => \process_1:B4_POS[9].ENA
reset => \process_1:B4_POS[8].ENA
reset => \process_1:B4_POS[7].ENA
reset => \process_1:B4_POS[6].ENA
reset => \process_1:B4_POS[5].ENA
reset => \process_1:B4_POS[4].ENA
reset => \process_1:B4_POS[3].ENA
reset => \process_1:B4_POS[2].ENA
reset => \process_1:B4_POS[1].ENA
reset => \process_1:B4_POS[0].ENA
reset => LINHA_B1[31].ENA
reset => LINHA_B1[30].ENA
reset => LINHA_B1[29].ENA
reset => LINHA_B1[28].ENA
reset => LINHA_B1[27].ENA
reset => LINHA_B1[26].ENA
reset => LINHA_B1[25].ENA
reset => LINHA_B1[24].ENA
reset => LINHA_B1[23].ENA
reset => LINHA_B1[22].ENA
reset => LINHA_B1[21].ENA
reset => LINHA_B1[20].ENA
reset => LINHA_B1[19].ENA
reset => LINHA_B1[18].ENA
reset => LINHA_B1[17].ENA
reset => LINHA_B1[16].ENA
reset => LINHA_B1[15].ENA
reset => LINHA_B1[14].ENA
reset => LINHA_B1[13].ENA
reset => LINHA_B1[12].ENA
reset => LINHA_B1[11].ENA
reset => LINHA_B1[10].ENA
reset => LINHA_B1[9].ENA
reset => LINHA_B1[8].ENA
reset => LINHA_B1[7].ENA
reset => LINHA_B1[6].ENA
reset => LINHA_B1[5].ENA
reset => LINHA_B1[4].ENA
reset => LINHA_B1[3].ENA
reset => LINHA_B1[2].ENA
reset => LINHA_B1[1].ENA
reset => LINHA_B1[0].ENA
reset => LINHA_B2[31].ENA
reset => LINHA_B2[30].ENA
reset => LINHA_B2[29].ENA
reset => LINHA_B2[28].ENA
reset => LINHA_B2[27].ENA
reset => LINHA_B2[26].ENA
reset => LINHA_B2[25].ENA
reset => LINHA_B2[24].ENA
reset => LINHA_B2[23].ENA
reset => LINHA_B2[22].ENA
reset => LINHA_B2[21].ENA
reset => LINHA_B2[20].ENA
reset => LINHA_B2[19].ENA
reset => LINHA_B2[18].ENA
reset => LINHA_B2[17].ENA
reset => LINHA_B2[16].ENA
reset => LINHA_B2[15].ENA
reset => LINHA_B2[14].ENA
reset => LINHA_B2[13].ENA
reset => LINHA_B2[12].ENA
reset => LINHA_B2[11].ENA
reset => LINHA_B2[10].ENA
reset => LINHA_B2[9].ENA
reset => LINHA_B2[8].ENA
reset => LINHA_B2[7].ENA
reset => LINHA_B2[6].ENA
reset => LINHA_B2[5].ENA
reset => LINHA_B2[4].ENA
reset => LINHA_B2[3].ENA
reset => LINHA_B2[2].ENA
reset => LINHA_B2[1].ENA
reset => LINHA_B2[0].ENA
reset => LINHA_B3[31].ENA
reset => LINHA_B3[30].ENA
reset => LINHA_B3[29].ENA
reset => LINHA_B3[28].ENA
reset => LINHA_B3[27].ENA
reset => LINHA_B3[26].ENA
reset => LINHA_B3[25].ENA
reset => LINHA_B3[24].ENA
reset => LINHA_B3[23].ENA
reset => LINHA_B3[22].ENA
reset => LINHA_B3[21].ENA
reset => LINHA_B3[20].ENA
reset => LINHA_B3[19].ENA
reset => LINHA_B3[18].ENA
reset => LINHA_B3[17].ENA
reset => LINHA_B3[16].ENA
reset => LINHA_B3[15].ENA
reset => LINHA_B3[14].ENA
reset => LINHA_B3[13].ENA
reset => LINHA_B3[12].ENA
reset => LINHA_B3[11].ENA
reset => LINHA_B3[10].ENA
reset => LINHA_B3[9].ENA
reset => LINHA_B3[8].ENA
reset => LINHA_B3[7].ENA
reset => LINHA_B3[6].ENA
reset => LINHA_B3[5].ENA
reset => LINHA_B3[4].ENA
reset => LINHA_B3[3].ENA
reset => LINHA_B3[2].ENA
reset => LINHA_B3[1].ENA
reset => LINHA_B3[0].ENA
reset => LINHA_B4[31].ENA
reset => LINHA_B4[30].ENA
reset => LINHA_B4[29].ENA
reset => LINHA_B4[28].ENA
reset => LINHA_B4[27].ENA
reset => LINHA_B4[26].ENA
reset => LINHA_B4[25].ENA
reset => LINHA_B4[24].ENA
reset => LINHA_B4[23].ENA
reset => LINHA_B4[22].ENA
reset => LINHA_B4[21].ENA
reset => LINHA_B4[20].ENA
reset => LINHA_B4[19].ENA
reset => LINHA_B4[18].ENA
reset => LINHA_B4[17].ENA
reset => LINHA_B4[16].ENA
reset => LINHA_B4[15].ENA
reset => LINHA_B4[14].ENA
reset => LINHA_B4[13].ENA
reset => LINHA_B4[12].ENA
reset => LINHA_B4[11].ENA
reset => LINHA_B4[10].ENA
reset => LINHA_B4[9].ENA
reset => LINHA_B4[8].ENA
reset => LINHA_B4[7].ENA
reset => LINHA_B4[6].ENA
reset => LINHA_B4[5].ENA
reset => LINHA_B4[4].ENA
reset => LINHA_B4[3].ENA
reset => LINHA_B4[2].ENA
reset => LINHA_B4[1].ENA
reset => LINHA_B4[0].ENA
reset => FLAG_B1.ENA
reset => FLAG_B2.ENA
reset => FLAG_B3.ENA
reset => FLAG_B4.ENA
reset => COLUNAS[31].ENA
reset => COLUNAS[30].ENA
reset => COLUNAS[29].ENA
reset => COLUNAS[28].ENA
reset => COLUNAS[27].ENA
reset => COLUNAS[26].ENA
reset => COLUNAS[25].ENA
reset => COLUNAS[24].ENA
reset => COLUNAS[23].ENA
reset => COLUNAS[22].ENA
reset => COLUNAS[21].ENA
reset => COLUNAS[20].ENA
reset => COLUNAS[19].ENA
reset => COLUNAS[18].ENA
reset => COLUNAS[17].ENA
reset => COLUNAS[16].ENA
reset => COLUNAS[15].ENA
reset => COLUNAS[14].ENA
reset => COLUNAS[13].ENA
reset => COLUNAS[12].ENA
reset => COLUNAS[11].ENA
reset => COLUNAS[10].ENA
reset => COLUNAS[9].ENA
reset => COLUNAS[8].ENA
reset => COLUNAS[7].ENA
reset => COLUNAS[6].ENA
reset => COLUNAS[5].ENA
reset => COLUNAS[4].ENA
reset => COLUNAS[3].ENA
reset => COLUNAS[2].ENA
reset => COLUNAS[1].ENA
reset => COLUNAS[0].ENA
reset => APAGAR_POS[7].ENA
reset => APAGAR_POS[6].ENA
reset => APAGAR_POS[5].ENA
reset => APAGAR_POS[4].ENA
reset => APAGAR_POS[3].ENA
reset => APAGAR_POS[2].ENA
reset => APAGAR_POS[1].ENA
reset => APAGAR_POS[0].ENA
reset => vga_char[15]~reg0.ENA
reset => vga_char[14]~reg0.ENA
reset => vga_char[13]~reg0.ENA
reset => vga_char[12]~reg0.ENA
reset => vga_char[11]~reg0.ENA
reset => vga_char[10]~reg0.ENA
reset => vga_char[9]~reg0.ENA
reset => vga_char[8]~reg0.ENA
reset => vga_char[7]~reg0.ENA
reset => vga_char[6]~reg0.ENA
reset => vga_char[5]~reg0.ENA
reset => vga_char[4]~reg0.ENA
reset => vga_char[3]~reg0.ENA
reset => vga_char[2]~reg0.ENA
reset => vga_char[1]~reg0.ENA
reset => vga_char[0]~reg0.ENA
reset => vga_pos[15]~reg0.ENA
reset => vga_pos[14]~reg0.ENA
reset => vga_pos[13]~reg0.ENA
reset => vga_pos[12]~reg0.ENA
reset => vga_pos[11]~reg0.ENA
reset => vga_pos[10]~reg0.ENA
reset => vga_pos[9]~reg0.ENA
reset => vga_pos[8]~reg0.ENA
reset => vga_pos[7]~reg0.ENA
reset => vga_pos[6]~reg0.ENA
reset => vga_pos[5]~reg0.ENA
reset => vga_pos[4]~reg0.ENA
reset => vga_pos[3]~reg0.ENA
reset => vga_pos[2]~reg0.ENA
reset => vga_pos[1]~reg0.ENA
reset => APAGACOR[0].ENA
reset => vga_pos[0]~reg0.ENA
reset => BLOCO1A[15].ENA
reset => BLOCO1A[14].ENA
reset => BLOCO1A[13].ENA
reset => BLOCO1A[12].ENA
reset => BLOCO1A[11].ENA
reset => BLOCO1A[10].ENA
reset => BLOCO1A[9].ENA
reset => BLOCO1A[8].ENA
reset => BLOCO1A[7].ENA
reset => BLOCO1A[6].ENA
reset => BLOCO1A[5].ENA
reset => BLOCO1A[4].ENA
reset => BLOCO1A[3].ENA
reset => BLOCO1A[2].ENA
reset => BLOCO1A[1].ENA
reset => BLOCO1A[0].ENA
reset => BLOCO2A[15].ENA
reset => BLOCO2A[14].ENA
reset => BLOCO2A[13].ENA
reset => BLOCO2A[12].ENA
reset => BLOCO2A[11].ENA
reset => BLOCO2A[10].ENA
reset => BLOCO2A[9].ENA
reset => BLOCO2A[8].ENA
reset => BLOCO2A[7].ENA
reset => BLOCO2A[6].ENA
reset => BLOCO2A[5].ENA
reset => BLOCO2A[4].ENA
reset => BLOCO2A[3].ENA
reset => BLOCO2A[2].ENA
reset => BLOCO2A[1].ENA
reset => BLOCO2A[0].ENA
reset => BLOCO3A[15].ENA
reset => BLOCO3A[14].ENA
reset => BLOCO3A[13].ENA
reset => BLOCO3A[12].ENA
reset => BLOCO3A[11].ENA
reset => BLOCO3A[10].ENA
reset => BLOCO3A[9].ENA
reset => BLOCO3A[8].ENA
reset => BLOCO3A[7].ENA
reset => BLOCO3A[6].ENA
reset => BLOCO3A[5].ENA
reset => BLOCO3A[4].ENA
reset => BLOCO3A[3].ENA
reset => BLOCO3A[2].ENA
reset => BLOCO3A[1].ENA
reset => BLOCO3A[0].ENA
reset => BLOCO4A[15].ENA
reset => BLOCO4A[14].ENA
reset => BLOCO4A[13].ENA
reset => BLOCO4A[12].ENA
reset => BLOCO4A[11].ENA
reset => BLOCO4A[10].ENA
reset => BLOCO4A[9].ENA
reset => BLOCO4A[8].ENA
reset => BLOCO4A[7].ENA
reset => BLOCO4A[6].ENA
reset => BLOCO4A[5].ENA
reset => BLOCO4A[4].ENA
reset => BLOCO4A[3].ENA
reset => BLOCO4A[2].ENA
reset => BLOCO4A[1].ENA
reset => BLOCO4A[0].ENA
reset => APAGACOR[3].ENA
reset => APAGACOR[2].ENA
reset => APAGACOR[1].ENA
reset => TIPO_ROTACAO[0].ENA
videoflag <= videoflag~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[0] <= vga_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[1] <= vga_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[2] <= vga_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[3] <= vga_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[4] <= vga_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[5] <= vga_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[6] <= vga_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[7] <= vga_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[8] <= vga_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[9] <= vga_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[10] <= vga_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[11] <= vga_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[12] <= vga_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[13] <= vga_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[14] <= vga_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[15] <= vga_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[0] <= vga_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[1] <= vga_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[2] <= vga_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[3] <= vga_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[4] <= vga_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[5] <= vga_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[6] <= vga_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[7] <= vga_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[8] <= vga_char[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[9] <= vga_char[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[10] <= vga_char[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[11] <= vga_char[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[12] <= vga_char[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[13] <= vga_char[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[14] <= vga_char[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[15] <= vga_char[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[0] => Mux16.IN11
key[0] => Mux17.IN11
key[0] => Mux18.IN11
key[0] => Mux19.IN11
key[0] => Mux20.IN11
key[0] => Mux21.IN11
key[0] => Mux22.IN11
key[0] => Mux23.IN11
key[0] => Mux24.IN11
key[0] => Mux25.IN11
key[0] => Mux26.IN11
key[0] => Mux27.IN11
key[0] => Mux28.IN10
key[0] => Mux29.IN10
key[0] => Mux30.IN10
key[0] => Mux31.IN10
key[0] => Mux32.IN11
key[0] => Mux33.IN11
key[0] => Mux34.IN11
key[0] => Mux35.IN11
key[0] => Mux36.IN11
key[0] => Mux37.IN11
key[0] => Mux38.IN11
key[0] => Mux39.IN11
key[0] => Mux40.IN11
key[0] => Mux41.IN11
key[0] => Mux42.IN11
key[0] => Mux43.IN11
key[0] => Mux44.IN10
key[0] => Mux45.IN10
key[0] => Mux46.IN10
key[0] => Mux47.IN10
key[0] => Mux48.IN11
key[0] => Mux49.IN11
key[0] => Mux50.IN11
key[0] => Mux51.IN11
key[0] => Mux52.IN11
key[0] => Mux53.IN11
key[0] => Mux54.IN11
key[0] => Mux55.IN11
key[0] => Mux56.IN11
key[0] => Mux57.IN11
key[0] => Mux58.IN11
key[0] => Mux59.IN11
key[0] => Mux60.IN10
key[0] => Mux61.IN10
key[0] => Mux62.IN10
key[0] => Mux63.IN10
key[0] => Mux64.IN11
key[0] => Mux65.IN11
key[0] => Mux66.IN11
key[0] => Mux67.IN11
key[0] => Mux68.IN11
key[0] => Mux69.IN11
key[0] => Mux70.IN11
key[0] => Mux71.IN11
key[0] => Mux72.IN11
key[0] => Mux73.IN11
key[0] => Mux74.IN11
key[0] => Mux75.IN11
key[0] => Mux76.IN10
key[0] => Mux77.IN10
key[0] => Mux78.IN10
key[0] => Mux79.IN10
key[0] => Mux80.IN8
key[0] => Mux81.IN8
key[0] => Mux82.IN8
key[0] => Mux83.IN8
key[0] => Mux84.IN8
key[0] => Mux85.IN8
key[0] => Mux86.IN8
key[0] => Mux87.IN8
key[0] => Mux88.IN8
key[0] => Mux89.IN8
key[0] => Mux90.IN8
key[0] => Mux91.IN8
key[0] => Mux92.IN8
key[0] => Mux93.IN8
key[0] => Mux94.IN8
key[0] => Mux95.IN8
key[0] => Mux96.IN8
key[0] => Mux97.IN8
key[0] => Mux98.IN8
key[0] => Mux99.IN8
key[0] => Mux100.IN8
key[0] => Mux101.IN8
key[0] => Mux102.IN8
key[0] => Mux103.IN8
key[0] => Mux104.IN8
key[0] => Mux105.IN8
key[0] => Mux106.IN8
key[0] => Mux107.IN8
key[0] => Mux108.IN8
key[0] => Mux109.IN8
key[0] => Mux110.IN8
key[0] => Mux111.IN8
key[1] => Mux16.IN10
key[1] => Mux17.IN10
key[1] => Mux18.IN10
key[1] => Mux19.IN10
key[1] => Mux20.IN10
key[1] => Mux21.IN10
key[1] => Mux22.IN10
key[1] => Mux23.IN10
key[1] => Mux24.IN10
key[1] => Mux25.IN10
key[1] => Mux26.IN10
key[1] => Mux27.IN10
key[1] => Mux28.IN9
key[1] => Mux29.IN9
key[1] => Mux30.IN9
key[1] => Mux31.IN9
key[1] => Mux32.IN10
key[1] => Mux33.IN10
key[1] => Mux34.IN10
key[1] => Mux35.IN10
key[1] => Mux36.IN10
key[1] => Mux37.IN10
key[1] => Mux38.IN10
key[1] => Mux39.IN10
key[1] => Mux40.IN10
key[1] => Mux41.IN10
key[1] => Mux42.IN10
key[1] => Mux43.IN10
key[1] => Mux44.IN9
key[1] => Mux45.IN9
key[1] => Mux46.IN9
key[1] => Mux47.IN9
key[1] => Mux48.IN10
key[1] => Mux49.IN10
key[1] => Mux50.IN10
key[1] => Mux51.IN10
key[1] => Mux52.IN10
key[1] => Mux53.IN10
key[1] => Mux54.IN10
key[1] => Mux55.IN10
key[1] => Mux56.IN10
key[1] => Mux57.IN10
key[1] => Mux58.IN10
key[1] => Mux59.IN10
key[1] => Mux60.IN9
key[1] => Mux61.IN9
key[1] => Mux62.IN9
key[1] => Mux63.IN9
key[1] => Mux64.IN10
key[1] => Mux65.IN10
key[1] => Mux66.IN10
key[1] => Mux67.IN10
key[1] => Mux68.IN10
key[1] => Mux69.IN10
key[1] => Mux70.IN10
key[1] => Mux71.IN10
key[1] => Mux72.IN10
key[1] => Mux73.IN10
key[1] => Mux74.IN10
key[1] => Mux75.IN10
key[1] => Mux76.IN9
key[1] => Mux77.IN9
key[1] => Mux78.IN9
key[1] => Mux79.IN9
key[1] => Mux80.IN7
key[1] => Mux81.IN7
key[1] => Mux82.IN7
key[1] => Mux83.IN7
key[1] => Mux84.IN7
key[1] => Mux85.IN7
key[1] => Mux86.IN7
key[1] => Mux87.IN7
key[1] => Mux88.IN7
key[1] => Mux89.IN7
key[1] => Mux90.IN7
key[1] => Mux91.IN7
key[1] => Mux92.IN7
key[1] => Mux93.IN7
key[1] => Mux94.IN7
key[1] => Mux95.IN7
key[1] => Mux96.IN7
key[1] => Mux97.IN7
key[1] => Mux98.IN7
key[1] => Mux99.IN7
key[1] => Mux100.IN7
key[1] => Mux101.IN7
key[1] => Mux102.IN7
key[1] => Mux103.IN7
key[1] => Mux104.IN7
key[1] => Mux105.IN7
key[1] => Mux106.IN7
key[1] => Mux107.IN7
key[1] => Mux108.IN7
key[1] => Mux109.IN7
key[1] => Mux110.IN7
key[1] => Mux111.IN7
key[2] => Mux16.IN9
key[2] => Mux17.IN9
key[2] => Mux18.IN9
key[2] => Mux19.IN9
key[2] => Mux20.IN9
key[2] => Mux21.IN9
key[2] => Mux22.IN9
key[2] => Mux23.IN9
key[2] => Mux24.IN9
key[2] => Mux25.IN9
key[2] => Mux26.IN9
key[2] => Mux27.IN9
key[2] => Mux28.IN8
key[2] => Mux29.IN8
key[2] => Mux30.IN8
key[2] => Mux31.IN8
key[2] => Mux32.IN9
key[2] => Mux33.IN9
key[2] => Mux34.IN9
key[2] => Mux35.IN9
key[2] => Mux36.IN9
key[2] => Mux37.IN9
key[2] => Mux38.IN9
key[2] => Mux39.IN9
key[2] => Mux40.IN9
key[2] => Mux41.IN9
key[2] => Mux42.IN9
key[2] => Mux43.IN9
key[2] => Mux44.IN8
key[2] => Mux45.IN8
key[2] => Mux46.IN8
key[2] => Mux47.IN8
key[2] => Mux48.IN9
key[2] => Mux49.IN9
key[2] => Mux50.IN9
key[2] => Mux51.IN9
key[2] => Mux52.IN9
key[2] => Mux53.IN9
key[2] => Mux54.IN9
key[2] => Mux55.IN9
key[2] => Mux56.IN9
key[2] => Mux57.IN9
key[2] => Mux58.IN9
key[2] => Mux59.IN9
key[2] => Mux60.IN8
key[2] => Mux61.IN8
key[2] => Mux62.IN8
key[2] => Mux63.IN8
key[2] => Mux64.IN9
key[2] => Mux65.IN9
key[2] => Mux66.IN9
key[2] => Mux67.IN9
key[2] => Mux68.IN9
key[2] => Mux69.IN9
key[2] => Mux70.IN9
key[2] => Mux71.IN9
key[2] => Mux72.IN9
key[2] => Mux73.IN9
key[2] => Mux74.IN9
key[2] => Mux75.IN9
key[2] => Mux76.IN8
key[2] => Mux77.IN8
key[2] => Mux78.IN8
key[2] => Mux79.IN8
key[2] => Mux80.IN6
key[2] => Mux81.IN6
key[2] => Mux82.IN6
key[2] => Mux83.IN6
key[2] => Mux84.IN6
key[2] => Mux85.IN6
key[2] => Mux86.IN6
key[2] => Mux87.IN6
key[2] => Mux88.IN6
key[2] => Mux89.IN6
key[2] => Mux90.IN6
key[2] => Mux91.IN6
key[2] => Mux92.IN6
key[2] => Mux93.IN6
key[2] => Mux94.IN6
key[2] => Mux95.IN6
key[2] => Mux96.IN6
key[2] => Mux97.IN6
key[2] => Mux98.IN6
key[2] => Mux99.IN6
key[2] => Mux100.IN6
key[2] => Mux101.IN6
key[2] => Mux102.IN6
key[2] => Mux103.IN6
key[2] => Mux104.IN6
key[2] => Mux105.IN6
key[2] => Mux106.IN6
key[2] => Mux107.IN6
key[2] => Mux108.IN6
key[2] => Mux109.IN6
key[2] => Mux110.IN6
key[2] => Mux111.IN6
key[3] => Mux16.IN8
key[3] => Mux17.IN8
key[3] => Mux18.IN8
key[3] => Mux19.IN8
key[3] => Mux20.IN8
key[3] => Mux21.IN8
key[3] => Mux22.IN8
key[3] => Mux23.IN8
key[3] => Mux24.IN8
key[3] => Mux25.IN8
key[3] => Mux26.IN8
key[3] => Mux27.IN8
key[3] => Mux28.IN7
key[3] => Mux29.IN7
key[3] => Mux30.IN7
key[3] => Mux31.IN7
key[3] => Mux32.IN8
key[3] => Mux33.IN8
key[3] => Mux34.IN8
key[3] => Mux35.IN8
key[3] => Mux36.IN8
key[3] => Mux37.IN8
key[3] => Mux38.IN8
key[3] => Mux39.IN8
key[3] => Mux40.IN8
key[3] => Mux41.IN8
key[3] => Mux42.IN8
key[3] => Mux43.IN8
key[3] => Mux44.IN7
key[3] => Mux45.IN7
key[3] => Mux46.IN7
key[3] => Mux47.IN7
key[3] => Mux48.IN8
key[3] => Mux49.IN8
key[3] => Mux50.IN8
key[3] => Mux51.IN8
key[3] => Mux52.IN8
key[3] => Mux53.IN8
key[3] => Mux54.IN8
key[3] => Mux55.IN8
key[3] => Mux56.IN8
key[3] => Mux57.IN8
key[3] => Mux58.IN8
key[3] => Mux59.IN8
key[3] => Mux60.IN7
key[3] => Mux61.IN7
key[3] => Mux62.IN7
key[3] => Mux63.IN7
key[3] => Mux64.IN8
key[3] => Mux65.IN8
key[3] => Mux66.IN8
key[3] => Mux67.IN8
key[3] => Mux68.IN8
key[3] => Mux69.IN8
key[3] => Mux70.IN8
key[3] => Mux71.IN8
key[3] => Mux72.IN8
key[3] => Mux73.IN8
key[3] => Mux74.IN8
key[3] => Mux75.IN8
key[3] => Mux76.IN7
key[3] => Mux77.IN7
key[3] => Mux78.IN7
key[3] => Mux79.IN7
key[3] => Mux80.IN5
key[3] => Mux81.IN5
key[3] => Mux82.IN5
key[3] => Mux83.IN5
key[3] => Mux84.IN5
key[3] => Mux85.IN5
key[3] => Mux86.IN5
key[3] => Mux87.IN5
key[3] => Mux88.IN5
key[3] => Mux89.IN5
key[3] => Mux90.IN5
key[3] => Mux91.IN5
key[3] => Mux92.IN5
key[3] => Mux93.IN5
key[3] => Mux94.IN5
key[3] => Mux95.IN5
key[3] => Mux96.IN5
key[3] => Mux97.IN5
key[3] => Mux98.IN5
key[3] => Mux99.IN5
key[3] => Mux100.IN5
key[3] => Mux101.IN5
key[3] => Mux102.IN5
key[3] => Mux103.IN5
key[3] => Mux104.IN5
key[3] => Mux105.IN5
key[3] => Mux106.IN5
key[3] => Mux107.IN5
key[3] => Mux108.IN5
key[3] => Mux109.IN5
key[3] => Mux110.IN5
key[3] => Mux111.IN5
key[4] => Mux16.IN7
key[4] => Mux17.IN7
key[4] => Mux18.IN7
key[4] => Mux19.IN7
key[4] => Mux20.IN7
key[4] => Mux21.IN7
key[4] => Mux22.IN7
key[4] => Mux23.IN7
key[4] => Mux24.IN7
key[4] => Mux25.IN7
key[4] => Mux26.IN7
key[4] => Mux27.IN7
key[4] => Mux28.IN6
key[4] => Mux29.IN6
key[4] => Mux30.IN6
key[4] => Mux31.IN6
key[4] => Mux32.IN7
key[4] => Mux33.IN7
key[4] => Mux34.IN7
key[4] => Mux35.IN7
key[4] => Mux36.IN7
key[4] => Mux37.IN7
key[4] => Mux38.IN7
key[4] => Mux39.IN7
key[4] => Mux40.IN7
key[4] => Mux41.IN7
key[4] => Mux42.IN7
key[4] => Mux43.IN7
key[4] => Mux44.IN6
key[4] => Mux45.IN6
key[4] => Mux46.IN6
key[4] => Mux47.IN6
key[4] => Mux48.IN7
key[4] => Mux49.IN7
key[4] => Mux50.IN7
key[4] => Mux51.IN7
key[4] => Mux52.IN7
key[4] => Mux53.IN7
key[4] => Mux54.IN7
key[4] => Mux55.IN7
key[4] => Mux56.IN7
key[4] => Mux57.IN7
key[4] => Mux58.IN7
key[4] => Mux59.IN7
key[4] => Mux60.IN6
key[4] => Mux61.IN6
key[4] => Mux62.IN6
key[4] => Mux63.IN6
key[4] => Mux64.IN7
key[4] => Mux65.IN7
key[4] => Mux66.IN7
key[4] => Mux67.IN7
key[4] => Mux68.IN7
key[4] => Mux69.IN7
key[4] => Mux70.IN7
key[4] => Mux71.IN7
key[4] => Mux72.IN7
key[4] => Mux73.IN7
key[4] => Mux74.IN7
key[4] => Mux75.IN7
key[4] => Mux76.IN6
key[4] => Mux77.IN6
key[4] => Mux78.IN6
key[4] => Mux79.IN6
key[4] => Mux80.IN4
key[4] => Mux81.IN4
key[4] => Mux82.IN4
key[4] => Mux83.IN4
key[4] => Mux84.IN4
key[4] => Mux85.IN4
key[4] => Mux86.IN4
key[4] => Mux87.IN4
key[4] => Mux88.IN4
key[4] => Mux89.IN4
key[4] => Mux90.IN4
key[4] => Mux91.IN4
key[4] => Mux92.IN4
key[4] => Mux93.IN4
key[4] => Mux94.IN4
key[4] => Mux95.IN4
key[4] => Mux96.IN4
key[4] => Mux97.IN4
key[4] => Mux98.IN4
key[4] => Mux99.IN4
key[4] => Mux100.IN4
key[4] => Mux101.IN4
key[4] => Mux102.IN4
key[4] => Mux103.IN4
key[4] => Mux104.IN4
key[4] => Mux105.IN4
key[4] => Mux106.IN4
key[4] => Mux107.IN4
key[4] => Mux108.IN4
key[4] => Mux109.IN4
key[4] => Mux110.IN4
key[4] => Mux111.IN4
key[5] => Mux16.IN6
key[5] => Mux17.IN6
key[5] => Mux18.IN6
key[5] => Mux19.IN6
key[5] => Mux20.IN6
key[5] => Mux21.IN6
key[5] => Mux22.IN6
key[5] => Mux23.IN6
key[5] => Mux24.IN6
key[5] => Mux25.IN6
key[5] => Mux26.IN6
key[5] => Mux27.IN6
key[5] => Mux28.IN5
key[5] => Mux29.IN5
key[5] => Mux30.IN5
key[5] => Mux31.IN5
key[5] => Mux32.IN6
key[5] => Mux33.IN6
key[5] => Mux34.IN6
key[5] => Mux35.IN6
key[5] => Mux36.IN6
key[5] => Mux37.IN6
key[5] => Mux38.IN6
key[5] => Mux39.IN6
key[5] => Mux40.IN6
key[5] => Mux41.IN6
key[5] => Mux42.IN6
key[5] => Mux43.IN6
key[5] => Mux44.IN5
key[5] => Mux45.IN5
key[5] => Mux46.IN5
key[5] => Mux47.IN5
key[5] => Mux48.IN6
key[5] => Mux49.IN6
key[5] => Mux50.IN6
key[5] => Mux51.IN6
key[5] => Mux52.IN6
key[5] => Mux53.IN6
key[5] => Mux54.IN6
key[5] => Mux55.IN6
key[5] => Mux56.IN6
key[5] => Mux57.IN6
key[5] => Mux58.IN6
key[5] => Mux59.IN6
key[5] => Mux60.IN5
key[5] => Mux61.IN5
key[5] => Mux62.IN5
key[5] => Mux63.IN5
key[5] => Mux64.IN6
key[5] => Mux65.IN6
key[5] => Mux66.IN6
key[5] => Mux67.IN6
key[5] => Mux68.IN6
key[5] => Mux69.IN6
key[5] => Mux70.IN6
key[5] => Mux71.IN6
key[5] => Mux72.IN6
key[5] => Mux73.IN6
key[5] => Mux74.IN6
key[5] => Mux75.IN6
key[5] => Mux76.IN5
key[5] => Mux77.IN5
key[5] => Mux78.IN5
key[5] => Mux79.IN5
key[5] => Mux80.IN3
key[5] => Mux81.IN3
key[5] => Mux82.IN3
key[5] => Mux83.IN3
key[5] => Mux84.IN3
key[5] => Mux85.IN3
key[5] => Mux86.IN3
key[5] => Mux87.IN3
key[5] => Mux88.IN3
key[5] => Mux89.IN3
key[5] => Mux90.IN3
key[5] => Mux91.IN3
key[5] => Mux92.IN3
key[5] => Mux93.IN3
key[5] => Mux94.IN3
key[5] => Mux95.IN3
key[5] => Mux96.IN3
key[5] => Mux97.IN3
key[5] => Mux98.IN3
key[5] => Mux99.IN3
key[5] => Mux100.IN3
key[5] => Mux101.IN3
key[5] => Mux102.IN3
key[5] => Mux103.IN3
key[5] => Mux104.IN3
key[5] => Mux105.IN3
key[5] => Mux106.IN3
key[5] => Mux107.IN3
key[5] => Mux108.IN3
key[5] => Mux109.IN3
key[5] => Mux110.IN3
key[5] => Mux111.IN3
key[6] => Mux16.IN5
key[6] => Mux17.IN5
key[6] => Mux18.IN5
key[6] => Mux19.IN5
key[6] => Mux20.IN5
key[6] => Mux21.IN5
key[6] => Mux22.IN5
key[6] => Mux23.IN5
key[6] => Mux24.IN5
key[6] => Mux25.IN5
key[6] => Mux26.IN5
key[6] => Mux27.IN5
key[6] => Mux28.IN4
key[6] => Mux29.IN4
key[6] => Mux30.IN4
key[6] => Mux31.IN4
key[6] => Mux32.IN5
key[6] => Mux33.IN5
key[6] => Mux34.IN5
key[6] => Mux35.IN5
key[6] => Mux36.IN5
key[6] => Mux37.IN5
key[6] => Mux38.IN5
key[6] => Mux39.IN5
key[6] => Mux40.IN5
key[6] => Mux41.IN5
key[6] => Mux42.IN5
key[6] => Mux43.IN5
key[6] => Mux44.IN4
key[6] => Mux45.IN4
key[6] => Mux46.IN4
key[6] => Mux47.IN4
key[6] => Mux48.IN5
key[6] => Mux49.IN5
key[6] => Mux50.IN5
key[6] => Mux51.IN5
key[6] => Mux52.IN5
key[6] => Mux53.IN5
key[6] => Mux54.IN5
key[6] => Mux55.IN5
key[6] => Mux56.IN5
key[6] => Mux57.IN5
key[6] => Mux58.IN5
key[6] => Mux59.IN5
key[6] => Mux60.IN4
key[6] => Mux61.IN4
key[6] => Mux62.IN4
key[6] => Mux63.IN4
key[6] => Mux64.IN5
key[6] => Mux65.IN5
key[6] => Mux66.IN5
key[6] => Mux67.IN5
key[6] => Mux68.IN5
key[6] => Mux69.IN5
key[6] => Mux70.IN5
key[6] => Mux71.IN5
key[6] => Mux72.IN5
key[6] => Mux73.IN5
key[6] => Mux74.IN5
key[6] => Mux75.IN5
key[6] => Mux76.IN4
key[6] => Mux77.IN4
key[6] => Mux78.IN4
key[6] => Mux79.IN4
key[6] => Mux80.IN2
key[6] => Mux81.IN2
key[6] => Mux82.IN2
key[6] => Mux83.IN2
key[6] => Mux84.IN2
key[6] => Mux85.IN2
key[6] => Mux86.IN2
key[6] => Mux87.IN2
key[6] => Mux88.IN2
key[6] => Mux89.IN2
key[6] => Mux90.IN2
key[6] => Mux91.IN2
key[6] => Mux92.IN2
key[6] => Mux93.IN2
key[6] => Mux94.IN2
key[6] => Mux95.IN2
key[6] => Mux96.IN2
key[6] => Mux97.IN2
key[6] => Mux98.IN2
key[6] => Mux99.IN2
key[6] => Mux100.IN2
key[6] => Mux101.IN2
key[6] => Mux102.IN2
key[6] => Mux103.IN2
key[6] => Mux104.IN2
key[6] => Mux105.IN2
key[6] => Mux106.IN2
key[6] => Mux107.IN2
key[6] => Mux108.IN2
key[6] => Mux109.IN2
key[6] => Mux110.IN2
key[6] => Mux111.IN2
key[7] => Mux16.IN4
key[7] => Mux17.IN4
key[7] => Mux18.IN4
key[7] => Mux19.IN4
key[7] => Mux20.IN4
key[7] => Mux21.IN4
key[7] => Mux22.IN4
key[7] => Mux23.IN4
key[7] => Mux24.IN4
key[7] => Mux25.IN4
key[7] => Mux26.IN4
key[7] => Mux27.IN4
key[7] => Mux28.IN3
key[7] => Mux29.IN3
key[7] => Mux30.IN3
key[7] => Mux31.IN3
key[7] => Mux32.IN4
key[7] => Mux33.IN4
key[7] => Mux34.IN4
key[7] => Mux35.IN4
key[7] => Mux36.IN4
key[7] => Mux37.IN4
key[7] => Mux38.IN4
key[7] => Mux39.IN4
key[7] => Mux40.IN4
key[7] => Mux41.IN4
key[7] => Mux42.IN4
key[7] => Mux43.IN4
key[7] => Mux44.IN3
key[7] => Mux45.IN3
key[7] => Mux46.IN3
key[7] => Mux47.IN3
key[7] => Mux48.IN4
key[7] => Mux49.IN4
key[7] => Mux50.IN4
key[7] => Mux51.IN4
key[7] => Mux52.IN4
key[7] => Mux53.IN4
key[7] => Mux54.IN4
key[7] => Mux55.IN4
key[7] => Mux56.IN4
key[7] => Mux57.IN4
key[7] => Mux58.IN4
key[7] => Mux59.IN4
key[7] => Mux60.IN3
key[7] => Mux61.IN3
key[7] => Mux62.IN3
key[7] => Mux63.IN3
key[7] => Mux64.IN4
key[7] => Mux65.IN4
key[7] => Mux66.IN4
key[7] => Mux67.IN4
key[7] => Mux68.IN4
key[7] => Mux69.IN4
key[7] => Mux70.IN4
key[7] => Mux71.IN4
key[7] => Mux72.IN4
key[7] => Mux73.IN4
key[7] => Mux74.IN4
key[7] => Mux75.IN4
key[7] => Mux76.IN3
key[7] => Mux77.IN3
key[7] => Mux78.IN3
key[7] => Mux79.IN3
key[7] => Mux80.IN1
key[7] => Mux81.IN1
key[7] => Mux82.IN1
key[7] => Mux83.IN1
key[7] => Mux84.IN1
key[7] => Mux85.IN1
key[7] => Mux86.IN1
key[7] => Mux87.IN1
key[7] => Mux88.IN1
key[7] => Mux89.IN1
key[7] => Mux90.IN1
key[7] => Mux91.IN1
key[7] => Mux92.IN1
key[7] => Mux93.IN1
key[7] => Mux94.IN1
key[7] => Mux95.IN1
key[7] => Mux96.IN1
key[7] => Mux97.IN1
key[7] => Mux98.IN1
key[7] => Mux99.IN1
key[7] => Mux100.IN1
key[7] => Mux101.IN1
key[7] => Mux102.IN1
key[7] => Mux103.IN1
key[7] => Mux104.IN1
key[7] => Mux105.IN1
key[7] => Mux106.IN1
key[7] => Mux107.IN1
key[7] => Mux108.IN1
key[7] => Mux109.IN1
key[7] => Mux110.IN1
key[7] => Mux111.IN1


|AP9|SeletorClock:inst20
clock => clock_saida~reg0.CLK
reset => clock_saida~reg0.ACLR
sel[0] => Mux0.IN11
sel[1] => Mux0.IN10
sel[2] => Mux0.IN9
sel[3] => Mux0.IN8
clock_1hz => Mux0.IN12
clock_10hz => Mux0.IN13
clock_100hz => Mux0.IN14
clock_1khz => Mux0.IN15
clock_10khz => Mux0.IN16
clock_100khz => Mux0.IN17
clock_1mhz => Mux0.IN18
clock_12mhz => Mux0.IN19
clock_saida <= clock_saida~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|clk_div:inst25
clock_25Mhz => clock_1Hz~reg0.CLK
clock_25Mhz => clock_6Mhz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_1KHz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_100KHz~reg0.CLK
clock_25Mhz => clock_1MHz~reg0.CLK
clock_25Mhz => clock_3Mhz~reg0.CLK
clock_25Mhz => clock_12Mhz~reg0.CLK
clock_25Mhz => clock_1Mhz_int.CLK
clock_25Mhz => count_1Mhz[0].CLK
clock_25Mhz => count_1Mhz[1].CLK
clock_25Mhz => count_1Mhz[2].CLK
clock_25Mhz => count_1Mhz[3].CLK
clock_25Mhz => count_1Mhz[4].CLK
clock_25Mhz => clock_12Mhz_int.CLK
clock_12Mhz <= clock_12Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_6Mhz <= clock_6Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_3Mhz <= clock_3Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|debounce:inst23
pb => SHIFT_PB[3].DATAIN
clock_100Hz => pb_debounced~reg0.CLK
clock_100Hz => SHIFT_PB[0].CLK
clock_100Hz => SHIFT_PB[1].CLK
clock_100Hz => SHIFT_PB[2].CLK
clock_100Hz => SHIFT_PB[3].CLK
pb_debounced <= pb_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|dec_keyboard:inst11
hex_bus[0] => Equal0.IN15
hex_bus[0] => Mux0.IN263
hex_bus[0] => Mux1.IN263
hex_bus[0] => Mux2.IN263
hex_bus[0] => Mux3.IN263
hex_bus[0] => Mux4.IN263
hex_bus[0] => Mux5.IN263
hex_bus[0] => Mux6.IN263
hex_bus[0] => Mux7.IN263
hex_bus[1] => Equal0.IN14
hex_bus[1] => Mux0.IN262
hex_bus[1] => Mux1.IN262
hex_bus[1] => Mux2.IN262
hex_bus[1] => Mux3.IN262
hex_bus[1] => Mux4.IN262
hex_bus[1] => Mux5.IN262
hex_bus[1] => Mux6.IN262
hex_bus[1] => Mux7.IN262
hex_bus[2] => Equal0.IN13
hex_bus[2] => Mux0.IN261
hex_bus[2] => Mux1.IN261
hex_bus[2] => Mux2.IN261
hex_bus[2] => Mux3.IN261
hex_bus[2] => Mux4.IN261
hex_bus[2] => Mux5.IN261
hex_bus[2] => Mux6.IN261
hex_bus[2] => Mux7.IN261
hex_bus[3] => Equal0.IN12
hex_bus[3] => Mux0.IN260
hex_bus[3] => Mux1.IN260
hex_bus[3] => Mux2.IN260
hex_bus[3] => Mux3.IN260
hex_bus[3] => Mux4.IN260
hex_bus[3] => Mux5.IN260
hex_bus[3] => Mux6.IN260
hex_bus[3] => Mux7.IN260
hex_bus[4] => Equal0.IN11
hex_bus[4] => Mux0.IN259
hex_bus[4] => Mux1.IN259
hex_bus[4] => Mux2.IN259
hex_bus[4] => Mux3.IN259
hex_bus[4] => Mux4.IN259
hex_bus[4] => Mux5.IN259
hex_bus[4] => Mux6.IN259
hex_bus[4] => Mux7.IN259
hex_bus[5] => Equal0.IN10
hex_bus[5] => Mux0.IN258
hex_bus[5] => Mux1.IN258
hex_bus[5] => Mux2.IN258
hex_bus[5] => Mux3.IN258
hex_bus[5] => Mux4.IN258
hex_bus[5] => Mux5.IN258
hex_bus[5] => Mux6.IN258
hex_bus[5] => Mux7.IN258
hex_bus[6] => Equal0.IN9
hex_bus[6] => Mux0.IN257
hex_bus[6] => Mux1.IN257
hex_bus[6] => Mux2.IN257
hex_bus[6] => Mux3.IN257
hex_bus[6] => Mux4.IN257
hex_bus[6] => Mux5.IN257
hex_bus[6] => Mux6.IN257
hex_bus[6] => Mux7.IN257
hex_bus[7] => Equal0.IN8
hex_bus[7] => Mux0.IN256
hex_bus[7] => Mux1.IN256
hex_bus[7] => Mux2.IN256
hex_bus[7] => Mux3.IN256
hex_bus[7] => Mux4.IN256
hex_bus[7] => Mux5.IN256
hex_bus[7] => Mux6.IN256
hex_bus[7] => Mux7.IN256
scan_rd => f.CLK
clk => f2.CLK
clk => state.CLK
clk => f3.CLK
bin_digit[0] <= bin_digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[1] <= bin_digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[2] <= bin_digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[3] <= bin_digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[4] <= bin_digit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[5] <= bin_digit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[6] <= bin_digit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[7] <= bin_digit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|keyboard:inst14
keyboard_clk => scan_code[0]~reg0.CLK
keyboard_clk => scan_code[1]~reg0.CLK
keyboard_clk => scan_code[2]~reg0.CLK
keyboard_clk => scan_code[3]~reg0.CLK
keyboard_clk => scan_code[4]~reg0.CLK
keyboard_clk => scan_code[5]~reg0.CLK
keyboard_clk => scan_code[6]~reg0.CLK
keyboard_clk => scan_code[7]~reg0.CLK
keyboard_clk => SHIFTIN[0].CLK
keyboard_clk => SHIFTIN[1].CLK
keyboard_clk => SHIFTIN[2].CLK
keyboard_clk => SHIFTIN[3].CLK
keyboard_clk => SHIFTIN[4].CLK
keyboard_clk => SHIFTIN[5].CLK
keyboard_clk => SHIFTIN[6].CLK
keyboard_clk => SHIFTIN[7].CLK
keyboard_clk => SHIFTIN[8].CLK
keyboard_clk => ready_set.CLK
keyboard_clk => READ_CHAR.CLK
keyboard_clk => INCNT[0].CLK
keyboard_clk => INCNT[1].CLK
keyboard_clk => INCNT[2].CLK
keyboard_clk => INCNT[3].CLK
keyboard_data => SHIFTIN.DATAB
keyboard_data => process_1.IN1
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => READ_CHAR.OUTPUTSELECT
reset => scan_code[0]~reg0.ENA
reset => scan_code[1]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => SHIFTIN[0].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|ASCII_CONV:inst4
ASCII[0] => CMAP[0].DATAIN
ASCII[1] => CMAP[1].DATAIN
ASCII[2] => CMAP[2].DATAIN
ASCII[3] => CMAP[3].DATAIN
ASCII[4] => CMAP[4].DATAIN
ASCII[5] => CMAP[5].DATAIN
ASCII[6] => CMAP[6].DATAIN
ASCII[7] => ~NO_FANOUT~
CMAP[0] <= ASCII[0].DB_MAX_OUTPUT_PORT_TYPE
CMAP[1] <= ASCII[1].DB_MAX_OUTPUT_PORT_TYPE
CMAP[2] <= ASCII[2].DB_MAX_OUTPUT_PORT_TYPE
CMAP[3] <= ASCII[3].DB_MAX_OUTPUT_PORT_TYPE
CMAP[4] <= ASCII[4].DB_MAX_OUTPUT_PORT_TYPE
CMAP[5] <= ASCII[5].DB_MAX_OUTPUT_PORT_TYPE
CMAP[6] <= ASCII[6].DB_MAX_OUTPUT_PORT_TYPE


|AP9|lpm_rom0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7kd1:auto_generated.address_a[0]
address_a[1] => altsyncram_7kd1:auto_generated.address_a[1]
address_a[2] => altsyncram_7kd1:auto_generated.address_a[2]
address_a[3] => altsyncram_7kd1:auto_generated.address_a[3]
address_a[4] => altsyncram_7kd1:auto_generated.address_a[4]
address_a[5] => altsyncram_7kd1:auto_generated.address_a[5]
address_a[6] => altsyncram_7kd1:auto_generated.address_a[6]
address_a[7] => altsyncram_7kd1:auto_generated.address_a[7]
address_a[8] => altsyncram_7kd1:auto_generated.address_a[8]
address_a[9] => altsyncram_7kd1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7kd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7kd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7kd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7kd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7kd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7kd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7kd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7kd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7kd1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_7kd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AP9|POS_CONV:inst13
LPOS[0] => Mod0.IN17
LPOS[0] => Div0.IN12
LPOS[1] => Mod0.IN16
LPOS[1] => Div0.IN11
LPOS[2] => Mod0.IN15
LPOS[2] => Div0.IN10
LPOS[3] => Mod0.IN14
LPOS[3] => Div0.IN9
LPOS[4] => Mod0.IN13
LPOS[4] => Div0.IN8
LPOS[5] => Mod0.IN12
LPOS[5] => Div0.IN7
LPOS[6] => Mod0.IN11
LPOS[6] => Div0.IN6
LPOS[7] => Mod0.IN10
LPOS[7] => Div0.IN5
LPOS[8] => Mod0.IN9
LPOS[8] => Div0.IN4
LPOS[9] => Mod0.IN8
LPOS[9] => Div0.IN3
LPOS[10] => Mod0.IN7
LPOS[10] => Div0.IN2
LPOS[11] => ~NO_FANOUT~
LPOS[12] => ~NO_FANOUT~
LPOS[13] => ~NO_FANOUT~
LPOS[14] => ~NO_FANOUT~
LPOS[15] => ~NO_FANOUT~
SIZE => Mod0.IN18
SIZE => Mod0.IN19
SIZE => Div0.IN13
SIZE => Div0.IN14
SIZE => Mod0.IN20
SIZE => Mod0.IN21
SIZE => Div0.IN15
SIZE => Div0.IN16
XPOS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


