// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "07/23/2025 08:24:21"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de10_lite (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS,
	GSENSOR_CS_N,
	GSENSOR_INT,
	GSENSOR_SCLK,
	GSENSOR_SDI,
	GSENSOR_SDO,
	ARDUINO_IO,
	ARDUINO_RESET_N);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;
output 	GSENSOR_CS_N;
input 	[2:1] GSENSOR_INT;
output 	GSENSOR_SCLK;
output 	GSENSOR_SDI;
output 	GSENSOR_SDO;
output 	[15:0] ARDUINO_IO;
output 	ARDUINO_RESET_N;

// Design Ports Information
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GSENSOR_INT[1]~input_o ;
wire \GSENSOR_INT[2]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SDO~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \ADC_CLK_10~input_o ;
wire \clk_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \rtc_inst|divisor_clock_inst|p0:count[11]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~0_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[13]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~23 ;
wire \rtc_inst|divisor_clock_inst|Add0~24_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[12]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~25 ;
wire \rtc_inst|divisor_clock_inst|Add0~26_combout ;
wire \rtc_inst|divisor_clock_inst|Equal0~0_combout ;
wire \rtc_inst|divisor_clock_inst|Equal0~1_combout ;
wire \rtc_inst|divisor_clock_inst|Equal0~2_combout ;
wire \rtc_inst|divisor_clock_inst|count~0_combout ;
wire \rtc_inst|divisor_clock_inst|count~1_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[14]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~27 ;
wire \rtc_inst|divisor_clock_inst|Add0~28_combout ;
wire \rtc_inst|divisor_clock_inst|count~3_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[0]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~1 ;
wire \rtc_inst|divisor_clock_inst|Add0~2_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[1]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~3 ;
wire \rtc_inst|divisor_clock_inst|Add0~4_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[2]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~5 ;
wire \rtc_inst|divisor_clock_inst|Add0~6_combout ;
wire \rtc_inst|divisor_clock_inst|count~2_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[3]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~7 ;
wire \rtc_inst|divisor_clock_inst|Add0~8_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[4]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~9 ;
wire \rtc_inst|divisor_clock_inst|Add0~10_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[5]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~11 ;
wire \rtc_inst|divisor_clock_inst|Add0~12_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[6]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~13 ;
wire \rtc_inst|divisor_clock_inst|Add0~14_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[7]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~15 ;
wire \rtc_inst|divisor_clock_inst|Add0~16_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[8]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~17 ;
wire \rtc_inst|divisor_clock_inst|Add0~18_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[9]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~19 ;
wire \rtc_inst|divisor_clock_inst|Add0~20_combout ;
wire \rtc_inst|divisor_clock_inst|p0:count[10]~q ;
wire \rtc_inst|divisor_clock_inst|Add0~21 ;
wire \rtc_inst|divisor_clock_inst|Add0~22_combout ;
wire \rtc_inst|divisor_clock_inst|Equal0~3_combout ;
wire \rtc_inst|divisor_clock_inst|output~0_combout ;
wire \rtc_inst|divisor_clock_inst|output~1_combout ;
wire \rtc_inst|divisor_clock_inst|output~q ;
wire \rtc_inst|divisor_clock_inst|output~clkctrl_outclk ;
wire \rtc_inst|Add5~0_combout ;
wire \SW[0]~input_o ;
wire \rtc_inst|Add5~1 ;
wire \rtc_inst|Add5~2_combout ;
wire \rtc_inst|Add5~3 ;
wire \rtc_inst|Add5~4_combout ;
wire \rtc_inst|Add5~13 ;
wire \rtc_inst|Add5~14_combout ;
wire \rtc_inst|Equal0~0_combout ;
wire \rtc_inst|sec_cnt~3_combout ;
wire \rtc_inst|Add5~5 ;
wire \rtc_inst|Add5~6_combout ;
wire \rtc_inst|sec_cnt~2_combout ;
wire \rtc_inst|Equal0~1_combout ;
wire \rtc_inst|Add5~7 ;
wire \rtc_inst|Add5~8_combout ;
wire \rtc_inst|sec_cnt~0_combout ;
wire \rtc_inst|Add5~9 ;
wire \rtc_inst|Add5~10_combout ;
wire \rtc_inst|sec_cnt~1_combout ;
wire \rtc_inst|Add5~11 ;
wire \rtc_inst|Add5~12_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~1_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~2_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~3_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~5_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~4_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~8_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~7_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~6_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ;
wire \rtc_inst|Mux6~0_combout ;
wire \rtc_inst|Mux5~0_combout ;
wire \rtc_inst|Mux4~0_combout ;
wire \rtc_inst|Mux3~0_combout ;
wire \rtc_inst|Mux2~0_combout ;
wire \rtc_inst|Mux1~0_combout ;
wire \rtc_inst|Mux0~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~11_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~9_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~10_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~13_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~14_combout ;
wire \rtc_inst|bin_to_bcd_sec|LessThan22~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|LessThan26~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|bcd~12_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ;
wire \rtc_inst|bin_to_bcd_sec|LessThan31~0_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ;
wire \rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ;
wire \rtc_inst|Mux13~0_combout ;
wire \rtc_inst|Mux12~0_combout ;
wire \rtc_inst|Mux11~0_combout ;
wire \rtc_inst|Mux10~0_combout ;
wire \rtc_inst|Mux9~0_combout ;
wire \rtc_inst|Mux8~0_combout ;
wire \rtc_inst|Mux7~0_combout ;
wire \rtc_inst|Add4~0_combout ;
wire \rtc_inst|Equal0~2_combout ;
wire \rtc_inst|Add4~1 ;
wire \rtc_inst|Add4~2_combout ;
wire \rtc_inst|Add4~3 ;
wire \rtc_inst|Add4~4_combout ;
wire \rtc_inst|Equal1~1_combout ;
wire \rtc_inst|min_cnt~3_combout ;
wire \rtc_inst|Add4~5 ;
wire \rtc_inst|Add4~6_combout ;
wire \rtc_inst|min_cnt~2_combout ;
wire \rtc_inst|Add4~7 ;
wire \rtc_inst|Add4~9 ;
wire \rtc_inst|Add4~10_combout ;
wire \rtc_inst|min_cnt~1_combout ;
wire \rtc_inst|Add4~11 ;
wire \rtc_inst|Add4~12_combout ;
wire \rtc_inst|Add4~13 ;
wire \rtc_inst|Add4~14_combout ;
wire \rtc_inst|Equal1~0_combout ;
wire \rtc_inst|Add4~8_combout ;
wire \rtc_inst|min_cnt~0_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~0_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~2_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~1_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~3_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~4_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~5_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~6_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~8_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~7_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ;
wire \rtc_inst|Mux20~0_combout ;
wire \rtc_inst|Mux19~0_combout ;
wire \rtc_inst|Mux18~0_combout ;
wire \rtc_inst|Mux17~0_combout ;
wire \rtc_inst|Mux16~0_combout ;
wire \rtc_inst|Mux15~0_combout ;
wire \rtc_inst|Mux14~0_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~9_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~10_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~11_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~12_combout ;
wire \rtc_inst|bin_to_bcd_min|LessThan22~0_combout ;
wire \rtc_inst|bin_to_bcd_min|LessThan26~0_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~13_combout ;
wire \rtc_inst|bin_to_bcd_min|bcd~14_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ;
wire \rtc_inst|bin_to_bcd_min|LessThan31~0_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ;
wire \rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ;
wire \rtc_inst|Mux27~0_combout ;
wire \rtc_inst|Mux26~0_combout ;
wire \rtc_inst|Mux25~0_combout ;
wire \rtc_inst|Mux24~0_combout ;
wire \rtc_inst|Mux23~0_combout ;
wire \rtc_inst|Mux22~0_combout ;
wire \rtc_inst|Mux21~0_combout ;
wire \rtc_inst|Add3~0_combout ;
wire \rtc_inst|hour_cnt[7]~0_combout ;
wire \rtc_inst|Add3~1 ;
wire \rtc_inst|Add3~2_combout ;
wire \rtc_inst|Add3~3 ;
wire \rtc_inst|Add3~4_combout ;
wire \rtc_inst|Add3~5 ;
wire \rtc_inst|Add3~6_combout ;
wire \rtc_inst|hour_cnt~2_combout ;
wire \rtc_inst|Equal2~1_combout ;
wire \rtc_inst|Add3~11 ;
wire \rtc_inst|Add3~12_combout ;
wire \rtc_inst|Equal2~0_combout ;
wire \rtc_inst|Add3~13 ;
wire \rtc_inst|Add3~14_combout ;
wire \rtc_inst|Equal2~2_combout ;
wire \rtc_inst|Add3~7 ;
wire \rtc_inst|Add3~8_combout ;
wire \rtc_inst|hour_cnt~1_combout ;
wire \rtc_inst|Add3~9 ;
wire \rtc_inst|Add3~10_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~2_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~0_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~1_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~5_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~3_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~4_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~8_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~7_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~6_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ;
wire \rtc_inst|Mux34~0_combout ;
wire \rtc_inst|Mux33~0_combout ;
wire \rtc_inst|Mux32~0_combout ;
wire \rtc_inst|Mux31~0_combout ;
wire \rtc_inst|Mux30~0_combout ;
wire \rtc_inst|Mux29~0_combout ;
wire \rtc_inst|Mux28~0_combout ;
wire \rtc_inst|bin_to_bcd_hour|LessThan22~0_combout ;
wire \rtc_inst|bin_to_bcd_hour|LessThan26~0_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~10_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~9_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~12_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~13_combout ;
wire \rtc_inst|bin_to_bcd_hour|bcd~11_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ;
wire \rtc_inst|bin_to_bcd_hour|LessThan31~0_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ;
wire \rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ;
wire \rtc_inst|Mux41~0_combout ;
wire \rtc_inst|Mux40~0_combout ;
wire \rtc_inst|Mux39~0_combout ;
wire \rtc_inst|Mux38~0_combout ;
wire \rtc_inst|Mux37~0_combout ;
wire \rtc_inst|Mux36~0_combout ;
wire \rtc_inst|Mux35~0_combout ;
wire [4:0] \clk_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \rtc_inst|sec_cnt ;
wire [7:0] \rtc_inst|min_cnt ;
wire [7:0] \rtc_inst|hour_cnt ;

wire [4:0] \clk_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \clk_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\rtc_inst|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\rtc_inst|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\rtc_inst|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\rtc_inst|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\rtc_inst|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\rtc_inst|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\rtc_inst|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\rtc_inst|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\rtc_inst|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\rtc_inst|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\rtc_inst|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\rtc_inst|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\rtc_inst|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\rtc_inst|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\rtc_inst|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\rtc_inst|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\rtc_inst|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\rtc_inst|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\rtc_inst|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\rtc_inst|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\rtc_inst|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\rtc_inst|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\rtc_inst|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\rtc_inst|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\rtc_inst|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\rtc_inst|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\rtc_inst|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\rtc_inst|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\rtc_inst|Mux34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\rtc_inst|Mux33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\rtc_inst|Mux32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\rtc_inst|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\rtc_inst|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\rtc_inst|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\rtc_inst|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\rtc_inst|Mux41~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\rtc_inst|Mux40~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\rtc_inst|Mux39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\rtc_inst|Mux38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\rtc_inst|Mux37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\rtc_inst|Mux36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\rtc_inst|Mux35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_N~output .bus_hold = "false";
defparam \GSENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDI),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \clk_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\ADC_CLK_10~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c0_low = 13;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_high = 244;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_low = 244;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 305;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 100000;
defparam \clk_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \clk_inst|altpll_component|auto_generated|pll1 .m = 40;
defparam \clk_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 312;
defparam \clk_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X44_Y53_N25
dffeas \rtc_inst|divisor_clock_inst|p0:count[11] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[11] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N2
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~0 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~0_combout  = \rtc_inst|divisor_clock_inst|p0:count[0]~q  $ (VCC)
// \rtc_inst|divisor_clock_inst|Add0~1  = CARRY(\rtc_inst|divisor_clock_inst|p0:count[0]~q )

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|Add0~0_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~1 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \rtc_inst|divisor_clock_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y53_N29
dffeas \rtc_inst|divisor_clock_inst|p0:count[13] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[13] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N24
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~22 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~22_combout  = (\rtc_inst|divisor_clock_inst|p0:count[11]~q  & (!\rtc_inst|divisor_clock_inst|Add0~21 )) # (!\rtc_inst|divisor_clock_inst|p0:count[11]~q  & ((\rtc_inst|divisor_clock_inst|Add0~21 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~23  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~21 ) # (!\rtc_inst|divisor_clock_inst|p0:count[11]~q ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~21 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~22_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~23 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \rtc_inst|divisor_clock_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N26
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~24 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~24_combout  = (\rtc_inst|divisor_clock_inst|p0:count[12]~q  & (\rtc_inst|divisor_clock_inst|Add0~23  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[12]~q  & (!\rtc_inst|divisor_clock_inst|Add0~23  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~25  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[12]~q  & !\rtc_inst|divisor_clock_inst|Add0~23 ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~23 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~24_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~25 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \rtc_inst|divisor_clock_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N27
dffeas \rtc_inst|divisor_clock_inst|p0:count[12] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[12] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N28
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~26 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~26_combout  = (\rtc_inst|divisor_clock_inst|p0:count[13]~q  & (!\rtc_inst|divisor_clock_inst|Add0~25 )) # (!\rtc_inst|divisor_clock_inst|p0:count[13]~q  & ((\rtc_inst|divisor_clock_inst|Add0~25 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~27  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~25 ) # (!\rtc_inst|divisor_clock_inst|p0:count[13]~q ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~25 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~27 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \rtc_inst|divisor_clock_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N20
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Equal0~0 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Equal0~0_combout  = (\rtc_inst|divisor_clock_inst|Add0~6_combout  & (!\rtc_inst|divisor_clock_inst|Add0~2_combout  & (!\rtc_inst|divisor_clock_inst|Add0~4_combout  & \rtc_inst|divisor_clock_inst|Add0~0_combout )))

	.dataa(\rtc_inst|divisor_clock_inst|Add0~6_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~2_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Add0~4_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Equal0~0 .lut_mask = 16'h0200;
defparam \rtc_inst|divisor_clock_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N12
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Equal0~1 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Equal0~1_combout  = (!\rtc_inst|divisor_clock_inst|Add0~10_combout  & !\rtc_inst|divisor_clock_inst|Add0~8_combout )

	.dataa(\rtc_inst|divisor_clock_inst|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rtc_inst|divisor_clock_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Equal0~1 .lut_mask = 16'h0055;
defparam \rtc_inst|divisor_clock_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N8
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Equal0~2 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Equal0~2_combout  = (!\rtc_inst|divisor_clock_inst|Add0~12_combout  & (\rtc_inst|divisor_clock_inst|Equal0~0_combout  & (!\rtc_inst|divisor_clock_inst|Add0~14_combout  & \rtc_inst|divisor_clock_inst|Equal0~1_combout )))

	.dataa(\rtc_inst|divisor_clock_inst|Add0~12_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Equal0~0_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Add0~14_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Equal0~2 .lut_mask = 16'h0400;
defparam \rtc_inst|divisor_clock_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N10
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|count~0 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|count~0_combout  = (\rtc_inst|divisor_clock_inst|Add0~24_combout ) # (!\rtc_inst|divisor_clock_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|Equal0~2_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|count~0 .lut_mask = 16'hF3F3;
defparam \rtc_inst|divisor_clock_inst|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N28
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|count~1 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|count~1_combout  = (\rtc_inst|divisor_clock_inst|Add0~28_combout  & ((\rtc_inst|divisor_clock_inst|count~0_combout ) # ((\rtc_inst|divisor_clock_inst|Add0~26_combout ) # (!\rtc_inst|divisor_clock_inst|Equal0~3_combout ))))

	.dataa(\rtc_inst|divisor_clock_inst|count~0_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~28_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Equal0~3_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|count~1 .lut_mask = 16'hCC8C;
defparam \rtc_inst|divisor_clock_inst|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N29
dffeas \rtc_inst|divisor_clock_inst|p0:count[14] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[14] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N30
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~28 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~28_combout  = \rtc_inst|divisor_clock_inst|Add0~27  $ (!\rtc_inst|divisor_clock_inst|p0:count[14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rtc_inst|divisor_clock_inst|p0:count[14]~q ),
	.cin(\rtc_inst|divisor_clock_inst|Add0~27 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~28 .lut_mask = 16'hF00F;
defparam \rtc_inst|divisor_clock_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N2
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|count~3 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|count~3_combout  = (\rtc_inst|divisor_clock_inst|Add0~0_combout  & ((\rtc_inst|divisor_clock_inst|Add0~26_combout ) # ((\rtc_inst|divisor_clock_inst|output~0_combout ) # (!\rtc_inst|divisor_clock_inst|Add0~28_combout ))))

	.dataa(\rtc_inst|divisor_clock_inst|Add0~0_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.datac(\rtc_inst|divisor_clock_inst|output~0_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|count~3 .lut_mask = 16'hA8AA;
defparam \rtc_inst|divisor_clock_inst|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N3
dffeas \rtc_inst|divisor_clock_inst|p0:count[0] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[0] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N4
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~2 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~2_combout  = (\rtc_inst|divisor_clock_inst|p0:count[1]~q  & (!\rtc_inst|divisor_clock_inst|Add0~1 )) # (!\rtc_inst|divisor_clock_inst|p0:count[1]~q  & ((\rtc_inst|divisor_clock_inst|Add0~1 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~3  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~1 ) # (!\rtc_inst|divisor_clock_inst|p0:count[1]~q ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~1 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~2_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~3 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \rtc_inst|divisor_clock_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N5
dffeas \rtc_inst|divisor_clock_inst|p0:count[1] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[1] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N6
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~4 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~4_combout  = (\rtc_inst|divisor_clock_inst|p0:count[2]~q  & (\rtc_inst|divisor_clock_inst|Add0~3  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[2]~q  & (!\rtc_inst|divisor_clock_inst|Add0~3  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~5  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[2]~q  & !\rtc_inst|divisor_clock_inst|Add0~3 ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~3 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~4_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~5 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \rtc_inst|divisor_clock_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N7
dffeas \rtc_inst|divisor_clock_inst|p0:count[2] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[2] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N8
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~6 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~6_combout  = (\rtc_inst|divisor_clock_inst|p0:count[3]~q  & (!\rtc_inst|divisor_clock_inst|Add0~5 )) # (!\rtc_inst|divisor_clock_inst|p0:count[3]~q  & ((\rtc_inst|divisor_clock_inst|Add0~5 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~7  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~5 ) # (!\rtc_inst|divisor_clock_inst|p0:count[3]~q ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~5 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~6_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~7 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \rtc_inst|divisor_clock_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N18
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|count~2 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|count~2_combout  = (\rtc_inst|divisor_clock_inst|Add0~6_combout  & ((\rtc_inst|divisor_clock_inst|Add0~26_combout ) # ((\rtc_inst|divisor_clock_inst|output~0_combout ) # (!\rtc_inst|divisor_clock_inst|Add0~28_combout ))))

	.dataa(\rtc_inst|divisor_clock_inst|Add0~6_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.datac(\rtc_inst|divisor_clock_inst|output~0_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|count~2 .lut_mask = 16'hA8AA;
defparam \rtc_inst|divisor_clock_inst|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N19
dffeas \rtc_inst|divisor_clock_inst|p0:count[3] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[3] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N10
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~8 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~8_combout  = (\rtc_inst|divisor_clock_inst|p0:count[4]~q  & (\rtc_inst|divisor_clock_inst|Add0~7  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[4]~q  & (!\rtc_inst|divisor_clock_inst|Add0~7  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~9  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[4]~q  & !\rtc_inst|divisor_clock_inst|Add0~7 ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~7 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~8_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~9 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \rtc_inst|divisor_clock_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N11
dffeas \rtc_inst|divisor_clock_inst|p0:count[4] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[4] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N12
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~10 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~10_combout  = (\rtc_inst|divisor_clock_inst|p0:count[5]~q  & (!\rtc_inst|divisor_clock_inst|Add0~9 )) # (!\rtc_inst|divisor_clock_inst|p0:count[5]~q  & ((\rtc_inst|divisor_clock_inst|Add0~9 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~11  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~9 ) # (!\rtc_inst|divisor_clock_inst|p0:count[5]~q ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~9 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~10_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~11 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \rtc_inst|divisor_clock_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N13
dffeas \rtc_inst|divisor_clock_inst|p0:count[5] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[5] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N14
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~12 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~12_combout  = (\rtc_inst|divisor_clock_inst|p0:count[6]~q  & (\rtc_inst|divisor_clock_inst|Add0~11  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[6]~q  & (!\rtc_inst|divisor_clock_inst|Add0~11  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~13  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[6]~q  & !\rtc_inst|divisor_clock_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~11 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~12_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~13 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \rtc_inst|divisor_clock_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N15
dffeas \rtc_inst|divisor_clock_inst|p0:count[6] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[6] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N16
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~14 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~14_combout  = (\rtc_inst|divisor_clock_inst|p0:count[7]~q  & (!\rtc_inst|divisor_clock_inst|Add0~13 )) # (!\rtc_inst|divisor_clock_inst|p0:count[7]~q  & ((\rtc_inst|divisor_clock_inst|Add0~13 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~15  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~13 ) # (!\rtc_inst|divisor_clock_inst|p0:count[7]~q ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~13 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~14_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~15 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \rtc_inst|divisor_clock_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N17
dffeas \rtc_inst|divisor_clock_inst|p0:count[7] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[7] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N18
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~16 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~16_combout  = (\rtc_inst|divisor_clock_inst|p0:count[8]~q  & (\rtc_inst|divisor_clock_inst|Add0~15  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[8]~q  & (!\rtc_inst|divisor_clock_inst|Add0~15  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~17  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[8]~q  & !\rtc_inst|divisor_clock_inst|Add0~15 ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~15 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~16_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~17 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \rtc_inst|divisor_clock_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N19
dffeas \rtc_inst|divisor_clock_inst|p0:count[8] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[8] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N20
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~18 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~18_combout  = (\rtc_inst|divisor_clock_inst|p0:count[9]~q  & (!\rtc_inst|divisor_clock_inst|Add0~17 )) # (!\rtc_inst|divisor_clock_inst|p0:count[9]~q  & ((\rtc_inst|divisor_clock_inst|Add0~17 ) # (GND)))
// \rtc_inst|divisor_clock_inst|Add0~19  = CARRY((!\rtc_inst|divisor_clock_inst|Add0~17 ) # (!\rtc_inst|divisor_clock_inst|p0:count[9]~q ))

	.dataa(\rtc_inst|divisor_clock_inst|p0:count[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~17 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~18_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~19 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \rtc_inst|divisor_clock_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N21
dffeas \rtc_inst|divisor_clock_inst|p0:count[9] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[9] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N22
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Add0~20 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Add0~20_combout  = (\rtc_inst|divisor_clock_inst|p0:count[10]~q  & (\rtc_inst|divisor_clock_inst|Add0~19  $ (GND))) # (!\rtc_inst|divisor_clock_inst|p0:count[10]~q  & (!\rtc_inst|divisor_clock_inst|Add0~19  & VCC))
// \rtc_inst|divisor_clock_inst|Add0~21  = CARRY((\rtc_inst|divisor_clock_inst|p0:count[10]~q  & !\rtc_inst|divisor_clock_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\rtc_inst|divisor_clock_inst|p0:count[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|divisor_clock_inst|Add0~19 ),
	.combout(\rtc_inst|divisor_clock_inst|Add0~20_combout ),
	.cout(\rtc_inst|divisor_clock_inst|Add0~21 ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \rtc_inst|divisor_clock_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y53_N23
dffeas \rtc_inst|divisor_clock_inst|p0:count[10] (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|p0:count[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|p0:count[10] .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|p0:count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y53_N0
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|Equal0~3 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|Equal0~3_combout  = (!\rtc_inst|divisor_clock_inst|Add0~22_combout  & (!\rtc_inst|divisor_clock_inst|Add0~16_combout  & (!\rtc_inst|divisor_clock_inst|Add0~20_combout  & !\rtc_inst|divisor_clock_inst|Add0~18_combout )))

	.dataa(\rtc_inst|divisor_clock_inst|Add0~22_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~16_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Add0~20_combout ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \rtc_inst|divisor_clock_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N22
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|output~0 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|output~0_combout  = ((\rtc_inst|divisor_clock_inst|Add0~24_combout ) # (!\rtc_inst|divisor_clock_inst|Equal0~2_combout )) # (!\rtc_inst|divisor_clock_inst|Equal0~3_combout )

	.dataa(\rtc_inst|divisor_clock_inst|Equal0~3_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Equal0~2_combout ),
	.datac(\rtc_inst|divisor_clock_inst|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|output~0 .lut_mask = 16'hF7F7;
defparam \rtc_inst|divisor_clock_inst|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N4
fiftyfivenm_lcell_comb \rtc_inst|divisor_clock_inst|output~1 (
// Equation(s):
// \rtc_inst|divisor_clock_inst|output~1_combout  = \rtc_inst|divisor_clock_inst|output~q  $ (((!\rtc_inst|divisor_clock_inst|output~0_combout  & (!\rtc_inst|divisor_clock_inst|Add0~26_combout  & \rtc_inst|divisor_clock_inst|Add0~28_combout ))))

	.dataa(\rtc_inst|divisor_clock_inst|output~0_combout ),
	.datab(\rtc_inst|divisor_clock_inst|Add0~26_combout ),
	.datac(\rtc_inst|divisor_clock_inst|output~q ),
	.datad(\rtc_inst|divisor_clock_inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\rtc_inst|divisor_clock_inst|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|output~1 .lut_mask = 16'hE1F0;
defparam \rtc_inst|divisor_clock_inst|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N5
dffeas \rtc_inst|divisor_clock_inst|output (
	.clk(\clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rtc_inst|divisor_clock_inst|output~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|divisor_clock_inst|output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|output .is_wysiwyg = "true";
defparam \rtc_inst|divisor_clock_inst|output .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \rtc_inst|divisor_clock_inst|output~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rtc_inst|divisor_clock_inst|output~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ));
// synopsys translate_off
defparam \rtc_inst|divisor_clock_inst|output~clkctrl .clock_type = "global clock";
defparam \rtc_inst|divisor_clock_inst|output~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N0
fiftyfivenm_lcell_comb \rtc_inst|Add5~0 (
// Equation(s):
// \rtc_inst|Add5~0_combout  = \rtc_inst|sec_cnt [0] $ (VCC)
// \rtc_inst|Add5~1  = CARRY(\rtc_inst|sec_cnt [0])

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rtc_inst|Add5~0_combout ),
	.cout(\rtc_inst|Add5~1 ));
// synopsys translate_off
defparam \rtc_inst|Add5~0 .lut_mask = 16'h33CC;
defparam \rtc_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y48_N1
dffeas \rtc_inst|sec_cnt[0] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add5~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[0] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N2
fiftyfivenm_lcell_comb \rtc_inst|Add5~2 (
// Equation(s):
// \rtc_inst|Add5~2_combout  = (\rtc_inst|sec_cnt [1] & (!\rtc_inst|Add5~1 )) # (!\rtc_inst|sec_cnt [1] & ((\rtc_inst|Add5~1 ) # (GND)))
// \rtc_inst|Add5~3  = CARRY((!\rtc_inst|Add5~1 ) # (!\rtc_inst|sec_cnt [1]))

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~1 ),
	.combout(\rtc_inst|Add5~2_combout ),
	.cout(\rtc_inst|Add5~3 ));
// synopsys translate_off
defparam \rtc_inst|Add5~2 .lut_mask = 16'h3C3F;
defparam \rtc_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y48_N3
dffeas \rtc_inst|sec_cnt[1] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[1] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N4
fiftyfivenm_lcell_comb \rtc_inst|Add5~4 (
// Equation(s):
// \rtc_inst|Add5~4_combout  = (\rtc_inst|sec_cnt [2] & (\rtc_inst|Add5~3  $ (GND))) # (!\rtc_inst|sec_cnt [2] & (!\rtc_inst|Add5~3  & VCC))
// \rtc_inst|Add5~5  = CARRY((\rtc_inst|sec_cnt [2] & !\rtc_inst|Add5~3 ))

	.dataa(\rtc_inst|sec_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~3 ),
	.combout(\rtc_inst|Add5~4_combout ),
	.cout(\rtc_inst|Add5~5 ));
// synopsys translate_off
defparam \rtc_inst|Add5~4 .lut_mask = 16'hA50A;
defparam \rtc_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
fiftyfivenm_lcell_comb \rtc_inst|Add5~12 (
// Equation(s):
// \rtc_inst|Add5~12_combout  = (\rtc_inst|sec_cnt [6] & (\rtc_inst|Add5~11  $ (GND))) # (!\rtc_inst|sec_cnt [6] & (!\rtc_inst|Add5~11  & VCC))
// \rtc_inst|Add5~13  = CARRY((\rtc_inst|sec_cnt [6] & !\rtc_inst|Add5~11 ))

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~11 ),
	.combout(\rtc_inst|Add5~12_combout ),
	.cout(\rtc_inst|Add5~13 ));
// synopsys translate_off
defparam \rtc_inst|Add5~12 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N14
fiftyfivenm_lcell_comb \rtc_inst|Add5~14 (
// Equation(s):
// \rtc_inst|Add5~14_combout  = \rtc_inst|sec_cnt [7] $ (\rtc_inst|Add5~13 )

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rtc_inst|Add5~13 ),
	.combout(\rtc_inst|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Add5~14 .lut_mask = 16'h3C3C;
defparam \rtc_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y48_N15
dffeas \rtc_inst|sec_cnt[7] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[7] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N16
fiftyfivenm_lcell_comb \rtc_inst|Equal0~0 (
// Equation(s):
// \rtc_inst|Equal0~0_combout  = (!\rtc_inst|sec_cnt [6] & (\rtc_inst|sec_cnt [4] & (!\rtc_inst|sec_cnt [7] & \rtc_inst|sec_cnt [5])))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal0~0 .lut_mask = 16'h0400;
defparam \rtc_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
fiftyfivenm_lcell_comb \rtc_inst|sec_cnt~3 (
// Equation(s):
// \rtc_inst|sec_cnt~3_combout  = (\rtc_inst|Add5~4_combout  & ((!\rtc_inst|Equal0~0_combout ) # (!\rtc_inst|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\rtc_inst|Equal0~1_combout ),
	.datac(\rtc_inst|Add5~4_combout ),
	.datad(\rtc_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|sec_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|sec_cnt~3 .lut_mask = 16'h30F0;
defparam \rtc_inst|sec_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N23
dffeas \rtc_inst|sec_cnt[2] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|sec_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[2] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N6
fiftyfivenm_lcell_comb \rtc_inst|Add5~6 (
// Equation(s):
// \rtc_inst|Add5~6_combout  = (\rtc_inst|sec_cnt [3] & (!\rtc_inst|Add5~5 )) # (!\rtc_inst|sec_cnt [3] & ((\rtc_inst|Add5~5 ) # (GND)))
// \rtc_inst|Add5~7  = CARRY((!\rtc_inst|Add5~5 ) # (!\rtc_inst|sec_cnt [3]))

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~5 ),
	.combout(\rtc_inst|Add5~6_combout ),
	.cout(\rtc_inst|Add5~7 ));
// synopsys translate_off
defparam \rtc_inst|Add5~6 .lut_mask = 16'h3C3F;
defparam \rtc_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
fiftyfivenm_lcell_comb \rtc_inst|sec_cnt~2 (
// Equation(s):
// \rtc_inst|sec_cnt~2_combout  = (\rtc_inst|Add5~6_combout  & ((!\rtc_inst|Equal0~0_combout ) # (!\rtc_inst|Equal0~1_combout )))

	.dataa(\rtc_inst|Add5~6_combout ),
	.datab(\rtc_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(\rtc_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|sec_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|sec_cnt~2 .lut_mask = 16'h22AA;
defparam \rtc_inst|sec_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N29
dffeas \rtc_inst|sec_cnt[3] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|sec_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[3] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
fiftyfivenm_lcell_comb \rtc_inst|Equal0~1 (
// Equation(s):
// \rtc_inst|Equal0~1_combout  = (\rtc_inst|sec_cnt [3] & (\rtc_inst|sec_cnt [0] & (!\rtc_inst|sec_cnt [2] & \rtc_inst|sec_cnt [1])))

	.dataa(\rtc_inst|sec_cnt [3]),
	.datab(\rtc_inst|sec_cnt [0]),
	.datac(\rtc_inst|sec_cnt [2]),
	.datad(\rtc_inst|sec_cnt [1]),
	.cin(gnd),
	.combout(\rtc_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \rtc_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
fiftyfivenm_lcell_comb \rtc_inst|Add5~8 (
// Equation(s):
// \rtc_inst|Add5~8_combout  = (\rtc_inst|sec_cnt [4] & (\rtc_inst|Add5~7  $ (GND))) # (!\rtc_inst|sec_cnt [4] & (!\rtc_inst|Add5~7  & VCC))
// \rtc_inst|Add5~9  = CARRY((\rtc_inst|sec_cnt [4] & !\rtc_inst|Add5~7 ))

	.dataa(gnd),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~7 ),
	.combout(\rtc_inst|Add5~8_combout ),
	.cout(\rtc_inst|Add5~9 ));
// synopsys translate_off
defparam \rtc_inst|Add5~8 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
fiftyfivenm_lcell_comb \rtc_inst|sec_cnt~0 (
// Equation(s):
// \rtc_inst|sec_cnt~0_combout  = (\rtc_inst|Add5~8_combout  & ((!\rtc_inst|Equal0~0_combout ) # (!\rtc_inst|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\rtc_inst|Equal0~1_combout ),
	.datac(\rtc_inst|Add5~8_combout ),
	.datad(\rtc_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|sec_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|sec_cnt~0 .lut_mask = 16'h30F0;
defparam \rtc_inst|sec_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N17
dffeas \rtc_inst|sec_cnt[4] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|sec_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[4] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
fiftyfivenm_lcell_comb \rtc_inst|Add5~10 (
// Equation(s):
// \rtc_inst|Add5~10_combout  = (\rtc_inst|sec_cnt [5] & (!\rtc_inst|Add5~9 )) # (!\rtc_inst|sec_cnt [5] & ((\rtc_inst|Add5~9 ) # (GND)))
// \rtc_inst|Add5~11  = CARRY((!\rtc_inst|Add5~9 ) # (!\rtc_inst|sec_cnt [5]))

	.dataa(\rtc_inst|sec_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add5~9 ),
	.combout(\rtc_inst|Add5~10_combout ),
	.cout(\rtc_inst|Add5~11 ));
// synopsys translate_off
defparam \rtc_inst|Add5~10 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
fiftyfivenm_lcell_comb \rtc_inst|sec_cnt~1 (
// Equation(s):
// \rtc_inst|sec_cnt~1_combout  = (\rtc_inst|Add5~10_combout  & ((!\rtc_inst|Equal0~0_combout ) # (!\rtc_inst|Equal0~1_combout )))

	.dataa(\rtc_inst|Add5~10_combout ),
	.datab(\rtc_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(\rtc_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|sec_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|sec_cnt~1 .lut_mask = 16'h22AA;
defparam \rtc_inst|sec_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N27
dffeas \rtc_inst|sec_cnt[5] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|sec_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[5] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N13
dffeas \rtc_inst|sec_cnt[6] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add5~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|sec_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|sec_cnt[6] .is_wysiwyg = "true";
defparam \rtc_inst|sec_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~1_combout  = (\rtc_inst|sec_cnt [6] & (!\rtc_inst|sec_cnt [4] & (\rtc_inst|sec_cnt [7] $ (!\rtc_inst|sec_cnt [5])))) # (!\rtc_inst|sec_cnt [6] & (\rtc_inst|sec_cnt [4] & (\rtc_inst|sec_cnt [7] & !\rtc_inst|sec_cnt [5])))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~1 .lut_mask = 16'h2042;
defparam \rtc_inst|bin_to_bcd_sec|bcd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N20
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~2_combout  = (\rtc_inst|sec_cnt [7] & (!\rtc_inst|sec_cnt [5] & ((\rtc_inst|sec_cnt [6]) # (!\rtc_inst|sec_cnt [4])))) # (!\rtc_inst|sec_cnt [7] & (\rtc_inst|sec_cnt [5] & ((\rtc_inst|sec_cnt [4]) # (!\rtc_inst|sec_cnt [6]))))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~2 .lut_mask = 16'h0DB0;
defparam \rtc_inst|bin_to_bcd_sec|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~0_combout  = (\rtc_inst|sec_cnt [6] & ((\rtc_inst|sec_cnt [4] & (\rtc_inst|sec_cnt [7] & !\rtc_inst|sec_cnt [5])) # (!\rtc_inst|sec_cnt [4] & (!\rtc_inst|sec_cnt [7] & \rtc_inst|sec_cnt [5])))) # (!\rtc_inst|sec_cnt [6] & 
// (\rtc_inst|sec_cnt [4] $ (((\rtc_inst|sec_cnt [7] & !\rtc_inst|sec_cnt [5])))))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~0 .lut_mask = 16'h4694;
defparam \rtc_inst|bin_to_bcd_sec|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~3_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~1_combout  & (((!\rtc_inst|sec_cnt [3])))) # (!\rtc_inst|bin_to_bcd_sec|bcd~1_combout  & ((\rtc_inst|bin_to_bcd_sec|bcd~2_combout  & (!\rtc_inst|sec_cnt [3] & 
// \rtc_inst|bin_to_bcd_sec|bcd~0_combout )) # (!\rtc_inst|bin_to_bcd_sec|bcd~2_combout  & (\rtc_inst|sec_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~3 .lut_mask = 16'h1E1A;
defparam \rtc_inst|bin_to_bcd_sec|bcd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~5_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~1_combout  & ((\rtc_inst|sec_cnt [3] $ (!\rtc_inst|bin_to_bcd_sec|bcd~0_combout )))) # (!\rtc_inst|bin_to_bcd_sec|bcd~1_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~0_combout  & 
// ((\rtc_inst|sec_cnt [3]) # (!\rtc_inst|bin_to_bcd_sec|bcd~2_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~5 .lut_mask = 16'hF10A;
defparam \rtc_inst|bin_to_bcd_sec|bcd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N8
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~4_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~2_combout  & (((!\rtc_inst|sec_cnt [3] & !\rtc_inst|bin_to_bcd_sec|bcd~0_combout )))) # (!\rtc_inst|bin_to_bcd_sec|bcd~2_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~1_combout  & 
// ((\rtc_inst|sec_cnt [3]) # (\rtc_inst|bin_to_bcd_sec|bcd~0_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~4 .lut_mask = 16'h222C;
defparam \rtc_inst|bin_to_bcd_sec|bcd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~8 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~8_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~3_combout  & ((\rtc_inst|sec_cnt [2]) # ((!\rtc_inst|bin_to_bcd_sec|bcd~5_combout  & !\rtc_inst|bin_to_bcd_sec|bcd~4_combout )))) # (!\rtc_inst|bin_to_bcd_sec|bcd~3_combout  & 
// (((\rtc_inst|bin_to_bcd_sec|bcd~4_combout  & !\rtc_inst|sec_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~5_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.datad(\rtc_inst|sec_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~8 .lut_mask = 16'hAA52;
defparam \rtc_inst|bin_to_bcd_sec|bcd~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~7_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~5_combout  & (!\rtc_inst|bin_to_bcd_sec|bcd~3_combout  & ((!\rtc_inst|sec_cnt [2])))) # (!\rtc_inst|bin_to_bcd_sec|bcd~5_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~4_combout  & 
// ((\rtc_inst|bin_to_bcd_sec|bcd~3_combout ) # (\rtc_inst|sec_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~5_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.datad(\rtc_inst|sec_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~7 .lut_mask = 16'h3064;
defparam \rtc_inst|bin_to_bcd_sec|bcd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~6_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~5_combout  & (!\rtc_inst|sec_cnt [2] & ((\rtc_inst|bin_to_bcd_sec|bcd~3_combout ) # (\rtc_inst|bin_to_bcd_sec|bcd~4_combout )))) # (!\rtc_inst|bin_to_bcd_sec|bcd~5_combout  & 
// ((\rtc_inst|bin_to_bcd_sec|bcd~4_combout  $ (\rtc_inst|sec_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~5_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.datad(\rtc_inst|sec_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~6 .lut_mask = 16'h03F8;
defparam \rtc_inst|bin_to_bcd_sec|bcd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N6
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[1]~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  = (\rtc_inst|sec_cnt [1] & (!\rtc_inst|bin_to_bcd_sec|bcd~8_combout  & (!\rtc_inst|bin_to_bcd_sec|bcd~7_combout ))) # (!\rtc_inst|sec_cnt [1] & ((\rtc_inst|bin_to_bcd_sec|bcd~7_combout ) # 
// ((\rtc_inst|bin_to_bcd_sec|bcd~8_combout  & \rtc_inst|bin_to_bcd_sec|bcd~6_combout ))))

	.dataa(\rtc_inst|sec_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[1]~0 .lut_mask = 16'h5652;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[2]~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  = (\rtc_inst|sec_cnt [1] & (((\rtc_inst|bin_to_bcd_sec|bcd~6_combout )))) # (!\rtc_inst|sec_cnt [1] & ((\rtc_inst|bin_to_bcd_sec|bcd~7_combout  & ((!\rtc_inst|bin_to_bcd_sec|bcd~6_combout ))) # 
// (!\rtc_inst|bin_to_bcd_sec|bcd~7_combout  & (!\rtc_inst|bin_to_bcd_sec|bcd~8_combout  & \rtc_inst|bin_to_bcd_sec|bcd~6_combout ))))

	.dataa(\rtc_inst|sec_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[2]~1 .lut_mask = 16'hAB50;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[3]~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~8_combout  & (!\rtc_inst|sec_cnt [1] & ((!\rtc_inst|bin_to_bcd_sec|bcd~6_combout )))) # (!\rtc_inst|bin_to_bcd_sec|bcd~8_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~7_combout  & 
// ((\rtc_inst|sec_cnt [1]) # (\rtc_inst|bin_to_bcd_sec|bcd~6_combout ))))

	.dataa(\rtc_inst|sec_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[3]~2 .lut_mask = 16'h3064;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N4
fiftyfivenm_lcell_comb \rtc_inst|Mux6~0 (
// Equation(s):
// \rtc_inst|Mux6~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & (((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  $ (((\rtc_inst|sec_cnt 
// [0] & !\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux6~0 .lut_mask = 16'hEE14;
defparam \rtc_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
fiftyfivenm_lcell_comb \rtc_inst|Mux5~0 (
// Equation(s):
// \rtc_inst|Mux5~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ) # (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  $ (\rtc_inst|sec_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux5~0 .lut_mask = 16'hEE48;
defparam \rtc_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux4~0 (
// Equation(s):
// \rtc_inst|Mux4~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & (((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & 
// ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ) # (!\rtc_inst|sec_cnt [0]))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux4~0 .lut_mask = 16'hEE02;
defparam \rtc_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N2
fiftyfivenm_lcell_comb \rtc_inst|Mux3~0 (
// Equation(s):
// \rtc_inst|Mux3~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ) # ((\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & \rtc_inst|sec_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  $ (((\rtc_inst|sec_cnt [0] & !\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux3~0 .lut_mask = 16'hEE94;
defparam \rtc_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
fiftyfivenm_lcell_comb \rtc_inst|Mux2~0 (
// Equation(s):
// \rtc_inst|Mux2~0_combout  = (\rtc_inst|sec_cnt [0]) # ((\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & 
// (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout )))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux2~0 .lut_mask = 16'hFEF4;
defparam \rtc_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
fiftyfivenm_lcell_comb \rtc_inst|Mux1~0 (
// Equation(s):
// \rtc_inst|Mux1~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ) # ((\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & \rtc_inst|sec_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ) # ((\rtc_inst|sec_cnt [0] & !\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux1~0 .lut_mask = 16'hEEB2;
defparam \rtc_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
fiftyfivenm_lcell_comb \rtc_inst|Mux0~0 (
// Equation(s):
// \rtc_inst|Mux0~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & (!\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout  & ((!\rtc_inst|sec_cnt [0]) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout )))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout  $ (((\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[1]~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|sec_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux0~0 .lut_mask = 16'h116E;
defparam \rtc_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[4]~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout  = \rtc_inst|bin_to_bcd_sec|bcd~7_combout  $ ((((!\rtc_inst|sec_cnt [1] & !\rtc_inst|bin_to_bcd_sec|bcd~6_combout )) # (!\rtc_inst|bin_to_bcd_sec|bcd~8_combout )))

	.dataa(\rtc_inst|sec_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[4]~3 .lut_mask = 16'hC387;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~11 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~11_combout  = (\rtc_inst|sec_cnt [7] & ((\rtc_inst|sec_cnt [6]) # (\rtc_inst|sec_cnt [5])))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(gnd),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~11 .lut_mask = 16'hF0A0;
defparam \rtc_inst|bin_to_bcd_sec|bcd~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~9 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~9_combout  = \rtc_inst|bin_to_bcd_sec|bcd~1_combout  $ ((((!\rtc_inst|sec_cnt [3] & !\rtc_inst|bin_to_bcd_sec|bcd~0_combout )) # (!\rtc_inst|bin_to_bcd_sec|bcd~2_combout )))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~9 .lut_mask = 16'h9995;
defparam \rtc_inst|bin_to_bcd_sec|bcd~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N2
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~10 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~10_combout  = (\rtc_inst|sec_cnt [6] & ((\rtc_inst|sec_cnt [4] & (\rtc_inst|sec_cnt [7] & !\rtc_inst|sec_cnt [5])) # (!\rtc_inst|sec_cnt [4] & ((\rtc_inst|sec_cnt [7]) # (!\rtc_inst|sec_cnt [5]))))) # (!\rtc_inst|sec_cnt [6] & 
// (((\rtc_inst|sec_cnt [5]) # (!\rtc_inst|sec_cnt [7]))))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~10 .lut_mask = 16'h75A7;
defparam \rtc_inst|bin_to_bcd_sec|bcd~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N12
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~13 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~13_combout  = (!\rtc_inst|bin_to_bcd_sec|bcd~10_combout  & ((!\rtc_inst|bin_to_bcd_sec|bcd~9_combout ) # (!\rtc_inst|bin_to_bcd_sec|bcd~11_combout )))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~11_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~10_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~13 .lut_mask = 16'h005F;
defparam \rtc_inst|bin_to_bcd_sec|bcd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~14 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~14_combout  = (\rtc_inst|sec_cnt [7] & ((\rtc_inst|sec_cnt [6] & ((!\rtc_inst|sec_cnt [5]) # (!\rtc_inst|sec_cnt [4]))) # (!\rtc_inst|sec_cnt [6] & ((\rtc_inst|sec_cnt [5])))))

	.dataa(\rtc_inst|sec_cnt [6]),
	.datab(\rtc_inst|sec_cnt [4]),
	.datac(\rtc_inst|sec_cnt [7]),
	.datad(\rtc_inst|sec_cnt [5]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~14 .lut_mask = 16'h70A0;
defparam \rtc_inst|bin_to_bcd_sec|bcd~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|LessThan22~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|LessThan22~0_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~1_combout ) # ((\rtc_inst|bin_to_bcd_sec|bcd~2_combout  & ((\rtc_inst|sec_cnt [3]) # (\rtc_inst|bin_to_bcd_sec|bcd~0_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~1_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~2_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|LessThan22~0 .lut_mask = 16'hEEEA;
defparam \rtc_inst|bin_to_bcd_sec|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N14
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|LessThan26~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|LessThan26~0_combout  = (\rtc_inst|bin_to_bcd_sec|LessThan22~0_combout  & ((\rtc_inst|sec_cnt [3] & (\rtc_inst|sec_cnt [2] & \rtc_inst|bin_to_bcd_sec|bcd~0_combout )) # (!\rtc_inst|sec_cnt [3] & 
// ((!\rtc_inst|bin_to_bcd_sec|bcd~0_combout ))))) # (!\rtc_inst|bin_to_bcd_sec|LessThan22~0_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~0_combout  & ((\rtc_inst|sec_cnt [2]) # (\rtc_inst|sec_cnt [3]))))

	.dataa(\rtc_inst|sec_cnt [2]),
	.datab(\rtc_inst|bin_to_bcd_sec|LessThan22~0_combout ),
	.datac(\rtc_inst|sec_cnt [3]),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|LessThan26~0 .lut_mask = 16'hB20C;
defparam \rtc_inst|bin_to_bcd_sec|LessThan26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|bcd~12 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|bcd~12_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~11_combout  & ((\rtc_inst|bin_to_bcd_sec|bcd~10_combout ) # (!\rtc_inst|bin_to_bcd_sec|bcd~9_combout ))) # (!\rtc_inst|bin_to_bcd_sec|bcd~11_combout  & 
// (\rtc_inst|bin_to_bcd_sec|bcd~9_combout ))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~11_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~10_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|bcd~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|bcd~12 .lut_mask = 16'hFA5A;
defparam \rtc_inst|bin_to_bcd_sec|bcd~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[7]~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout  = (\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout  $ (\rtc_inst|bin_to_bcd_sec|bcd~4_combout )) # (!\rtc_inst|bin_to_bcd_sec|bcd~12_combout )

	.dataa(\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~12_combout ),
	.datac(gnd),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[7]~4 .lut_mask = 16'h77BB;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N28
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[7]~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout  & (((\rtc_inst|bin_to_bcd_sec|bcd~14_combout  & \rtc_inst|bin_to_bcd_sec|bcd~9_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout  & 
// (\rtc_inst|bin_to_bcd_sec|bcd~13_combout ))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~13_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~14_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[7]~7 .lut_mask = 16'hC0AA;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N30
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|LessThan31~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|LessThan31~0_combout  = (\rtc_inst|bin_to_bcd_sec|bcd~13_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout ) # ((\rtc_inst|bin_to_bcd_sec|bcd~14_combout  & \rtc_inst|bin_to_bcd_sec|bcd~9_combout )))) # 
// (!\rtc_inst|bin_to_bcd_sec|bcd~13_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~14_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~9_combout )))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~13_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~14_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|LessThan31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|LessThan31~0 .lut_mask = 16'hEAC0;
defparam \rtc_inst|bin_to_bcd_sec|LessThan31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[6]~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  = \rtc_inst|bin_to_bcd_sec|bcd~12_combout  $ (((\rtc_inst|bin_to_bcd_sec|LessThan31~0_combout  & (\rtc_inst|bin_to_bcd_sec|bcd~4_combout  $ (!\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|bcd~12_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|LessThan31~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[6]~6 .lut_mask = 16'h6C9C;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N16
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_sec|num_bcd[5]~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  = \rtc_inst|bin_to_bcd_sec|LessThan26~0_combout  $ (\rtc_inst|bin_to_bcd_sec|LessThan31~0_combout  $ (!\rtc_inst|bin_to_bcd_sec|bcd~4_combout ))

	.dataa(\rtc_inst|bin_to_bcd_sec|LessThan26~0_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_sec|LessThan31~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[5]~5 .lut_mask = 16'h5AA5;
defparam \rtc_inst|bin_to_bcd_sec|num_bcd[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N6
fiftyfivenm_lcell_comb \rtc_inst|Mux13~0 (
// Equation(s):
// \rtc_inst|Mux13~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & (((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux13~0 .lut_mask = 16'h1ECC;
defparam \rtc_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux12~0 (
// Equation(s):
// \rtc_inst|Mux12~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  & (((!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  & 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout  $ (\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux12~0 .lut_mask = 16'h0DCE;
defparam \rtc_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N18
fiftyfivenm_lcell_comb \rtc_inst|Mux11~0 (
// Equation(s):
// \rtc_inst|Mux11~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout )))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & (((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux11~0 .lut_mask = 16'h0CEC;
defparam \rtc_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N20
fiftyfivenm_lcell_comb \rtc_inst|Mux10~0 (
// Equation(s):
// \rtc_inst|Mux10~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ) # ((!\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout  & !\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux10~0 .lut_mask = 16'h1ECD;
defparam \rtc_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N22
fiftyfivenm_lcell_comb \rtc_inst|Mux9~0 (
// Equation(s):
// \rtc_inst|Mux9~0_combout  = ((\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & ((!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ))) # 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout )

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux9~0 .lut_mask = 16'h5FDD;
defparam \rtc_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N24
fiftyfivenm_lcell_comb \rtc_inst|Mux8~0 (
// Equation(s):
// \rtc_inst|Mux8~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & ((!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & 
// (\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  $ (\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout )) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout 
// )))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux8~0 .lut_mask = 16'h1CFD;
defparam \rtc_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N2
fiftyfivenm_lcell_comb \rtc_inst|Mux7~0 (
// Equation(s):
// \rtc_inst|Mux7~0_combout  = (\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  $ (!\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout )))) # (!\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout  & 
// (!\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout  & ((\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_sec|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_sec|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_sec|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_sec|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux7~0 .lut_mask = 16'hC332;
defparam \rtc_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
fiftyfivenm_lcell_comb \rtc_inst|Add4~0 (
// Equation(s):
// \rtc_inst|Add4~0_combout  = \rtc_inst|min_cnt [0] $ (VCC)
// \rtc_inst|Add4~1  = CARRY(\rtc_inst|min_cnt [0])

	.dataa(gnd),
	.datab(\rtc_inst|min_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rtc_inst|Add4~0_combout ),
	.cout(\rtc_inst|Add4~1 ));
// synopsys translate_off
defparam \rtc_inst|Add4~0 .lut_mask = 16'h33CC;
defparam \rtc_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
fiftyfivenm_lcell_comb \rtc_inst|Equal0~2 (
// Equation(s):
// \rtc_inst|Equal0~2_combout  = (\rtc_inst|Equal0~0_combout  & \rtc_inst|Equal0~1_combout )

	.dataa(\rtc_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(\rtc_inst|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal0~2 .lut_mask = 16'hA0A0;
defparam \rtc_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N5
dffeas \rtc_inst|min_cnt[0] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add4~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[0] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
fiftyfivenm_lcell_comb \rtc_inst|Add4~2 (
// Equation(s):
// \rtc_inst|Add4~2_combout  = (\rtc_inst|min_cnt [1] & (!\rtc_inst|Add4~1 )) # (!\rtc_inst|min_cnt [1] & ((\rtc_inst|Add4~1 ) # (GND)))
// \rtc_inst|Add4~3  = CARRY((!\rtc_inst|Add4~1 ) # (!\rtc_inst|min_cnt [1]))

	.dataa(\rtc_inst|min_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~1 ),
	.combout(\rtc_inst|Add4~2_combout ),
	.cout(\rtc_inst|Add4~3 ));
// synopsys translate_off
defparam \rtc_inst|Add4~2 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y46_N7
dffeas \rtc_inst|min_cnt[1] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add4~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[1] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
fiftyfivenm_lcell_comb \rtc_inst|Add4~4 (
// Equation(s):
// \rtc_inst|Add4~4_combout  = (\rtc_inst|min_cnt [2] & (\rtc_inst|Add4~3  $ (GND))) # (!\rtc_inst|min_cnt [2] & (!\rtc_inst|Add4~3  & VCC))
// \rtc_inst|Add4~5  = CARRY((\rtc_inst|min_cnt [2] & !\rtc_inst|Add4~3 ))

	.dataa(\rtc_inst|min_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~3 ),
	.combout(\rtc_inst|Add4~4_combout ),
	.cout(\rtc_inst|Add4~5 ));
// synopsys translate_off
defparam \rtc_inst|Add4~4 .lut_mask = 16'hA50A;
defparam \rtc_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
fiftyfivenm_lcell_comb \rtc_inst|Equal1~1 (
// Equation(s):
// \rtc_inst|Equal1~1_combout  = (!\rtc_inst|min_cnt [2] & (\rtc_inst|min_cnt [3] & (\rtc_inst|min_cnt [0] & \rtc_inst|min_cnt [1])))

	.dataa(\rtc_inst|min_cnt [2]),
	.datab(\rtc_inst|min_cnt [3]),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|min_cnt [1]),
	.cin(gnd),
	.combout(\rtc_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal1~1 .lut_mask = 16'h4000;
defparam \rtc_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
fiftyfivenm_lcell_comb \rtc_inst|min_cnt~3 (
// Equation(s):
// \rtc_inst|min_cnt~3_combout  = (\rtc_inst|Add4~4_combout  & ((!\rtc_inst|Equal1~1_combout ) # (!\rtc_inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\rtc_inst|Equal1~0_combout ),
	.datac(\rtc_inst|Add4~4_combout ),
	.datad(\rtc_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\rtc_inst|min_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|min_cnt~3 .lut_mask = 16'h30F0;
defparam \rtc_inst|min_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N23
dffeas \rtc_inst|min_cnt[2] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|min_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[2] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
fiftyfivenm_lcell_comb \rtc_inst|Add4~6 (
// Equation(s):
// \rtc_inst|Add4~6_combout  = (\rtc_inst|min_cnt [3] & (!\rtc_inst|Add4~5 )) # (!\rtc_inst|min_cnt [3] & ((\rtc_inst|Add4~5 ) # (GND)))
// \rtc_inst|Add4~7  = CARRY((!\rtc_inst|Add4~5 ) # (!\rtc_inst|min_cnt [3]))

	.dataa(gnd),
	.datab(\rtc_inst|min_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~5 ),
	.combout(\rtc_inst|Add4~6_combout ),
	.cout(\rtc_inst|Add4~7 ));
// synopsys translate_off
defparam \rtc_inst|Add4~6 .lut_mask = 16'h3C3F;
defparam \rtc_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
fiftyfivenm_lcell_comb \rtc_inst|min_cnt~2 (
// Equation(s):
// \rtc_inst|min_cnt~2_combout  = (\rtc_inst|Add4~6_combout  & ((!\rtc_inst|Equal1~0_combout ) # (!\rtc_inst|Equal1~1_combout )))

	.dataa(\rtc_inst|Add4~6_combout ),
	.datab(\rtc_inst|Equal1~1_combout ),
	.datac(gnd),
	.datad(\rtc_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|min_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|min_cnt~2 .lut_mask = 16'h22AA;
defparam \rtc_inst|min_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N29
dffeas \rtc_inst|min_cnt[3] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|min_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[3] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
fiftyfivenm_lcell_comb \rtc_inst|Add4~8 (
// Equation(s):
// \rtc_inst|Add4~8_combout  = (\rtc_inst|min_cnt [4] & (\rtc_inst|Add4~7  $ (GND))) # (!\rtc_inst|min_cnt [4] & (!\rtc_inst|Add4~7  & VCC))
// \rtc_inst|Add4~9  = CARRY((\rtc_inst|min_cnt [4] & !\rtc_inst|Add4~7 ))

	.dataa(gnd),
	.datab(\rtc_inst|min_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~7 ),
	.combout(\rtc_inst|Add4~8_combout ),
	.cout(\rtc_inst|Add4~9 ));
// synopsys translate_off
defparam \rtc_inst|Add4~8 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N14
fiftyfivenm_lcell_comb \rtc_inst|Add4~10 (
// Equation(s):
// \rtc_inst|Add4~10_combout  = (\rtc_inst|min_cnt [5] & (!\rtc_inst|Add4~9 )) # (!\rtc_inst|min_cnt [5] & ((\rtc_inst|Add4~9 ) # (GND)))
// \rtc_inst|Add4~11  = CARRY((!\rtc_inst|Add4~9 ) # (!\rtc_inst|min_cnt [5]))

	.dataa(\rtc_inst|min_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~9 ),
	.combout(\rtc_inst|Add4~10_combout ),
	.cout(\rtc_inst|Add4~11 ));
// synopsys translate_off
defparam \rtc_inst|Add4~10 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
fiftyfivenm_lcell_comb \rtc_inst|min_cnt~1 (
// Equation(s):
// \rtc_inst|min_cnt~1_combout  = (\rtc_inst|Add4~10_combout  & ((!\rtc_inst|Equal1~1_combout ) # (!\rtc_inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\rtc_inst|Equal1~0_combout ),
	.datac(\rtc_inst|Add4~10_combout ),
	.datad(\rtc_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\rtc_inst|min_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|min_cnt~1 .lut_mask = 16'h30F0;
defparam \rtc_inst|min_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N27
dffeas \rtc_inst|min_cnt[5] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|min_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[5] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
fiftyfivenm_lcell_comb \rtc_inst|Add4~12 (
// Equation(s):
// \rtc_inst|Add4~12_combout  = (\rtc_inst|min_cnt [6] & (\rtc_inst|Add4~11  $ (GND))) # (!\rtc_inst|min_cnt [6] & (!\rtc_inst|Add4~11  & VCC))
// \rtc_inst|Add4~13  = CARRY((\rtc_inst|min_cnt [6] & !\rtc_inst|Add4~11 ))

	.dataa(gnd),
	.datab(\rtc_inst|min_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add4~11 ),
	.combout(\rtc_inst|Add4~12_combout ),
	.cout(\rtc_inst|Add4~13 ));
// synopsys translate_off
defparam \rtc_inst|Add4~12 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y46_N17
dffeas \rtc_inst|min_cnt[6] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add4~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[6] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
fiftyfivenm_lcell_comb \rtc_inst|Add4~14 (
// Equation(s):
// \rtc_inst|Add4~14_combout  = \rtc_inst|min_cnt [7] $ (\rtc_inst|Add4~13 )

	.dataa(\rtc_inst|min_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rtc_inst|Add4~13 ),
	.combout(\rtc_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Add4~14 .lut_mask = 16'h5A5A;
defparam \rtc_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y46_N19
dffeas \rtc_inst|min_cnt[7] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add4~14_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[7] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
fiftyfivenm_lcell_comb \rtc_inst|Equal1~0 (
// Equation(s):
// \rtc_inst|Equal1~0_combout  = (!\rtc_inst|min_cnt [7] & (\rtc_inst|min_cnt [4] & (\rtc_inst|min_cnt [5] & !\rtc_inst|min_cnt [6])))

	.dataa(\rtc_inst|min_cnt [7]),
	.datab(\rtc_inst|min_cnt [4]),
	.datac(\rtc_inst|min_cnt [5]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \rtc_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
fiftyfivenm_lcell_comb \rtc_inst|min_cnt~0 (
// Equation(s):
// \rtc_inst|min_cnt~0_combout  = (\rtc_inst|Add4~8_combout  & ((!\rtc_inst|Equal1~1_combout ) # (!\rtc_inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\rtc_inst|Equal1~0_combout ),
	.datac(\rtc_inst|Add4~8_combout ),
	.datad(\rtc_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\rtc_inst|min_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|min_cnt~0 .lut_mask = 16'h30F0;
defparam \rtc_inst|min_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N1
dffeas \rtc_inst|min_cnt[4] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|min_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|min_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|min_cnt[4] .is_wysiwyg = "true";
defparam \rtc_inst|min_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N16
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~0_combout  = (\rtc_inst|min_cnt [4] & (\rtc_inst|min_cnt [6] $ (((\rtc_inst|min_cnt [5]) # (!\rtc_inst|min_cnt [7]))))) # (!\rtc_inst|min_cnt [4] & ((\rtc_inst|min_cnt [5] & (!\rtc_inst|min_cnt [7] & \rtc_inst|min_cnt [6])) # 
// (!\rtc_inst|min_cnt [5] & (\rtc_inst|min_cnt [7] & !\rtc_inst|min_cnt [6]))))

	.dataa(\rtc_inst|min_cnt [4]),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~0 .lut_mask = 16'h249A;
defparam \rtc_inst|bin_to_bcd_min|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N28
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~2_combout  = (\rtc_inst|min_cnt [5] & (!\rtc_inst|min_cnt [7] & ((\rtc_inst|min_cnt [4]) # (!\rtc_inst|min_cnt [6])))) # (!\rtc_inst|min_cnt [5] & (\rtc_inst|min_cnt [7] & ((\rtc_inst|min_cnt [6]) # (!\rtc_inst|min_cnt [4]))))

	.dataa(\rtc_inst|min_cnt [4]),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~2 .lut_mask = 16'h381C;
defparam \rtc_inst|bin_to_bcd_min|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~1_combout  = (\rtc_inst|min_cnt [4] & (!\rtc_inst|min_cnt [5] & (\rtc_inst|min_cnt [7] & !\rtc_inst|min_cnt [6]))) # (!\rtc_inst|min_cnt [4] & (\rtc_inst|min_cnt [6] & (\rtc_inst|min_cnt [5] $ (!\rtc_inst|min_cnt [7]))))

	.dataa(\rtc_inst|min_cnt [4]),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~1 .lut_mask = 16'h4120;
defparam \rtc_inst|bin_to_bcd_min|bcd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N14
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~3_combout  = (\rtc_inst|bin_to_bcd_min|bcd~2_combout  & (!\rtc_inst|min_cnt [3] & ((\rtc_inst|bin_to_bcd_min|bcd~0_combout ) # (\rtc_inst|bin_to_bcd_min|bcd~1_combout )))) # (!\rtc_inst|bin_to_bcd_min|bcd~2_combout  & 
// ((\rtc_inst|bin_to_bcd_min|bcd~1_combout  $ (\rtc_inst|min_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.datad(\rtc_inst|min_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~3 .lut_mask = 16'h03F8;
defparam \rtc_inst|bin_to_bcd_min|bcd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~4_combout  = (\rtc_inst|bin_to_bcd_min|bcd~2_combout  & (!\rtc_inst|bin_to_bcd_min|bcd~0_combout  & ((!\rtc_inst|min_cnt [3])))) # (!\rtc_inst|bin_to_bcd_min|bcd~2_combout  & (\rtc_inst|bin_to_bcd_min|bcd~1_combout  & 
// ((\rtc_inst|bin_to_bcd_min|bcd~0_combout ) # (\rtc_inst|min_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.datad(\rtc_inst|min_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~4 .lut_mask = 16'h3064;
defparam \rtc_inst|bin_to_bcd_min|bcd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N2
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~5_combout  = (\rtc_inst|bin_to_bcd_min|bcd~0_combout  & ((\rtc_inst|min_cnt [3]) # ((!\rtc_inst|bin_to_bcd_min|bcd~2_combout  & !\rtc_inst|bin_to_bcd_min|bcd~1_combout )))) # (!\rtc_inst|bin_to_bcd_min|bcd~0_combout  & 
// (((\rtc_inst|bin_to_bcd_min|bcd~1_combout  & !\rtc_inst|min_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.datad(\rtc_inst|min_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~5 .lut_mask = 16'hAA52;
defparam \rtc_inst|bin_to_bcd_min|bcd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N16
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~6_combout  = (\rtc_inst|bin_to_bcd_min|bcd~4_combout  & (((!\rtc_inst|min_cnt [2])))) # (!\rtc_inst|bin_to_bcd_min|bcd~4_combout  & ((\rtc_inst|bin_to_bcd_min|bcd~5_combout  & (\rtc_inst|bin_to_bcd_min|bcd~3_combout  & 
// !\rtc_inst|min_cnt [2])) # (!\rtc_inst|bin_to_bcd_min|bcd~5_combout  & ((\rtc_inst|min_cnt [2])))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~5_combout ),
	.datad(\rtc_inst|min_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~6 .lut_mask = 16'h03EC;
defparam \rtc_inst|bin_to_bcd_min|bcd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N4
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~8 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~8_combout  = (\rtc_inst|bin_to_bcd_min|bcd~3_combout  & ((\rtc_inst|min_cnt [2]) # ((!\rtc_inst|bin_to_bcd_min|bcd~4_combout  & !\rtc_inst|bin_to_bcd_min|bcd~5_combout )))) # (!\rtc_inst|bin_to_bcd_min|bcd~3_combout  & 
// (\rtc_inst|bin_to_bcd_min|bcd~4_combout  & ((!\rtc_inst|min_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~5_combout ),
	.datad(\rtc_inst|min_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~8 .lut_mask = 16'hAA46;
defparam \rtc_inst|bin_to_bcd_min|bcd~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N18
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~7_combout  = (\rtc_inst|bin_to_bcd_min|bcd~5_combout  & (!\rtc_inst|bin_to_bcd_min|bcd~3_combout  & ((!\rtc_inst|min_cnt [2])))) # (!\rtc_inst|bin_to_bcd_min|bcd~5_combout  & (\rtc_inst|bin_to_bcd_min|bcd~4_combout  & 
// ((\rtc_inst|bin_to_bcd_min|bcd~3_combout ) # (\rtc_inst|min_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~5_combout ),
	.datad(\rtc_inst|min_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~7 .lut_mask = 16'h0C58;
defparam \rtc_inst|bin_to_bcd_min|bcd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[3]~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  = (\rtc_inst|bin_to_bcd_min|bcd~8_combout  & (!\rtc_inst|min_cnt [1] & (!\rtc_inst|bin_to_bcd_min|bcd~6_combout ))) # (!\rtc_inst|bin_to_bcd_min|bcd~8_combout  & (\rtc_inst|bin_to_bcd_min|bcd~7_combout  & 
// ((\rtc_inst|min_cnt [1]) # (\rtc_inst|bin_to_bcd_min|bcd~6_combout ))))

	.dataa(\rtc_inst|min_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~8_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~7_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[3]~2 .lut_mask = 16'h1E10;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[2]~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  = (\rtc_inst|min_cnt [1] & (\rtc_inst|bin_to_bcd_min|bcd~6_combout )) # (!\rtc_inst|min_cnt [1] & ((\rtc_inst|bin_to_bcd_min|bcd~6_combout  & (!\rtc_inst|bin_to_bcd_min|bcd~8_combout  & 
// !\rtc_inst|bin_to_bcd_min|bcd~7_combout )) # (!\rtc_inst|bin_to_bcd_min|bcd~6_combout  & ((\rtc_inst|bin_to_bcd_min|bcd~7_combout )))))

	.dataa(\rtc_inst|min_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~8_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~7_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[2]~1 .lut_mask = 16'h998C;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N6
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[1]~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  = (\rtc_inst|min_cnt [1] & (((!\rtc_inst|bin_to_bcd_min|bcd~8_combout  & !\rtc_inst|bin_to_bcd_min|bcd~7_combout )))) # (!\rtc_inst|min_cnt [1] & ((\rtc_inst|bin_to_bcd_min|bcd~7_combout ) # 
// ((\rtc_inst|bin_to_bcd_min|bcd~6_combout  & \rtc_inst|bin_to_bcd_min|bcd~8_combout ))))

	.dataa(\rtc_inst|min_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~8_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~7_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[1]~0 .lut_mask = 16'h554A;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
fiftyfivenm_lcell_comb \rtc_inst|Mux20~0 (
// Equation(s):
// \rtc_inst|Mux20~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout )) # (!\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  $ 
// (((!\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & \rtc_inst|min_cnt [0])))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux20~0 .lut_mask = 16'hAA9C;
defparam \rtc_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
fiftyfivenm_lcell_comb \rtc_inst|Mux19~0 (
// Equation(s):
// \rtc_inst|Mux19~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ) # ((\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout )))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & 
// (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & (\rtc_inst|min_cnt [0] $ (\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux19~0 .lut_mask = 16'hAEC8;
defparam \rtc_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux18~0 (
// Equation(s):
// \rtc_inst|Mux18~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout )) # (!\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & 
// ((\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ) # (!\rtc_inst|min_cnt [0]))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux18~0 .lut_mask = 16'hAB88;
defparam \rtc_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N2
fiftyfivenm_lcell_comb \rtc_inst|Mux17~0 (
// Equation(s):
// \rtc_inst|Mux17~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ) # ((\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & \rtc_inst|min_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  $ (((!\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & \rtc_inst|min_cnt [0])))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux17~0 .lut_mask = 16'hEA9C;
defparam \rtc_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
fiftyfivenm_lcell_comb \rtc_inst|Mux16~0 (
// Equation(s):
// \rtc_inst|Mux16~0_combout  = (\rtc_inst|min_cnt [0]) # ((\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout )) # (!\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout  & 
// ((\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux16~0 .lut_mask = 16'hFAFC;
defparam \rtc_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N14
fiftyfivenm_lcell_comb \rtc_inst|Mux15~0 (
// Equation(s):
// \rtc_inst|Mux15~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ) # ((\rtc_inst|min_cnt [0] & \rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout )))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ) # ((!\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & \rtc_inst|min_cnt [0]))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux15~0 .lut_mask = 16'hFB98;
defparam \rtc_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N24
fiftyfivenm_lcell_comb \rtc_inst|Mux14~0 (
// Equation(s):
// \rtc_inst|Mux14~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & (!\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  & ((!\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ) # (!\rtc_inst|min_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout  $ (((\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[3]~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[2]~1_combout ),
	.datac(\rtc_inst|min_cnt [0]),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux14~0 .lut_mask = 16'h1566;
defparam \rtc_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[4]~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout  = \rtc_inst|bin_to_bcd_min|bcd~7_combout  $ ((((!\rtc_inst|min_cnt [1] & !\rtc_inst|bin_to_bcd_min|bcd~6_combout )) # (!\rtc_inst|bin_to_bcd_min|bcd~8_combout )))

	.dataa(\rtc_inst|min_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~8_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~7_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[4]~3 .lut_mask = 16'hE01F;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~9 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~9_combout  = \rtc_inst|bin_to_bcd_min|bcd~1_combout  $ ((((!\rtc_inst|bin_to_bcd_min|bcd~0_combout  & !\rtc_inst|min_cnt [3])) # (!\rtc_inst|bin_to_bcd_min|bcd~2_combout )))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.datad(\rtc_inst|min_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~9 .lut_mask = 16'hC387;
defparam \rtc_inst|bin_to_bcd_min|bcd~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~10 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~10_combout  = (\rtc_inst|min_cnt [5] & (((!\rtc_inst|min_cnt [4] & \rtc_inst|min_cnt [7])) # (!\rtc_inst|min_cnt [6]))) # (!\rtc_inst|min_cnt [5] & ((\rtc_inst|min_cnt [7] & ((\rtc_inst|min_cnt [6]))) # (!\rtc_inst|min_cnt [7] 
// & ((!\rtc_inst|min_cnt [6]) # (!\rtc_inst|min_cnt [4])))))

	.dataa(\rtc_inst|min_cnt [4]),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~10 .lut_mask = 16'h71CF;
defparam \rtc_inst|bin_to_bcd_min|bcd~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N20
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~11 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~11_combout  = (\rtc_inst|min_cnt [7] & ((\rtc_inst|min_cnt [5]) # (\rtc_inst|min_cnt [6])))

	.dataa(gnd),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~11 .lut_mask = 16'hF0C0;
defparam \rtc_inst|bin_to_bcd_min|bcd~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~12 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~12_combout  = (\rtc_inst|bin_to_bcd_min|bcd~9_combout  & ((\rtc_inst|bin_to_bcd_min|bcd~10_combout ) # (!\rtc_inst|bin_to_bcd_min|bcd~11_combout ))) # (!\rtc_inst|bin_to_bcd_min|bcd~9_combout  & 
// ((\rtc_inst|bin_to_bcd_min|bcd~11_combout )))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~9_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~10_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~12 .lut_mask = 16'hDADA;
defparam \rtc_inst|bin_to_bcd_min|bcd~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N4
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|LessThan22~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|LessThan22~0_combout  = (\rtc_inst|bin_to_bcd_min|bcd~1_combout ) # ((\rtc_inst|bin_to_bcd_min|bcd~2_combout  & ((\rtc_inst|bin_to_bcd_min|bcd~0_combout ) # (\rtc_inst|min_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~1_combout ),
	.datad(\rtc_inst|min_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|LessThan22~0 .lut_mask = 16'hFCF8;
defparam \rtc_inst|bin_to_bcd_min|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N30
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|LessThan26~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|LessThan26~0_combout  = (\rtc_inst|bin_to_bcd_min|bcd~0_combout  & ((\rtc_inst|min_cnt [3] & ((\rtc_inst|min_cnt [2]) # (!\rtc_inst|bin_to_bcd_min|LessThan22~0_combout ))) # (!\rtc_inst|min_cnt [3] & 
// (!\rtc_inst|bin_to_bcd_min|LessThan22~0_combout  & \rtc_inst|min_cnt [2])))) # (!\rtc_inst|bin_to_bcd_min|bcd~0_combout  & (!\rtc_inst|min_cnt [3] & (\rtc_inst|bin_to_bcd_min|LessThan22~0_combout )))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~0_combout ),
	.datab(\rtc_inst|min_cnt [3]),
	.datac(\rtc_inst|bin_to_bcd_min|LessThan22~0_combout ),
	.datad(\rtc_inst|min_cnt [2]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|LessThan26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|LessThan26~0 .lut_mask = 16'h9A18;
defparam \rtc_inst|bin_to_bcd_min|LessThan26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[7]~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout  = (\rtc_inst|bin_to_bcd_min|LessThan26~0_combout  $ (\rtc_inst|bin_to_bcd_min|bcd~4_combout )) # (!\rtc_inst|bin_to_bcd_min|bcd~12_combout )

	.dataa(gnd),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~12_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|LessThan26~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[7]~4 .lut_mask = 16'h3FF3;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N20
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~13 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~13_combout  = (!\rtc_inst|bin_to_bcd_min|bcd~10_combout  & ((!\rtc_inst|bin_to_bcd_min|bcd~11_combout ) # (!\rtc_inst|bin_to_bcd_min|bcd~9_combout )))

	.dataa(\rtc_inst|bin_to_bcd_min|bcd~9_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~10_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~13 .lut_mask = 16'h1313;
defparam \rtc_inst|bin_to_bcd_min|bcd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N22
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|bcd~14 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|bcd~14_combout  = (\rtc_inst|min_cnt [7] & ((\rtc_inst|min_cnt [5] & ((!\rtc_inst|min_cnt [6]) # (!\rtc_inst|min_cnt [4]))) # (!\rtc_inst|min_cnt [5] & ((\rtc_inst|min_cnt [6])))))

	.dataa(\rtc_inst|min_cnt [4]),
	.datab(\rtc_inst|min_cnt [5]),
	.datac(\rtc_inst|min_cnt [7]),
	.datad(\rtc_inst|min_cnt [6]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|bcd~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|bcd~14 .lut_mask = 16'h70C0;
defparam \rtc_inst|bin_to_bcd_min|bcd~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N28
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[7]~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout  & (((\rtc_inst|bin_to_bcd_min|bcd~9_combout  & \rtc_inst|bin_to_bcd_min|bcd~14_combout )))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout  & 
// (\rtc_inst|bin_to_bcd_min|bcd~13_combout ))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~13_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~14_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[7]~7 .lut_mask = 16'hE444;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N22
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|LessThan31~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|LessThan31~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout  & ((\rtc_inst|bin_to_bcd_min|bcd~13_combout ) # ((\rtc_inst|bin_to_bcd_min|bcd~9_combout  & \rtc_inst|bin_to_bcd_min|bcd~14_combout )))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout  & (((\rtc_inst|bin_to_bcd_min|bcd~9_combout  & \rtc_inst|bin_to_bcd_min|bcd~14_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[7]~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~13_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|bcd~9_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~14_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|LessThan31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|LessThan31~0 .lut_mask = 16'hF888;
defparam \rtc_inst|bin_to_bcd_min|LessThan31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[6]~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  = \rtc_inst|bin_to_bcd_min|bcd~12_combout  $ (((\rtc_inst|bin_to_bcd_min|LessThan31~0_combout  & (\rtc_inst|bin_to_bcd_min|LessThan26~0_combout  $ (!\rtc_inst|bin_to_bcd_min|bcd~4_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_min|LessThan31~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|bcd~12_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|LessThan26~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[6]~6 .lut_mask = 16'h6CC6;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_min|num_bcd[5]~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  = \rtc_inst|bin_to_bcd_min|LessThan31~0_combout  $ (\rtc_inst|bin_to_bcd_min|LessThan26~0_combout  $ (!\rtc_inst|bin_to_bcd_min|bcd~4_combout ))

	.dataa(\rtc_inst|bin_to_bcd_min|LessThan31~0_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_min|LessThan26~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_min|num_bcd[5]~5 .lut_mask = 16'h5AA5;
defparam \rtc_inst|bin_to_bcd_min|num_bcd[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N14
fiftyfivenm_lcell_comb \rtc_inst|Mux27~0 (
// Equation(s):
// \rtc_inst|Mux27~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & (((\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux27~0 .lut_mask = 16'h1ECC;
defparam \rtc_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N16
fiftyfivenm_lcell_comb \rtc_inst|Mux26~0 (
// Equation(s):
// \rtc_inst|Mux26~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  & (((!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ) # (!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout )))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  & 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout  $ (\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux26~0 .lut_mask = 16'h0DCE;
defparam \rtc_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N18
fiftyfivenm_lcell_comb \rtc_inst|Mux25~0 (
// Equation(s):
// \rtc_inst|Mux25~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout )))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & (((\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux25~0 .lut_mask = 16'h0CEC;
defparam \rtc_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N12
fiftyfivenm_lcell_comb \rtc_inst|Mux24~0 (
// Equation(s):
// \rtc_inst|Mux24~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ) # ((!\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout  & !\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux24~0 .lut_mask = 16'h1ECD;
defparam \rtc_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N30
fiftyfivenm_lcell_comb \rtc_inst|Mux23~0 (
// Equation(s):
// \rtc_inst|Mux23~0_combout  = ((\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & ((!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ))) # 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout )

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux23~0 .lut_mask = 16'h5FDD;
defparam \rtc_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux22~0 (
// Equation(s):
// \rtc_inst|Mux22~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & ((!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & 
// (\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout )))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  $ (\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout )) # (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout 
// )))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux22~0 .lut_mask = 16'h1CFD;
defparam \rtc_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N2
fiftyfivenm_lcell_comb \rtc_inst|Mux21~0 (
// Equation(s):
// \rtc_inst|Mux21~0_combout  = (\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  $ (!\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout )))) # (!\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout  & 
// (!\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout  & ((\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ) # (\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_min|num_bcd[4]~3_combout ),
	.datab(\rtc_inst|bin_to_bcd_min|num_bcd[7]~7_combout ),
	.datac(\rtc_inst|bin_to_bcd_min|num_bcd[6]~6_combout ),
	.datad(\rtc_inst|bin_to_bcd_min|num_bcd[5]~5_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux21~0 .lut_mask = 16'hC332;
defparam \rtc_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
fiftyfivenm_lcell_comb \rtc_inst|Add3~0 (
// Equation(s):
// \rtc_inst|Add3~0_combout  = \rtc_inst|hour_cnt [0] $ (VCC)
// \rtc_inst|Add3~1  = CARRY(\rtc_inst|hour_cnt [0])

	.dataa(gnd),
	.datab(\rtc_inst|hour_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rtc_inst|Add3~0_combout ),
	.cout(\rtc_inst|Add3~1 ));
// synopsys translate_off
defparam \rtc_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \rtc_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
fiftyfivenm_lcell_comb \rtc_inst|hour_cnt[7]~0 (
// Equation(s):
// \rtc_inst|hour_cnt[7]~0_combout  = (\rtc_inst|Equal0~0_combout  & (\rtc_inst|Equal1~1_combout  & (\rtc_inst|Equal0~1_combout  & \rtc_inst|Equal1~0_combout )))

	.dataa(\rtc_inst|Equal0~0_combout ),
	.datab(\rtc_inst|Equal1~1_combout ),
	.datac(\rtc_inst|Equal0~1_combout ),
	.datad(\rtc_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|hour_cnt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|hour_cnt[7]~0 .lut_mask = 16'h8000;
defparam \rtc_inst|hour_cnt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N9
dffeas \rtc_inst|hour_cnt[0] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[0] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
fiftyfivenm_lcell_comb \rtc_inst|Add3~2 (
// Equation(s):
// \rtc_inst|Add3~2_combout  = (\rtc_inst|hour_cnt [1] & (!\rtc_inst|Add3~1 )) # (!\rtc_inst|hour_cnt [1] & ((\rtc_inst|Add3~1 ) # (GND)))
// \rtc_inst|Add3~3  = CARRY((!\rtc_inst|Add3~1 ) # (!\rtc_inst|hour_cnt [1]))

	.dataa(\rtc_inst|hour_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~1 ),
	.combout(\rtc_inst|Add3~2_combout ),
	.cout(\rtc_inst|Add3~3 ));
// synopsys translate_off
defparam \rtc_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N11
dffeas \rtc_inst|hour_cnt[1] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[1] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
fiftyfivenm_lcell_comb \rtc_inst|Add3~4 (
// Equation(s):
// \rtc_inst|Add3~4_combout  = (\rtc_inst|hour_cnt [2] & (\rtc_inst|Add3~3  $ (GND))) # (!\rtc_inst|hour_cnt [2] & (!\rtc_inst|Add3~3  & VCC))
// \rtc_inst|Add3~5  = CARRY((\rtc_inst|hour_cnt [2] & !\rtc_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\rtc_inst|hour_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~3 ),
	.combout(\rtc_inst|Add3~4_combout ),
	.cout(\rtc_inst|Add3~5 ));
// synopsys translate_off
defparam \rtc_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \rtc_inst|hour_cnt[2] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[2] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
fiftyfivenm_lcell_comb \rtc_inst|Add3~6 (
// Equation(s):
// \rtc_inst|Add3~6_combout  = (\rtc_inst|hour_cnt [3] & (!\rtc_inst|Add3~5 )) # (!\rtc_inst|hour_cnt [3] & ((\rtc_inst|Add3~5 ) # (GND)))
// \rtc_inst|Add3~7  = CARRY((!\rtc_inst|Add3~5 ) # (!\rtc_inst|hour_cnt [3]))

	.dataa(\rtc_inst|hour_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~5 ),
	.combout(\rtc_inst|Add3~6_combout ),
	.cout(\rtc_inst|Add3~7 ));
// synopsys translate_off
defparam \rtc_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
fiftyfivenm_lcell_comb \rtc_inst|hour_cnt~2 (
// Equation(s):
// \rtc_inst|hour_cnt~2_combout  = (!\rtc_inst|Equal2~2_combout  & \rtc_inst|Add3~6_combout )

	.dataa(\rtc_inst|Equal2~2_combout ),
	.datab(gnd),
	.datac(\rtc_inst|Add3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|hour_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|hour_cnt~2 .lut_mask = 16'h5050;
defparam \rtc_inst|hour_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N7
dffeas \rtc_inst|hour_cnt[3] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|hour_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[3] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
fiftyfivenm_lcell_comb \rtc_inst|Equal2~1 (
// Equation(s):
// \rtc_inst|Equal2~1_combout  = (!\rtc_inst|hour_cnt [3] & (\rtc_inst|hour_cnt [2] & (\rtc_inst|hour_cnt [0] & \rtc_inst|hour_cnt [1])))

	.dataa(\rtc_inst|hour_cnt [3]),
	.datab(\rtc_inst|hour_cnt [2]),
	.datac(\rtc_inst|hour_cnt [0]),
	.datad(\rtc_inst|hour_cnt [1]),
	.cin(gnd),
	.combout(\rtc_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal2~1 .lut_mask = 16'h4000;
defparam \rtc_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
fiftyfivenm_lcell_comb \rtc_inst|Add3~10 (
// Equation(s):
// \rtc_inst|Add3~10_combout  = (\rtc_inst|hour_cnt [5] & (!\rtc_inst|Add3~9 )) # (!\rtc_inst|hour_cnt [5] & ((\rtc_inst|Add3~9 ) # (GND)))
// \rtc_inst|Add3~11  = CARRY((!\rtc_inst|Add3~9 ) # (!\rtc_inst|hour_cnt [5]))

	.dataa(\rtc_inst|hour_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~9 ),
	.combout(\rtc_inst|Add3~10_combout ),
	.cout(\rtc_inst|Add3~11 ));
// synopsys translate_off
defparam \rtc_inst|Add3~10 .lut_mask = 16'h5A5F;
defparam \rtc_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
fiftyfivenm_lcell_comb \rtc_inst|Add3~12 (
// Equation(s):
// \rtc_inst|Add3~12_combout  = (\rtc_inst|hour_cnt [6] & (\rtc_inst|Add3~11  $ (GND))) # (!\rtc_inst|hour_cnt [6] & (!\rtc_inst|Add3~11  & VCC))
// \rtc_inst|Add3~13  = CARRY((\rtc_inst|hour_cnt [6] & !\rtc_inst|Add3~11 ))

	.dataa(gnd),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~11 ),
	.combout(\rtc_inst|Add3~12_combout ),
	.cout(\rtc_inst|Add3~13 ));
// synopsys translate_off
defparam \rtc_inst|Add3~12 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \rtc_inst|hour_cnt[6] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[6] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
fiftyfivenm_lcell_comb \rtc_inst|Equal2~0 (
// Equation(s):
// \rtc_inst|Equal2~0_combout  = (!\rtc_inst|hour_cnt [6] & !\rtc_inst|hour_cnt [5])

	.dataa(gnd),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(\rtc_inst|hour_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rtc_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal2~0 .lut_mask = 16'h0303;
defparam \rtc_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
fiftyfivenm_lcell_comb \rtc_inst|Add3~14 (
// Equation(s):
// \rtc_inst|Add3~14_combout  = \rtc_inst|hour_cnt [7] $ (\rtc_inst|Add3~13 )

	.dataa(\rtc_inst|hour_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rtc_inst|Add3~13 ),
	.combout(\rtc_inst|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Add3~14 .lut_mask = 16'h5A5A;
defparam \rtc_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \rtc_inst|hour_cnt[7] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~14_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[7] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
fiftyfivenm_lcell_comb \rtc_inst|Equal2~2 (
// Equation(s):
// \rtc_inst|Equal2~2_combout  = (\rtc_inst|Equal2~1_combout  & (\rtc_inst|Equal2~0_combout  & (!\rtc_inst|hour_cnt [7] & \rtc_inst|hour_cnt [4])))

	.dataa(\rtc_inst|Equal2~1_combout ),
	.datab(\rtc_inst|Equal2~0_combout ),
	.datac(\rtc_inst|hour_cnt [7]),
	.datad(\rtc_inst|hour_cnt [4]),
	.cin(gnd),
	.combout(\rtc_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Equal2~2 .lut_mask = 16'h0800;
defparam \rtc_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
fiftyfivenm_lcell_comb \rtc_inst|Add3~8 (
// Equation(s):
// \rtc_inst|Add3~8_combout  = (\rtc_inst|hour_cnt [4] & (\rtc_inst|Add3~7  $ (GND))) # (!\rtc_inst|hour_cnt [4] & (!\rtc_inst|Add3~7  & VCC))
// \rtc_inst|Add3~9  = CARRY((\rtc_inst|hour_cnt [4] & !\rtc_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\rtc_inst|hour_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rtc_inst|Add3~7 ),
	.combout(\rtc_inst|Add3~8_combout ),
	.cout(\rtc_inst|Add3~9 ));
// synopsys translate_off
defparam \rtc_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \rtc_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
fiftyfivenm_lcell_comb \rtc_inst|hour_cnt~1 (
// Equation(s):
// \rtc_inst|hour_cnt~1_combout  = (!\rtc_inst|Equal2~2_combout  & \rtc_inst|Add3~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtc_inst|Equal2~2_combout ),
	.datad(\rtc_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\rtc_inst|hour_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|hour_cnt~1 .lut_mask = 16'h0F00;
defparam \rtc_inst|hour_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \rtc_inst|hour_cnt[4] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|hour_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[4] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \rtc_inst|hour_cnt[5] (
	.clk(\rtc_inst|divisor_clock_inst|output~clkctrl_outclk ),
	.d(\rtc_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtc_inst|hour_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rtc_inst|hour_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rtc_inst|hour_cnt[5] .is_wysiwyg = "true";
defparam \rtc_inst|hour_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~2_combout  = (\rtc_inst|hour_cnt [5] & (!\rtc_inst|hour_cnt [7] & ((\rtc_inst|hour_cnt [4]) # (!\rtc_inst|hour_cnt [6])))) # (!\rtc_inst|hour_cnt [5] & (\rtc_inst|hour_cnt [7] & ((\rtc_inst|hour_cnt [6]) # 
// (!\rtc_inst|hour_cnt [4]))))

	.dataa(\rtc_inst|hour_cnt [5]),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(\rtc_inst|hour_cnt [7]),
	.datad(\rtc_inst|hour_cnt [4]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~2 .lut_mask = 16'h4A52;
defparam \rtc_inst|bin_to_bcd_hour|bcd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~0_combout  = (\rtc_inst|hour_cnt [6] & ((\rtc_inst|hour_cnt [5] & (!\rtc_inst|hour_cnt [4] & !\rtc_inst|hour_cnt [7])) # (!\rtc_inst|hour_cnt [5] & (\rtc_inst|hour_cnt [4] & \rtc_inst|hour_cnt [7])))) # (!\rtc_inst|hour_cnt 
// [6] & (\rtc_inst|hour_cnt [4] $ (((!\rtc_inst|hour_cnt [5] & \rtc_inst|hour_cnt [7])))))

	.dataa(\rtc_inst|hour_cnt [5]),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(\rtc_inst|hour_cnt [4]),
	.datad(\rtc_inst|hour_cnt [7]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~0 .lut_mask = 16'h6138;
defparam \rtc_inst|bin_to_bcd_hour|bcd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~1_combout  = (\rtc_inst|hour_cnt [6] & (!\rtc_inst|hour_cnt [4] & (\rtc_inst|hour_cnt [5] $ (!\rtc_inst|hour_cnt [7])))) # (!\rtc_inst|hour_cnt [6] & (!\rtc_inst|hour_cnt [5] & (\rtc_inst|hour_cnt [7] & \rtc_inst|hour_cnt 
// [4])))

	.dataa(\rtc_inst|hour_cnt [5]),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(\rtc_inst|hour_cnt [7]),
	.datad(\rtc_inst|hour_cnt [4]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~1 .lut_mask = 16'h1084;
defparam \rtc_inst|bin_to_bcd_hour|bcd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N4
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~5_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & ((\rtc_inst|hour_cnt [3]) # ((!\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & !\rtc_inst|bin_to_bcd_hour|bcd~1_combout )))) # (!\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & 
// (((\rtc_inst|bin_to_bcd_hour|bcd~1_combout  & !\rtc_inst|hour_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~5 .lut_mask = 16'hCC34;
defparam \rtc_inst|bin_to_bcd_hour|bcd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N16
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~3_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & (!\rtc_inst|hour_cnt [3] & ((\rtc_inst|bin_to_bcd_hour|bcd~0_combout ) # (\rtc_inst|bin_to_bcd_hour|bcd~1_combout )))) # (!\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & 
// ((\rtc_inst|bin_to_bcd_hour|bcd~1_combout  $ (\rtc_inst|hour_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~3 .lut_mask = 16'h05F8;
defparam \rtc_inst|bin_to_bcd_hour|bcd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N2
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~4_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & (!\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & ((!\rtc_inst|hour_cnt [3])))) # (!\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~1_combout  & 
// ((\rtc_inst|bin_to_bcd_hour|bcd~0_combout ) # (\rtc_inst|hour_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~4 .lut_mask = 16'h5062;
defparam \rtc_inst|bin_to_bcd_hour|bcd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~8 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~8_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~3_combout  & ((\rtc_inst|hour_cnt [2]) # ((!\rtc_inst|bin_to_bcd_hour|bcd~5_combout  & !\rtc_inst|bin_to_bcd_hour|bcd~4_combout )))) # (!\rtc_inst|bin_to_bcd_hour|bcd~3_combout  & 
// (((!\rtc_inst|hour_cnt [2] & \rtc_inst|bin_to_bcd_hour|bcd~4_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~5_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~3_combout ),
	.datac(\rtc_inst|hour_cnt [2]),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~8 .lut_mask = 16'hC3C4;
defparam \rtc_inst|bin_to_bcd_hour|bcd~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~7_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~5_combout  & (!\rtc_inst|bin_to_bcd_hour|bcd~3_combout  & (!\rtc_inst|hour_cnt [2]))) # (!\rtc_inst|bin_to_bcd_hour|bcd~5_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~4_combout  & 
// ((\rtc_inst|bin_to_bcd_hour|bcd~3_combout ) # (\rtc_inst|hour_cnt [2]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~5_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~3_combout ),
	.datac(\rtc_inst|hour_cnt [2]),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~7 .lut_mask = 16'h5602;
defparam \rtc_inst|bin_to_bcd_hour|bcd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N6
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~6_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~5_combout  & (!\rtc_inst|hour_cnt [2] & ((\rtc_inst|bin_to_bcd_hour|bcd~3_combout ) # (\rtc_inst|bin_to_bcd_hour|bcd~4_combout )))) # (!\rtc_inst|bin_to_bcd_hour|bcd~5_combout  & 
// ((\rtc_inst|hour_cnt [2] $ (\rtc_inst|bin_to_bcd_hour|bcd~4_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~5_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~3_combout ),
	.datac(\rtc_inst|hour_cnt [2]),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~6 .lut_mask = 16'h0F58;
defparam \rtc_inst|bin_to_bcd_hour|bcd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N20
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[3]~2 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~8_combout  & (!\rtc_inst|hour_cnt [1] & ((!\rtc_inst|bin_to_bcd_hour|bcd~6_combout )))) # (!\rtc_inst|bin_to_bcd_hour|bcd~8_combout  & 
// (\rtc_inst|bin_to_bcd_hour|bcd~7_combout  & ((\rtc_inst|hour_cnt [1]) # (\rtc_inst|bin_to_bcd_hour|bcd~6_combout ))))

	.dataa(\rtc_inst|hour_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[3]~2 .lut_mask = 16'h3064;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  = (\rtc_inst|hour_cnt [1] & (((\rtc_inst|bin_to_bcd_hour|bcd~6_combout )))) # (!\rtc_inst|hour_cnt [1] & ((\rtc_inst|bin_to_bcd_hour|bcd~7_combout  & ((!\rtc_inst|bin_to_bcd_hour|bcd~6_combout ))) # 
// (!\rtc_inst|bin_to_bcd_hour|bcd~7_combout  & (!\rtc_inst|bin_to_bcd_hour|bcd~8_combout  & \rtc_inst|bin_to_bcd_hour|bcd~6_combout ))))

	.dataa(\rtc_inst|hour_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1 .lut_mask = 16'hAB50;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[1]~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  = (\rtc_inst|hour_cnt [1] & (!\rtc_inst|bin_to_bcd_hour|bcd~8_combout  & (!\rtc_inst|bin_to_bcd_hour|bcd~7_combout ))) # (!\rtc_inst|hour_cnt [1] & ((\rtc_inst|bin_to_bcd_hour|bcd~7_combout ) # 
// ((\rtc_inst|bin_to_bcd_hour|bcd~8_combout  & \rtc_inst|bin_to_bcd_hour|bcd~6_combout ))))

	.dataa(\rtc_inst|hour_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[1]~0 .lut_mask = 16'h5652;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N30
fiftyfivenm_lcell_comb \rtc_inst|Mux34~0 (
// Equation(s):
// \rtc_inst|Mux34~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & (((\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  $ 
// (((\rtc_inst|hour_cnt [0] & !\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux34~0 .lut_mask = 16'hCCD2;
defparam \rtc_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux33~0 (
// Equation(s):
// \rtc_inst|Mux33~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  & (((\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout )))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  & 
// (\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & (\rtc_inst|hour_cnt [0] $ (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux33~0 .lut_mask = 16'hDCE0;
defparam \rtc_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N18
fiftyfivenm_lcell_comb \rtc_inst|Mux32~0 (
// Equation(s):
// \rtc_inst|Mux32~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & (((\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & 
// ((\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ) # (!\rtc_inst|hour_cnt [0]))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux32~0 .lut_mask = 16'hCDC0;
defparam \rtc_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
fiftyfivenm_lcell_comb \rtc_inst|Mux31~0 (
// Equation(s):
// \rtc_inst|Mux31~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ) # ((\rtc_inst|hour_cnt [0] & \rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout )))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  $ (((\rtc_inst|hour_cnt [0] & !\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux31~0 .lut_mask = 16'hECD2;
defparam \rtc_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N6
fiftyfivenm_lcell_comb \rtc_inst|Mux30~0 (
// Equation(s):
// \rtc_inst|Mux30~0_combout  = (\rtc_inst|hour_cnt [0]) # ((\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout  & 
// ((\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux30~0 .lut_mask = 16'hEEFA;
defparam \rtc_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N0
fiftyfivenm_lcell_comb \rtc_inst|Mux29~0 (
// Equation(s):
// \rtc_inst|Mux29~0_combout  = (\rtc_inst|hour_cnt [0] & ((\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  $ (!\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout )))) # (!\rtc_inst|hour_cnt [0] & 
// ((\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout )) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout )))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux29~0 .lut_mask = 16'hEFC2;
defparam \rtc_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
fiftyfivenm_lcell_comb \rtc_inst|Mux28~0 (
// Equation(s):
// \rtc_inst|Mux28~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & (!\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  & ((!\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ) # (!\rtc_inst|hour_cnt [0])))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout  $ (\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ))))

	.dataa(\rtc_inst|hour_cnt [0]),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[3]~2_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[2]~1_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[1]~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux28~0 .lut_mask = 16'h133C;
defparam \rtc_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N12
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|LessThan22~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|LessThan22~0_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~1_combout ) # ((\rtc_inst|bin_to_bcd_hour|bcd~2_combout  & ((\rtc_inst|bin_to_bcd_hour|bcd~0_combout ) # (\rtc_inst|hour_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|LessThan22~0 .lut_mask = 16'hFAF8;
defparam \rtc_inst|bin_to_bcd_hour|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N22
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|LessThan26~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|LessThan26~0_combout  = (\rtc_inst|bin_to_bcd_hour|LessThan22~0_combout  & ((\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & (\rtc_inst|hour_cnt [2] & \rtc_inst|hour_cnt [3])) # (!\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & 
// ((!\rtc_inst|hour_cnt [3]))))) # (!\rtc_inst|bin_to_bcd_hour|LessThan22~0_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & ((\rtc_inst|hour_cnt [2]) # (\rtc_inst|hour_cnt [3]))))

	.dataa(\rtc_inst|bin_to_bcd_hour|LessThan22~0_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|hour_cnt [2]),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|LessThan26~0 .lut_mask = 16'hC462;
defparam \rtc_inst|bin_to_bcd_hour|LessThan26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~10 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~10_combout  = (\rtc_inst|hour_cnt [5] & (((\rtc_inst|hour_cnt [7] & !\rtc_inst|hour_cnt [4])) # (!\rtc_inst|hour_cnt [6]))) # (!\rtc_inst|hour_cnt [5] & ((\rtc_inst|hour_cnt [6] & ((\rtc_inst|hour_cnt [7]) # 
// (!\rtc_inst|hour_cnt [4]))) # (!\rtc_inst|hour_cnt [6] & (!\rtc_inst|hour_cnt [7]))))

	.dataa(\rtc_inst|hour_cnt [5]),
	.datab(\rtc_inst|hour_cnt [6]),
	.datac(\rtc_inst|hour_cnt [7]),
	.datad(\rtc_inst|hour_cnt [4]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~10_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~10 .lut_mask = 16'h63E7;
defparam \rtc_inst|bin_to_bcd_hour|bcd~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N8
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~9 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~9_combout  = \rtc_inst|bin_to_bcd_hour|bcd~1_combout  $ ((((!\rtc_inst|bin_to_bcd_hour|bcd~0_combout  & !\rtc_inst|hour_cnt [3])) # (!\rtc_inst|bin_to_bcd_hour|bcd~2_combout )))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~2_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~1_combout ),
	.datad(\rtc_inst|hour_cnt [3]),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~9 .lut_mask = 16'hA587;
defparam \rtc_inst|bin_to_bcd_hour|bcd~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~12 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~12_combout  = (\rtc_inst|hour_cnt [7] & ((\rtc_inst|Equal2~0_combout  & ((\rtc_inst|bin_to_bcd_hour|bcd~9_combout ))) # (!\rtc_inst|Equal2~0_combout  & ((\rtc_inst|bin_to_bcd_hour|bcd~10_combout ) # 
// (!\rtc_inst|bin_to_bcd_hour|bcd~9_combout ))))) # (!\rtc_inst|hour_cnt [7] & (((\rtc_inst|bin_to_bcd_hour|bcd~9_combout ))))

	.dataa(\rtc_inst|hour_cnt [7]),
	.datab(\rtc_inst|Equal2~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~10_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~9_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~12_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~12 .lut_mask = 16'hFD22;
defparam \rtc_inst|bin_to_bcd_hour|bcd~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N12
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[7]~4 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~4_combout  $ (\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout )) # (!\rtc_inst|bin_to_bcd_hour|bcd~12_combout )

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout ),
	.datac(gnd),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~12_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[7]~4 .lut_mask = 16'h66FF;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~13 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~13_combout  = (!\rtc_inst|bin_to_bcd_hour|bcd~10_combout  & (((\rtc_inst|Equal2~0_combout ) # (!\rtc_inst|bin_to_bcd_hour|bcd~9_combout )) # (!\rtc_inst|hour_cnt [7])))

	.dataa(\rtc_inst|hour_cnt [7]),
	.datab(\rtc_inst|Equal2~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~10_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~9_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~13_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~13 .lut_mask = 16'h0D0F;
defparam \rtc_inst|bin_to_bcd_hour|bcd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|bcd~11 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|bcd~11_combout  = (\rtc_inst|hour_cnt [7] & (!\rtc_inst|Equal2~0_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~10_combout  & \rtc_inst|bin_to_bcd_hour|bcd~9_combout )))

	.dataa(\rtc_inst|hour_cnt [7]),
	.datab(\rtc_inst|Equal2~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~10_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~9_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|bcd~11_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|bcd~11 .lut_mask = 16'h2000;
defparam \rtc_inst|bin_to_bcd_hour|bcd~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[7]~7 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout  & ((\rtc_inst|bin_to_bcd_hour|bcd~11_combout ))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~13_combout ))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~13_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~11_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[7]~7 .lut_mask = 16'hFA50;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N0
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|LessThan31~0 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|LessThan31~0_combout  = (\rtc_inst|bin_to_bcd_hour|bcd~11_combout ) # ((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout  & \rtc_inst|bin_to_bcd_hour|bcd~13_combout ))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~4_combout ),
	.datab(gnd),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~13_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~11_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|LessThan31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|LessThan31~0 .lut_mask = 16'hFFA0;
defparam \rtc_inst|bin_to_bcd_hour|LessThan31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N4
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[6]~6 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  = \rtc_inst|bin_to_bcd_hour|bcd~12_combout  $ (((\rtc_inst|bin_to_bcd_hour|LessThan31~0_combout  & (\rtc_inst|bin_to_bcd_hour|bcd~4_combout  $ (!\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout )))))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|LessThan31~0_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~12_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[6]~6 .lut_mask = 16'h7B84;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[5]~5 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  = \rtc_inst|bin_to_bcd_hour|bcd~4_combout  $ (\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout  $ (!\rtc_inst|bin_to_bcd_hour|LessThan31~0_combout ))

	.dataa(\rtc_inst|bin_to_bcd_hour|bcd~4_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|LessThan26~0_combout ),
	.datac(gnd),
	.datad(\rtc_inst|bin_to_bcd_hour|LessThan31~0_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[5]~5 .lut_mask = 16'h6699;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
fiftyfivenm_lcell_comb \rtc_inst|bin_to_bcd_hour|num_bcd[4]~3 (
// Equation(s):
// \rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout  = \rtc_inst|bin_to_bcd_hour|bcd~7_combout  $ ((((!\rtc_inst|hour_cnt [1] & !\rtc_inst|bin_to_bcd_hour|bcd~6_combout )) # (!\rtc_inst|bin_to_bcd_hour|bcd~8_combout )))

	.dataa(\rtc_inst|hour_cnt [1]),
	.datab(\rtc_inst|bin_to_bcd_hour|bcd~8_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|bcd~7_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|bcd~6_combout ),
	.cin(gnd),
	.combout(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[4]~3 .lut_mask = 16'hC387;
defparam \rtc_inst|bin_to_bcd_hour|num_bcd[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
fiftyfivenm_lcell_comb \rtc_inst|Mux41~0 (
// Equation(s):
// \rtc_inst|Mux41~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux41~0 .lut_mask = 16'h3A6A;
defparam \rtc_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N2
fiftyfivenm_lcell_comb \rtc_inst|Mux40~0 (
// Equation(s):
// \rtc_inst|Mux40~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  & (((!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout )) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  & 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  $ (\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux40~0 .lut_mask = 16'h2B3A;
defparam \rtc_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
fiftyfivenm_lcell_comb \rtc_inst|Mux39~0 (
// Equation(s):
// \rtc_inst|Mux39~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & (!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout )))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux39~0 .lut_mask = 16'h2E2A;
defparam \rtc_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
fiftyfivenm_lcell_comb \rtc_inst|Mux38~0 (
// Equation(s):
// \rtc_inst|Mux38~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  $ (((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ) # ((!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & !\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux38~0 .lut_mask = 16'h3A6B;
defparam \rtc_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N8
fiftyfivenm_lcell_comb \rtc_inst|Mux37~0 (
// Equation(s):
// \rtc_inst|Mux37~0_combout  = ((\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & ((!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout )

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux37~0 .lut_mask = 16'h3AFF;
defparam \rtc_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
fiftyfivenm_lcell_comb \rtc_inst|Mux36~0 (
// Equation(s):
// \rtc_inst|Mux36~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & (((!\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  & !\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout )) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ))) # 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ) # ((!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout  & !\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux36~0 .lut_mask = 16'h2E6F;
defparam \rtc_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
fiftyfivenm_lcell_comb \rtc_inst|Mux35~0 (
// Equation(s):
// \rtc_inst|Mux35~0_combout  = (\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & (\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  $ ((!\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout )))) # (!\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout  & 
// (!\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout  & ((\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ) # (\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ))))

	.dataa(\rtc_inst|bin_to_bcd_hour|num_bcd[7]~7_combout ),
	.datab(\rtc_inst|bin_to_bcd_hour|num_bcd[6]~6_combout ),
	.datac(\rtc_inst|bin_to_bcd_hour|num_bcd[5]~5_combout ),
	.datad(\rtc_inst|bin_to_bcd_hour|num_bcd[4]~3_combout ),
	.cin(gnd),
	.combout(\rtc_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtc_inst|Mux35~0 .lut_mask = 16'h9594;
defparam \rtc_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \GSENSOR_INT[1]~input (
	.i(GSENSOR_INT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[1]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[1]~input .bus_hold = "false";
defparam \GSENSOR_INT[1]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \GSENSOR_INT[2]~input (
	.i(GSENSOR_INT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[2]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[2]~input .bus_hold = "false";
defparam \GSENSOR_INT[2]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GSENSOR_SDO~input (
	.i(GSENSOR_SDO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDO~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDO~input .bus_hold = "false";
defparam \GSENSOR_SDO~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
