# Reading D:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:44:00 on Dec 17,2024
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/Users/FHCY/Desktop/study/signal/J3123009048_SLC/synthesis/lzy_SSD2.v 
# -- Compiling module multiplexor
# -- Compiling module lzy_74HC138
# -- Compiling module _counter
# -- Compiling module lzy_74HC4511
# -- Compiling module lzy_SSD2
# 
# Top level modules:
# 	lzy_SSD2
# End time: 17:44:00 on Dec 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:44:00 on Dec 17,2024
# vlog -reportprogress 300 "+incdir+C:/Users/FHCY/Desktop/study/signal/J3123009048_SLC/stimulus" -vlog01compat -work postsynth C:/Users/FHCY/Desktop/study/signal/J3123009048_SLC/stimulus/test_slc.v 
# -- Compiling module test_lzy_74HC74
# -- Compiling module test_lzy_74HC112
# -- Compiling module test_lzy_74HC194
# -- Compiling module test_lzy_74HC161
# -- Compiling module test_lzy_fsm_100
# -- Compiling module test_lzy_VM
# -- Compiling module test_lzy_SLC1
# ** Warning: C:/Users/FHCY/Desktop/study/signal/J3123009048_SLC/stimulus/test_slc.v(147): (vlog-2283) Extra semicolon in $unit (global) scope.
# -- Compiling module test_lzy_SSD2
# 
# Top level modules:
# 	test_lzy_74HC74
# 	test_lzy_74HC112
# 	test_lzy_74HC194
# 	test_lzy_74HC161
# 	test_lzy_fsm_100
# 	test_lzy_VM
# 	test_lzy_SLC1
# 	test_lzy_SSD2
# End time: 17:44:01 on Dec 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test_lzy_SSD2 
# Start time: 17:44:01 on Dec 17,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test_lzy_SSD2
# Loading postsynth.lzy_SSD2
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading postsynth.multiplexor
# Loading proasic3.MX2
# Loading proasic3.BUFF
# Loading proasic3.VCC
# Loading proasic3.GND
# Loading postsynth.lzy_74HC138
# Loading proasic3.NOR2A
# Loading proasic3.NOR2B
# Loading proasic3.NOR2
# Loading postsynth._counter
# Loading proasic3.DFN1C0
# Loading proasic3.XOR2
# Loading proasic3.INV
# Loading postsynth.lzy_74HC4511
# Loading proasic3.AOI1
# Loading proasic3.NOR3C
# Loading proasic3.AXOI7
# Loading proasic3.NOR3
# Loading proasic3.OR3A
# Loading proasic3.XA1B
# Loading proasic3.MX2A
# Loading proasic3.NOR3B
# Loading proasic3.OA1C
# Loading proasic3.OA1B
# Loading proasic3.OR3
# Loading proasic3.OR2
# Loading proasic3.CLKBUF
# Loading proasic3.UDP_MUX2
# Loading proasic3.Dffpr
# End time: 17:45:35 on Dec 17,2024, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
