#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 19 04:45:10 2023
# Process ID: 160631
# Current directory: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/vivado.log
# Journal file: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/vivado.jou
# Running On: egl-lcy, OS: Linux, CPU Frequency: 2770.653 MHz, CPU Physical cores: 32, Host memory: 1082064 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 35793
[04:45:14] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu55c-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1720.273 ; gain = 91.961 ; free physical = 722504 ; free virtual = 990872
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[04:45:27] Run vpl: Step create_project: Completed
[04:45:27] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au55c:part0:1.0 [current_project]
WARNING: [Board 49-151] The current board 'xilinx.com::au55c:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [OCL_UTIL] set_property ip_repo_paths /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /tools/Xilinx/Vitis/2022.2/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/user/yanlun/LFADS_new/LFADs2/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_axi_vip_data_3
ulp_s00_regslice_8
ulp_axi_vip_ctrl_userpf_2
ulp_axi_vip_data_2
ulp_regslice_data_1
ulp_interconnect_axilite_user_2
ulp_axi_vip_ctrl_userpf_1
ulp_auto_cc_2
ulp_regslice_control_userpf_1
ulp_axi_gpio_null_1
ulp_axi_vip_data_0
ulp_axi_regslice_slr1_0
ulp_memory_subsystem_0
ulp_axi_regslice_slr0_0
ulp_regslice_control_userpf_2
ulp_axi_gpio_null_2
ulp_axi_ic_ctrl_mgmt_slr1_0
ulp_regslice_data_0
ulp_s00_regslice_7
ulp_xbar_0
ulp_axi_regslice_slr2_0
ulp_interconnect_axilite_user_1
ulp_hmss_0_0
ulp_axi_data_sc_0
ulp_axi_vip_ctrl_userpf_0
ulp_s00_regslice_6
ulp_auto_cc_0
ulp_regslice_data_2
ulp_interconnect_axilite_user_0
ulp_auto_cc_1
ulp_axi_gpio_null_0
ulp_regslice_control_userpf_0
ulp_axi_vip_data_1

WARNING: [IP_Flow 19-2162] IP 'ulp_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'ulp_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_memory_subsystem_0' is locked:
* IP definition 'SDx Memory Subsystem (1.0)' for IP 'ulp_memory_subsystem_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_hmss_0_0' is locked:
* IP definition 'HBM Memory Subsystem (HMSS) (2.0)' for IP 'ulp_hmss_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_data_sc_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'ulp_axi_data_sc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr0_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr1_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr2_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_6' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_6' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_1' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_7' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_7' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_1' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_2' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_8' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_8' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_2' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_2' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_3' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_3' (customized with software release 2022.1) has a different revision in the IP Catalog.
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.508 ; gain = 1312.844 ; free physical = 721229 ; free virtual = 989598
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3292.508 ; gain = 1315.812 ; free physical = 721228 ; free virtual = 989598
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3292.508 ; gain = 1330.656 ; free physical = 721228 ; free virtual = 989598
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1753] The name 'gpio_gapping_demand_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_gapping_demand_enable' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_done' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_force_shutdown' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3364.039 ; gain = 71.531 ; free physical = 720905 ; free virtual = 989275
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_hbm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3402.664 ; gain = 110.156 ; free physical = 720849 ; free virtual = 989218
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_ic_ctrl_mgmt_slr1_0 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_0 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_1 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_2 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 13 to revision 14
INFO: [IP_Flow 19-3422] Upgraded ulp_hmss_0_0 (HBM Memory Subsystem (HMSS) 2.0) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_0 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_data_sc_0 (AXI SmartConnect 1.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr0_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr1_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr2_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_0 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_0 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_1 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_1 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_1 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_1 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_1 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_2 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_2 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_2 (AXI Verification IP 1.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_2 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_2 (AXI Register Slice 2.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_3 (AXI Verification IP 1.1) from revision 12 to revision 13
Wrote  : </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3439.289 ; gain = 1535.148 ; free physical = 720768 ; free virtual = 989159
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem1 on HMSS port 2.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /alveo_hls4ml_1/m_axi_gmem2 on HMSS port 3.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[04:45:58] Run vpl: Step create_bd: Completed
[04:45:58] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/alveo_hls4ml_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave COnnections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_E000_0000 [ 512M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
[04:45:59] Run vpl: Step update_bd: Completed
[04:45:59] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_03 |        HBM[00:02] |
|                                         /alveo_hls4ml_1/m_axi_gmem0 |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|                                         /alveo_hls4ml_1/m_axi_gmem1 |                     S02_AXI |        SAXI_01 |        HBM[01:01] |
|                                         /alveo_hls4ml_1/m_axi_gmem2 |                     S03_AXI |        SAXI_02 |        HBM[02:02] |
|----------------------------------------------------------------------------------------------------------------------------------------|
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3513.961 ; gain = 12.875 ; free physical = 720605 ; free virtual = 988997
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3513.961 ; gain = 12.875 ; free physical = 720591 ; free virtual = 988983
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3551.617 ; gain = 50.531 ; free physical = 720649 ; free virtual = 989041
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect2_1 is connected to an infrastructure IP (/path_1/slice2_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice2_1.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_2/interconnect3_2 is connected to an infrastructure IP (/path_2/slice3_2).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_2/slice3_2.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_3/interconnect0_3 is connected to an infrastructure IP (/path_3/slice0_3).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_3/slice0_3.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_3_0: SmartConnect bd_85ad_interconnect0_3_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect2_1_0: SmartConnect bd_85ad_interconnect2_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect3_2_0: SmartConnect bd_85ad_interconnect3_2_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_02_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_03_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
WARNING: [BD 41-927] Following properties on pin /alveo_hls4ml_1/ap_clk have been updated from connected ip, but BD cell '/alveo_hls4ml_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </alveo_hls4ml_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/alveo_hls4ml_1/m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1753] The name 'ip_data_satellite_ctrl_data_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'IPDEF.P4CL' from '3386113' to '3133358' has been ignored for IP 'ulp_ii_level0_wire_0/ii_level0_wire_pxi_ii_core_0'
INFO: [IP_Flow 19-3422] Upgraded ii_level0_wire_pxi_ii_core_0 (PXI Isolation Interface Core Logic 1.0) from revision 0 to revision 1
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_02_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_03_8HI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect2_1_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect2_1_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/hw_handoff/bd_85ad_interconnect3_2_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/synth/bd_85ad_interconnect3_2_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '34' and physical port width '39' do not match.
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/hw_handoff/bd_85ad_interconnect0_3_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/synth/bd_85ad_interconnect0_3_0.hwdef
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alveo_hls4ml_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/auto_cc .
Exporting to file /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3886.297 ; gain = 428.195 ; free physical = 720143 ; free virtual = 988679
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_axi_ic_ctrl_mgmt_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_satellite_gpio_slice_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ii_level0_wire_pxi_ii_core_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_097b_axi_ic_ctrl_mgmt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_freq_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_top_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd15_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd31_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_gapping_demand_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_ucs_status_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_ack_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_enable_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_rate_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_done_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_force_shutdown_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_3'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_4'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_85ad_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_freerun_ref_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_memory_calib_complete_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_satellite_ctrl_data_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_cu_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_hbm_cattrip_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7a69_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_ba7c_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_auto_cc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_gpio_null_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_axi_vip_data_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_hmss_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ii_level0_wire_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_m01_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_ctrl_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_proc_sys_reset_kernel_slr2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_regslice_control_userpf_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_15
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_16
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_s00_regslice_17
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_cmp_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_ulp_ucs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_bridge_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_097b_user_debug_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_aclk_kernel_01_cont_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_build_info_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clkwiz_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_shutdown_latch_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_aclk_kernel_01_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr1_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_kernel_01_slr2_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0
INFO: [Common 17-14] Message 'IP_Flow 19-6921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e7751cd5f585067a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/7/e7751cd5f585067a/ulp_axi_vip_ctrl_userpf_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/7/e7751cd5f585067a/ulp_axi_vip_ctrl_userpf_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/7/e7751cd5f585067a/ulp_axi_vip_ctrl_userpf_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/7/e7751cd5f585067a/ulp_axi_vip_ctrl_userpf_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/7/e7751cd5f585067a/ulp_axi_vip_ctrl_userpf_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_2, cache-ID = e7751cd5f585067a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 28be679757ce8d28 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/8/28be679757ce8d28/ulp_proc_sys_reset_ctrl_slr0_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/8/28be679757ce8d28/ulp_proc_sys_reset_ctrl_slr0_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/8/28be679757ce8d28/ulp_proc_sys_reset_ctrl_slr0_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/8/28be679757ce8d28/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/8/28be679757ce8d28/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr0_0, cache-ID = 28be679757ce8d28.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 806b09d4ad9332e9 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/8/0/806b09d4ad9332e9/ulp_proc_sys_reset_kernel_slr1_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/8/0/806b09d4ad9332e9/ulp_proc_sys_reset_kernel_slr1_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/8/0/806b09d4ad9332e9/ulp_proc_sys_reset_kernel_slr1_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/8/0/806b09d4ad9332e9/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/8/0/806b09d4ad9332e9/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr1_0, cache-ID = 806b09d4ad9332e9.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_xbar_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0ebef71f9f88d01a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/0/e/0ebef71f9f88d01a/ulp_xbar_1.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/0/e/0ebef71f9f88d01a/ulp_xbar_1_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/0/e/0ebef71f9f88d01a/ulp_xbar_1_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/0/e/0ebef71f9f88d01a/ulp_xbar_1_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/0/e/0ebef71f9f88d01a/ulp_xbar_1_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_1, cache-ID = 0ebef71f9f88d01a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clk_hbm_adapt_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 388d8d32f079169a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/8/388d8d32f079169a/bd_22c0_clk_hbm_adapt_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/8/388d8d32f079169a/bd_22c0_clk_hbm_adapt_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/8/388d8d32f079169a/bd_22c0_clk_hbm_adapt_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/8/388d8d32f079169a/bd_22c0_clk_hbm_adapt_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/8/388d8d32f079169a/bd_22c0_clk_hbm_adapt_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clk_hbm_adapt_0, cache-ID = 388d8d32f079169a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_2_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/d/1d18f5326e2088b7/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/d/1d18f5326e2088b7/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/d/1d18f5326e2088b7/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/d/1d18f5326e2088b7/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/d/1d18f5326e2088b7/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_3_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/6/2/62668af9d9f6f26f/bd_22c0_fanout_aresetn_pcie_slr0_1_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/6/2/62668af9d9f6f26f/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/6/2/62668af9d9f6f26f/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/6/2/62668af9d9f6f26f/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/6/2/62668af9d9f6f26f/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_hbm_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1ce1b2f7e20a828d to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/c/1ce1b2f7e20a828d/bd_22c0_frequency_counter_aclk_hbm_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/c/1ce1b2f7e20a828d/bd_22c0_frequency_counter_aclk_hbm_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/c/1ce1b2f7e20a828d/bd_22c0_frequency_counter_aclk_hbm_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/c/1ce1b2f7e20a828d/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/1/c/1ce1b2f7e20a828d/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_hbm_0, cache-ID = 1ce1b2f7e20a828d.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_reset_sync_SLR0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ddd394533254eb60 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/d/d/ddd394533254eb60/bd_85ad_hbm_reset_sync_SLR0_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/d/d/ddd394533254eb60/bd_85ad_hbm_reset_sync_SLR0_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/d/d/ddd394533254eb60/bd_85ad_hbm_reset_sync_SLR0_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/d/d/ddd394533254eb60/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/d/d/ddd394533254eb60/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR0_0, cache-ID = ddd394533254eb60.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice1_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 981fd842031e88ce to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/9/8/981fd842031e88ce/bd_85ad_slice2_1_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/9/8/981fd842031e88ce/bd_85ad_slice2_1_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/9/8/981fd842031e88ce/bd_85ad_slice2_1_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/9/8/981fd842031e88ce/bd_85ad_slice2_1_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/9/8/981fd842031e88ce/bd_85ad_slice2_1_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice1_0_0, cache-ID = 981fd842031e88ce.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_axi_jtag_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b642063c79d3b1f2 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/b/6/b642063c79d3b1f2/bd_7cf0_axi_jtag_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/b/6/b642063c79d3b1f2/bd_7cf0_axi_jtag_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/b/6/b642063c79d3b1f2/bd_7cf0_axi_jtag_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/b/6/b642063c79d3b1f2/bd_7cf0_axi_jtag_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/b/6/b642063c79d3b1f2/bd_7cf0_axi_jtag_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/bd_7cf0_axi_jtag_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_axi_jtag_0, cache-ID = b642063c79d3b1f2.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry eeb7c50b946361b1 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/e/eeb7c50b946361b1/ulp_auto_cc_3.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/e/eeb7c50b946361b1/ulp_auto_cc_3_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/e/eeb7c50b946361b1/ulp_auto_cc_3_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/e/eeb7c50b946361b1/ulp_auto_cc_3_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/e/eeb7c50b946361b1/ulp_auto_cc_3_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_0, cache-ID = eeb7c50b946361b1.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_hmss_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ae207c206bc395e2 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/a/e/ae207c206bc395e2/ulp_hmss_0_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/a/e/ae207c206bc395e2/ulp_hmss_0_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/a/e/ae207c206bc395e2/ulp_hmss_0_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/a/e/ae207c206bc395e2/ulp_hmss_0_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/a/e/ae207c206bc395e2/ulp_hmss_0_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_hmss_0_0, cache-ID = ae207c206bc395e2.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e4be550192a9ae73 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/4/e4be550192a9ae73/ulp_proc_sys_reset_kernel2_slr0_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/4/e4be550192a9ae73/ulp_proc_sys_reset_kernel2_slr0_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/4/e4be550192a9ae73/ulp_proc_sys_reset_kernel2_slr0_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/4/e4be550192a9ae73/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/e/4/e4be550192a9ae73/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr0_0, cache-ID = e4be550192a9ae73.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_16
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 31befb8036648102 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/1/31befb8036648102/ulp_s00_regslice_17.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/1/31befb8036648102/ulp_s00_regslice_17_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/1/31befb8036648102/ulp_s00_regslice_17_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/1/31befb8036648102/ulp_s00_regslice_17_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/3/1/31befb8036648102/ulp_s00_regslice_17_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_16, cache-ID = 31befb8036648102.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_01_adapt_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f7460fdfd647df58 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/f/7/f7460fdfd647df58/bd_22c0_aclk_kernel_01_cont_adapt_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/f/7/f7460fdfd647df58/bd_22c0_aclk_kernel_01_cont_adapt_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/f/7/f7460fdfd647df58/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/f/7/f7460fdfd647df58/bd_22c0_aclk_kernel_01_cont_adapt_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/f/7/f7460fdfd647df58/bd_22c0_aclk_kernel_01_cont_adapt_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0_stub.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_01_adapt_0, cache-ID = f7460fdfd647df58.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_aclk_kernel_00_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 26f295797b65ebbc to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/6/26f295797b65ebbc/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/6/26f295797b65ebbc/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/6/26f295797b65ebbc/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/6/26f295797b65ebbc/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/2/6/26f295797b65ebbc/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_aclk_kernel_00_0, cache-ID = 26f295797b65ebbc.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/5/1/51dfbd47e9c8bd97/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_hbm_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4adfde73e965c503 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/4/a/4adfde73e965c503/bd_22c0_fanout_aresetn_hbm_0.dcp to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/4/a/4adfde73e965c503/bd_22c0_fanout_aresetn_hbm_0_stub.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/4/a/4adfde73e965c503/bd_22c0_fanout_aresetn_hbm_0_stub.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/4/a/4adfde73e965c503/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.v to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/user/yanlun/LFADS_new/LFADs2/.ipcache/4/a/4adfde73e965c503/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.vhdl to /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.vhdl.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0_sim_netlist.vhdl
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_hbm_0, cache-ID = 4adfde73e965c503.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_1_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_26
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gapping_demand_update_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27b763f566ecb436 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_4
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gapping_demand_update_0, cache-ID = 27b763f566ecb436.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_xbar_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 21b1bfa66c35304d to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_51
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_xbar_1, cache-ID = 21b1bfa66c35304d.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice0_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d7042ef03e70cf69 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice0_3_0, cache-ID = d7042ef03e70cf69.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_58f6_lut_buffer_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry db9ff6f35c8f968a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_1
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_58f6_lut_buffer_0, cache-ID = db9ff6f35c8f968a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4763c5d8b3623aa4 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_1, cache-ID = 4763c5d8b3623aa4.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_vip_data_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f59ff023260dbb6 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_data_0, cache-ID = 8f59ff023260dbb6.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b37928e151a9bc42 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr2_0, cache-ID = b37928e151a9bc42.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_15
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 09271759ddc36bae to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_15, cache-ID = 09271759ddc36bae.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_097b_user_debug_bridge_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8c9dbe47d7b3c323 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_user_debug_bridge_0, cache-ID = 8c9dbe47d7b3c323.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_aclk_kernel_00_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b5e06ccf4b12acb6 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_00_0, cache-ID = b5e06ccf4b12acb6.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_4_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_kernel_00_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 117d101973f9ca02 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_kernel_00_0, cache-ID = 117d101973f9ca02.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect0_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cb85d7d67205b048 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect0_3_0, cache-ID = cb85d7d67205b048.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S01_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9002e161801e353a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S01_0, cache-ID = 9002e161801e353a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry eeb7c50b946361b1 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_2, cache-ID = eeb7c50b946361b1.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ii_level0_wire_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a580c4ae48a9a1a9 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ii_level0_wire_0, cache-ID = a580c4ae48a9a1a9.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b87aa299b60e600e to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr1_0, cache-ID = b87aa299b60e600e.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_s00_regslice_17
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 31befb8036648102 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_17, cache-ID = 31befb8036648102.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_cont_adapt_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 08cdcfe879e07864 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_cont_adapt_0, cache-ID = 08cdcfe879e07864.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clock_throttling_avg_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2a2add76af4924e6 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_avg_0, cache-ID = 2a2add76af4924e6.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr0_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_21
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_3_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_3_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_aclk_freerun_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry facb1e97e8dab2b2 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_aclk_freerun_0, cache-ID = facb1e97e8dab2b2.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_interconnect1_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 496f18a64abfcbb0 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect1_0_0, cache-ID = 496f18a64abfcbb0.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_vip_S02_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9002e161801e353a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S02_0, cache-ID = 9002e161801e353a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_auto_cc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry eeb7c50b946361b1 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_3, cache-ID = eeb7c50b946361b1.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m00_regslice_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c8ca3cc98f33ef0d to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_0, cache-ID = c8ca3cc98f33ef0d.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1db45b806b899642 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_0, cache-ID = 1db45b806b899642.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_097b_build_info_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 254782446a9fbd5e to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_build_info_0, cache-ID = 254782446a9fbd5e.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry db853a4be577c5a3 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_auto_cc_0, cache-ID = db853a4be577c5a3.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr0_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr0_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_3_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr2_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_1_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gapping_demand_toggle_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d4683fd91167008b to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_3
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gapping_demand_toggle_0, cache-ID = d4683fd91167008b.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_axi_apb_bridge_inst_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a0985350c0a866be to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_axi_apb_bridge_inst_0, cache-ID = a0985350c0a866be.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice2_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 981fd842031e88ce to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice2_1_0, cache-ID = 981fd842031e88ce.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_bs_switch_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e0d4fc97ed890fbc to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_bs_switch_1_0, cache-ID = e0d4fc97ed890fbc.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 39812305766a756a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_0, cache-ID = 39812305766a756a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_ctrl_slr1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 747a900f73694355 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr1_0, cache-ID = 747a900f73694355.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dcaffe4c8934fc94 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr0_0, cache-ID = dcaffe4c8934fc94.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_aclk_kernel_00_adapt_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 08cdcfe879e07864 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_adapt_0, cache-ID = 08cdcfe879e07864.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_clkwiz_hbm_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6083bb0e54ff6251 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_hbm_0, cache-ID = 6083bb0e54ff6251.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr1_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr1_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_1_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr2_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_24
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_frequency_counter_aclk_kernel_00_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7f608268817a927b to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_54
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_kernel_00_0, cache-ID = 7f608268817a927b.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_psreset_hbm_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 69dbf174a2948496 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_hbm_0, cache-ID = 69dbf174a2948496.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_inst_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c987af9d1905a6c1 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_inst_0, cache-ID = c987af9d1905a6c1.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_bsip_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c7964008989ef9a4 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_bsip_0, cache-ID = c7964008989ef9a4.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 39812305766a756a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_1, cache-ID = 39812305766a756a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0af0c7d118e620b8 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr0_0, cache-ID = 0af0c7d118e620b8.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5d37ba31dbe63289 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr2_0, cache-ID = 5d37ba31dbe63289.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ulp_ucs_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4bb22f31cf182f82 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ulp_ucs_0, cache-ID = 4bb22f31cf182f82.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_build_info_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c5adb3275df7ea56 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_build_info_0, cache-ID = c5adb3275df7ea56.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr0_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_1_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_ctrl_slr2_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51dfbd47e9c8bd97 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0, cache-ID = 51dfbd47e9c8bd97.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_00_slr2_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d18f5326e2088b7 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0, cache-ID = 1d18f5326e2088b7.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_kernel_01_slr1_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 35a1a1b85eb3bfdb to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_4_0, cache-ID = 35a1a1b85eb3bfdb.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_fanout_aresetn_pcie_slr1_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62668af9d9f6f26f to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_23
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0, cache-ID = 62668af9d9f6f26f.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_22c0_gpio_gapping_demand_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5ad7888801d153b to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_gapping_demand_0, cache-ID = f5ad7888801d153b.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_hbm_reset_sync_SLR2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ddd394533254eb60 to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR2_0, cache-ID = ddd394533254eb60.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_slice3_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 981fd842031e88ce to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice3_2_0, cache-ID = 981fd842031e88ce.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_axi_gpio_null_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 39812305766a756a to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_2, cache-ID = 39812305766a756a.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_m01_regslice_0
INFO: [Common 17-14] Message 'IP_Flow 19-6924' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d4fcb59e8207912d to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m01_regslice_0, cache-ID = d4fcb59e8207912d.
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6526117cc07b606e to dir: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0
INFO: [Common 17-14] Message 'IP_Flow 19-6922' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr2_0, cache-ID = 6526117cc07b606e.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3996.762 ; gain = 110.465 ; free physical = 720040 ; free virtual = 988658
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc
[04:47:08] Run vpl: Step generate_target: Completed
[04:47:08] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 4372.945 ; gain = 376.184 ; free physical = 720038 ; free virtual = 988658
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[04:48:16] Run vpl: Step config_hw_runs: Completed
[04:48:16] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_alveo_hls4ml_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_alveo_hls4ml_1_0
[Tue Dec 19 04:49:19 2023] Launched ulp_alveo_hls4ml_1_0_synth_1...
Run output will be captured here: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_alveo_hls4ml_1_0_synth_1/runme.log
[Tue Dec 19 04:49:19 2023] Launched my_rm_synth_1...
Run output will be captured here: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4413.168 ; gain = 40.223 ; free physical = 717794 ; free virtual = 986414
[Tue Dec 19 04:49:19 2023] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 35793
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1716.289 ; gain = 86.992 ; free physical = 720098 ; free virtual = 990298
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1896.461 ; gain = 131.453 ; free physical = 714766 ; free virtual = 984965
Command: synth_design -top ulp -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 161507
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3587.152 ; gain = 347.828 ; free physical = 711734 ; free virtual = 981934
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4550.309; parent = 3598.062; children = 952.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2731]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5330]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_m00_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1989]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_15' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_15' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1989]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5330]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_1_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5802]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2199]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 42 connections declared, but only 40 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2381]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_16' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_16' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5802]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_gpio_null_2_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6012]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2465]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_auto_cc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_3' has 42 connections declared, but only 40 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2647]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_17' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_17' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2465]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6012]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_alveo_hls4ml_1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_alveo_hls4ml_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_alveo_hls4ml_1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_alveo_hls4ml_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WDATA' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WSTRB' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WLAST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_BREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARADDR' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARLEN' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARSIZE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARBURST' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARLOCK' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARREGION' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARCACHE' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARPROT' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARQOS' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARVALID' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_RREADY' of module 'ulp_alveo_hls4ml_1_0' is unconnected for instance 'alveo_hls4ml_1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
WARNING: [Synth 8-7023] instance 'alveo_hls4ml_1' of module 'ulp_alveo_hls4ml_1_0' has 140 connections declared, but only 90 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3881]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4864]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'ulp_xbar_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5291]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'ulp_xbar_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5295]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4864]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ii_level0_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ii_level0_wire_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_arprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_awprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_wstrb' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_arready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_awready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rdata' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rlast' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_wready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4210]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4695]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4695]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4695]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4695]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4695]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4702]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4702]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4702]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4702]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4702]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4709]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4709]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4709]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4709]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4709]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4716]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4722]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4728]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4728]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4734]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4741]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4748]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4755]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4763]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4770]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-161499-egl-lcy/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2731]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3105]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3106]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3109]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3110]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.027 ; gain = 439.703 ; free physical = 711796 ; free virtual = 981998
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4631.277; parent = 3679.031; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3696.840 ; gain = 457.516 ; free physical = 711797 ; free virtual = 981999
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.090; parent = 3696.844; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3696.840 ; gain = 457.516 ; free physical = 711798 ; free virtual = 982000
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.090; parent = 3696.844; children = 952.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3696.840 ; gain = 0.000 ; free physical = 711789 ; free virtual = 981990
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3737.500 ; gain = 0.000 ; free physical = 711312 ; free virtual = 981515
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0_in_context.xdc] for cell 'alveo_hls4ml_1'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0_in_context.xdc] for cell 'alveo_hls4ml_1'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ulp_ucs/aclk_kernel_00'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
WARNING: [Vivado 12-2489] -period contains time 5.025126 which will be rounded to 5.025 to ensure it is an integer multiple of 1 picosecond [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3737.500 ; gain = 0.000 ; free physical = 711410 ; free virtual = 981613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3737.500 ; gain = 0.000 ; free physical = 711286 ; free virtual = 981488
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3737.500 ; gain = 498.176 ; free physical = 711342 ; free virtual = 981545
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.750; parent = 3737.504; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3737.500 ; gain = 498.176 ; free physical = 711378 ; free virtual = 981581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.750; parent = 3737.504; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for alveo_hls4ml_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3737.500 ; gain = 498.176 ; free physical = 711338 ; free virtual = 981541
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.750; parent = 3737.504; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3737.500 ; gain = 498.176 ; free physical = 711328 ; free virtual = 981532
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.750; parent = 3737.504; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3737.500 ; gain = 498.176 ; free physical = 711359 ; free virtual = 981570
Synthesis current peak Physical Memory [PSS] (MB): peak = 3016.336; parent = 2804.757; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.750; parent = 3737.504; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4084.258 ; gain = 844.934 ; free physical = 711150 ; free virtual = 981361
Synthesis current peak Physical Memory [PSS] (MB): peak = 3512.672; parent = 3301.438; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.508; parent = 4084.262; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4085.258 ; gain = 845.934 ; free physical = 711150 ; free virtual = 981360
Synthesis current peak Physical Memory [PSS] (MB): peak = 3513.912; parent = 3302.679; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5037.508; parent = 4085.262; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4104.289 ; gain = 864.965 ; free physical = 711140 ; free virtual = 981351
Synthesis current peak Physical Memory [PSS] (MB): peak = 3516.490; parent = 3305.257; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5056.539; parent = 4104.293; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711169 ; free virtual = 981380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3516.684; parent = 3305.450; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711169 ; free virtual = 981380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3516.699; parent = 3305.466; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711167 ; free virtual = 981377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3519.137; parent = 3307.903; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711167 ; free virtual = 981377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3519.137; parent = 3307.903; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711166 ; free virtual = 981377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3519.137; parent = 3307.903; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711166 ; free virtual = 981377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3519.137; parent = 3307.903; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_xbar_0                        |         1|
|2     |ulp_alveo_hls4ml_1_0              |         1|
|3     |ulp_axi_vip_data_0                |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_ctrl_slr2_0    |         1|
|9     |ulp_proc_sys_reset_freerun_slr0_0 |         1|
|10    |ulp_proc_sys_reset_freerun_slr1_0 |         1|
|11    |ulp_proc_sys_reset_freerun_slr2_0 |         1|
|12    |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|13    |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|14    |ulp_proc_sys_reset_kernel2_slr2_0 |         1|
|15    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|16    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|17    |ulp_proc_sys_reset_kernel_slr2_0  |         1|
|18    |ulp_ulp_cmp_0                     |         1|
|19    |ulp_ulp_ucs_0                     |         1|
|20    |ulp_xbar_1                        |         1|
|21    |ulp_auto_cc_0                     |         1|
|22    |ulp_m00_regslice_0                |         1|
|23    |ulp_auto_cc_1                     |         1|
|24    |ulp_m01_regslice_0                |         1|
|25    |ulp_s00_regslice_15               |         1|
|26    |ulp_axi_gpio_null_0               |         1|
|27    |ulp_axi_vip_ctrl_userpf_0         |         1|
|28    |ulp_regslice_control_userpf_0     |         1|
|29    |ulp_auto_cc_2                     |         1|
|30    |ulp_s00_regslice_16               |         1|
|31    |ulp_axi_gpio_null_1               |         1|
|32    |ulp_axi_vip_ctrl_userpf_1         |         1|
|33    |ulp_regslice_control_userpf_1     |         1|
|34    |ulp_auto_cc_3                     |         1|
|35    |ulp_s00_regslice_17               |         1|
|36    |ulp_axi_gpio_null_2               |         1|
|37    |ulp_axi_vip_ctrl_userpf_2         |         1|
|38    |ulp_regslice_control_userpf_2     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_alveo_hls4ml_1              |     1|
|2     |ulp_auto_cc                     |     4|
|6     |ulp_axi_gpio_null               |     3|
|9     |ulp_axi_vip_ctrl_userpf         |     3|
|12    |ulp_axi_vip_data                |     1|
|13    |ulp_hmss_0                      |     1|
|14    |ulp_ii_level0_wire              |     1|
|15    |ulp_m00_regslice                |     1|
|16    |ulp_m01_regslice                |     1|
|17    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|18    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|19    |ulp_proc_sys_reset_ctrl_slr2    |     1|
|20    |ulp_proc_sys_reset_freerun_slr0 |     1|
|21    |ulp_proc_sys_reset_freerun_slr1 |     1|
|22    |ulp_proc_sys_reset_freerun_slr2 |     1|
|23    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|24    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|25    |ulp_proc_sys_reset_kernel2_slr2 |     1|
|26    |ulp_proc_sys_reset_kernel_slr0  |     1|
|27    |ulp_proc_sys_reset_kernel_slr1  |     1|
|28    |ulp_proc_sys_reset_kernel_slr2  |     1|
|29    |ulp_regslice_control_userpf     |     3|
|32    |ulp_s00_regslice                |     3|
|35    |ulp_ulp_cmp                     |     1|
|36    |ulp_ulp_ucs                     |     1|
|37    |ulp_xbar                        |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4111.227 ; gain = 871.902 ; free physical = 711166 ; free virtual = 981377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3519.137; parent = 3307.903; children = 211.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5063.477; parent = 4111.230; children = 952.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4111.227 ; gain = 831.242 ; free physical = 711201 ; free virtual = 981411
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4111.234 ; gain = 871.902 ; free physical = 711208 ; free virtual = 981419
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4111.234 ; gain = 0.000 ; free physical = 711329 ; free virtual = 981539
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4195.453 ; gain = 0.000 ; free physical = 711213 ; free virtual = 981424
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1c7e371c
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 252 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4201.391 ; gain = 2304.930 ; free physical = 711421 ; free virtual = 981632
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 05:35:53 2023...
[Tue Dec 19 05:36:04 2023] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:44:31 ; elapsed = 00:46:45 . Memory (MB): peak = 4413.168 ; gain = 0.000 ; free physical = 712503 ; free virtual = 982706
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_alveo_hls4ml_1_0_synth_1
[05:36:04] Run vpl: Step synth: Completed
[05:36:04] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Tue Dec 19 05:37:06 2023] Launched impl_1...
Run output will be captured here: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4413.168 ; gain = 0.000 ; free physical = 708616 ; free virtual = 978819
[Tue Dec 19 05:37:06 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35793
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1717.586 ; gain = 89.961 ; free physical = 710802 ; free virtual = 981005
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu55c-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_alveo_hls4ml_1_0/ulp_alveo_hls4ml_1_0.dcp' for cell 'level0_i/ulp/alveo_hls4ml_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_interconnect3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_interconnect0_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice0_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/slice0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5055.473 ; gain = 23.000 ; free physical = 710165 ; free virtual = 980417
INFO: [Netlist 29-17] Analyzing 34853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 25 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_7a69_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_7a69_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_7a69_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_7a69_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_7a69_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_7a69_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_7a69_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_7a69_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_7a69_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_7a69_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_7a69_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_7a69_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect0_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.alt.pblocks.xdc:174]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.alt.pblocks.xdc:174]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6795.262 ; gain = 102.062 ; free physical = 704597 ; free virtual = 974849
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
set_switching_activity: Time (s): cpu = 00:06:10 ; elapsed = 00:01:51 . Memory (MB): peak = 11671.109 ; gain = 2451.832 ; free physical = 703891 ; free virtual = 974218
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 704016 ; free virtual = 974343
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 703850 ; free virtual = 974176
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 704241 ; free virtual = 974568
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 704236 ; free virtual = 974562
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 704217 ; free virtual = 974544
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701863 ; free virtual = 972189
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701705 ; free virtual = 972031
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701585 ; free virtual = 971911
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701296 ; free virtual = 971622
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701184 ; free virtual = 971511
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 701003 ; free virtual = 971329
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11671.109 ; gain = 0.000 ; free physical = 700996 ; free virtual = 971322
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:71]
get_pins: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 15588.828 ; gain = 3917.719 ; free physical = 695995 ; free virtual = 966322
get_pins: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 695952 ; free virtual = 966279
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 700362 ; free virtual = 970688
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:02:08 ; elapsed = 00:00:24 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 700245 ; free virtual = 970572
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:59 ; elapsed = 00:00:12 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 700343 ; free virtual = 970670
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 700183 ; free virtual = 970510
get_clocks: Time (s): cpu = 00:02:06 ; elapsed = 00:00:31 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 705724 ; free virtual = 976079
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 704312 ; free virtual = 974666
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 703534 ; free virtual = 973889
Restored from archive | CPU: 15.120000 secs | Memory: 238.093689 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 703531 ; free virtual = 973886
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y4'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y104'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y110'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y11'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y9'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y34'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y60'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 703385 ; free virtual = 973740
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 703355 ; free virtual = 973710
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, VCC, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, SEQ, PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'PR_OUT_DFF[0].FDRE_PER, VCC, SEQ, GND, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, GND, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, SEQ, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and EXT_LPF' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, and EXT_LPF' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, VCC, SEQ, EXT_LPF, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, FDRE_inst, GND, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, PR_OUT_DFF[0].FDRE_PER, and SEQ' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, PR_OUT_DFF[0].FDRE_PER, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, GND, FDRE_inst, VCC, and SEQ' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, SEQ, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, PR_OUT_DFF[0].FDRE_PER, GND, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice0_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice0_3/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice0_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice0_3/inst'
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 454 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 74 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 705058 ; free virtual = 975415
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10506 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2190 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 2286 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 612 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 125 instances
  RAM64M => RAM64M (RAMD64E(x4)): 553 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1807 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2368 instances

135 Infos, 198 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:27:43 ; elapsed = 00:14:18 . Memory (MB): peak = 15588.828 ; gain = 13682.703 ; free physical = 705049 ; free virtual = 975405
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:04:29 ; elapsed = 00:00:54 . Memory (MB): peak = 15588.828 ; gain = 0.000 ; free physical = 699756 ; free virtual = 970112
Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1146240
   registers : 2292480
   brams     : 1776
   dsps      : 8376
required resources:
   luts      : 204897
   registers : 276921
   brams     : 295
   dsps      : 2190
report_accelerator_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 15615.852 ; gain = 0.000 ; free physical = 699455 ; free virtual = 969812
report_utilization: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 15615.852 ; gain = 0.000 ; free physical = 699438 ; free virtual = 969796
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 15615.852 ; gain = 0.000 ; free physical = 699400 ; free virtual = 969757
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 15647.867 ; gain = 32.016 ; free physical = 699160 ; free virtual = 969518

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 27fe45b04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 699093 ; free virtual = 969450

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_67_1_proc39_U0/grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193/icmp_ln67_reg_1065[0]_i_1 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_67_1_proc39_U0/grp_Loop_VITIS_LOOP_67_1_proc39_Pipeline_VITIS_LOOP_67_1_VITIS_LOOP_68_2_fu_193/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_344[12]_i_2__0, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_74_3_proc40_U0/grp_Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_181/trunc_ln78_reg_1022_pp0_iter1_reg[5]_i_1 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_74_3_proc40_U0/grp_Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_181/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__135 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__61, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__136 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__62, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__137 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__63, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__138 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__64, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__139 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__65, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__140 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__66, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__141 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__67, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__142 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__68, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__143 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__69, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__144 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__70, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__145 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__71, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__146 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__72, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__147 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__73, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__148 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__74, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__149 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__75, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__150 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__76, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__151 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__77, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__152 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__78, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__153 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__79, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__154 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__80, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__155 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__81, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__156 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__82, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__157 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__83, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__158 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__84, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__159 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__85, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__160 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__86, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__161 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__87, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__162 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__88, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__163 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__89, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__164 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__90, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__165 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__91, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__166 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__92, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__167 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__93, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__168 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__94, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__169 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__95, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__170 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__96, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__171 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__97, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__172 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__98, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__173 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__99, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__174 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__100, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__175 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__101, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__176 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__102, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__177 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__103, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__178 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__104, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__179 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__105, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__180 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__106, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__181 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__107, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__183 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__109, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__184 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__110, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__185 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__111, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__186 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__112, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__187 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__113, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__188 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__114, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__189 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__115, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__190 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__116, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__191 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__117, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__192 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__118, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__194 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__120, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__195 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__121, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__196 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__122, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__197 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__123, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__198 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__124, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__199 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__125, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__200 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__126, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__201 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__127, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__202 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__128, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__203 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__129, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/dout[15]_i_1__204 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/raddr_reg[4]_i_2__130, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/trunc_ln94_reg_1142_pp0_iter1_reg[0]_i_1 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/Loop_VITIS_LOOP_93_5_proc41_U0/grp_Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6_fu_202/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_344[12]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/in_stream2_0_read_reg_4787[15]_i_1 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/ap_CS_fsm[2]_i_2__2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_0_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__128 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_0_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__128, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_10_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__118 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_10_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__118, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_11_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__117 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_11_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__117, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_12_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__116 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_12_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__116, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_13_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__115 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_13_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__115, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_14_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__114 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_14_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__114, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_15_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__113 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_15_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__113, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_16_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__112 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_16_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__112, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_17_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__111 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_17_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__111, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_18_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__110 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_18_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__110, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_19_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__65 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_19_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__65, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_1_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__127 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_1_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__127, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_20_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__66 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_20_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__66, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_21_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__67 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_21_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__67, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_22_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__68 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_22_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__68, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_23_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__69 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_23_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__69, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_24_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__70 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_24_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__70, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_25_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__71 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_25_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__71, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_26_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__72 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_26_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__72, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_27_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__73 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_27_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__73, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_28_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__74 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_28_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__74, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_29_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__75 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_29_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__75, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_2_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__126 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_2_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__126, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_30_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__76 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_30_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__76, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_31_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__77 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_31_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__77, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_32_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__78 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_32_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__78, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_33_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__79 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_33_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__79, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_34_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/dout[15]_i_1__80 into driver instance level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer20_out_34_U/U_alveo_hls4ml_fifo_w16_d73_A_ram/raddr_reg[6]_i_3__80, which resulted in an inversion of 12 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 154 inverter(s) to 1820 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2509a193e

Time (s): cpu = 00:03:39 ; elapsed = 00:02:00 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 704679 ; free virtual = 975096
INFO: [Opt 31-389] Phase Retarget created 812 cells and removed 1254 cells
INFO: [Opt 31-1021] In phase Retarget, 9711 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 24a95a6d1

Time (s): cpu = 00:03:54 ; elapsed = 00:02:16 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 704801 ; free virtual = 975217
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 2518 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1667 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 258c2d4a6

Time (s): cpu = 00:04:46 ; elapsed = 00:03:09 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 702113 ; free virtual = 972529
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3741 cells
INFO: [Opt 31-1021] In phase Sweep, 1411336 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/alveo_hls4ml_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 277baf8d2

Time (s): cpu = 00:05:27 ; elapsed = 00:03:31 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 701804 ; free virtual = 972220
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 214d4094f

Time (s): cpu = 00:05:36 ; elapsed = 00:03:39 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 701722 ; free virtual = 972138
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22d50cace

Time (s): cpu = 00:05:50 ; elapsed = 00:03:54 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 701513 ; free virtual = 971929
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1731 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             812  |            1254  |                                           9711  |
|  Constant propagation         |              51  |            2518  |                                           1667  |
|  Sweep                        |               0  |            3741  |                                        1411336  |
|  BUFG optimization            |               2  |               0  |                                             12  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1731  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 701147 ; free virtual = 971563
Ending Logic Optimization Task | Checksum: 2584f5c7c

Time (s): cpu = 00:06:25 ; elapsed = 00:04:28 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 701104 ; free virtual = 971520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 517 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2584f5c7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 700934 ; free virtual = 971350

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2584f5c7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 700931 ; free virtual = 971347

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 700923 ; free virtual = 971340
Ending Netlist Obfuscation Task | Checksum: 2584f5c7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 700883 ; free virtual = 971299
INFO: [Common 17-83] Releasing license: Implementation
264 Infos, 200 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:04 ; elapsed = 00:05:42 . Memory (MB): peak = 15647.867 ; gain = 32.016 ; free physical = 700882 ; free virtual = 971299
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 711198 ; free virtual = 981675
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18539c7ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 711197 ; free virtual = 981674
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 711210 ; free virtual = 981686

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c3a942da

Time (s): cpu = 00:10:02 ; elapsed = 00:05:30 . Memory (MB): peak = 15647.867 ; gain = 0.000 ; free physical = 698121 ; free virtual = 968604

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 19d78f734

Time (s): cpu = 00:20:36 ; elapsed = 00:10:19 . Memory (MB): peak = 18133.469 ; gain = 2485.602 ; free physical = 700505 ; free virtual = 971090

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d78f734

Time (s): cpu = 00:20:39 ; elapsed = 00:10:22 . Memory (MB): peak = 18133.469 ; gain = 2485.602 ; free physical = 700522 ; free virtual = 971107
Phase 1 Placer Initialization | Checksum: 19d78f734

Time (s): cpu = 00:21:04 ; elapsed = 00:10:48 . Memory (MB): peak = 18133.469 ; gain = 2485.602 ; free physical = 700406 ; free virtual = 970991

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y3
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell level0_i/ulp/alveo_hls4ml_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 153f10c0c

Time (s): cpu = 00:28:00 ; elapsed = 00:13:43 . Memory (MB): peak = 18213.508 ; gain = 2565.641 ; free physical = 701366 ; free virtual = 972020

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 85eeac05

Time (s): cpu = 00:29:19 ; elapsed = 00:15:03 . Memory (MB): peak = 18213.508 ; gain = 2565.641 ; free physical = 700347 ; free virtual = 971001

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 78d8d6f0

Time (s): cpu = 00:29:36 ; elapsed = 00:15:20 . Memory (MB): peak = 18213.508 ; gain = 2565.641 ; free physical = 700331 ; free virtual = 970985

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 78d8d6f0

Time (s): cpu = 00:29:59 ; elapsed = 00:15:28 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 700056 ; free virtual = 970711

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: fb971fdf

Time (s): cpu = 00:30:27 ; elapsed = 00:15:56 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 696833 ; free virtual = 967488

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 163a5bd31

Time (s): cpu = 00:32:39 ; elapsed = 00:16:29 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 695648 ; free virtual = 966303

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 163a5bd31

Time (s): cpu = 00:32:42 ; elapsed = 00:16:32 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 695595 ; free virtual = 966251
Phase 2.1.1 Partition Driven Placement | Checksum: 163a5bd31

Time (s): cpu = 00:32:45 ; elapsed = 00:16:36 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 695580 ; free virtual = 966237
Phase 2.1 Floorplanning | Checksum: 163a5bd31

Time (s): cpu = 00:32:48 ; elapsed = 00:16:39 . Memory (MB): peak = 18257.871 ; gain = 2610.004 ; free physical = 695580 ; free virtual = 966237

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 16 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.43 . Memory (MB): peak = 18289.887 ; gain = 0.000 ; free physical = 695305 ; free virtual = 965960
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 18289.887 ; gain = 0.000 ; free physical = 695304 ; free virtual = 965959

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            8  |              0  |                     6  |           0  |           1  |  00:00:33  |
|  Total                                |            8  |              0  |                     6  |           0  |           1  |  00:00:33  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 153836c32

Time (s): cpu = 00:35:53 ; elapsed = 00:17:50 . Memory (MB): peak = 18289.887 ; gain = 2642.020 ; free physical = 695222 ; free virtual = 965877

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1304efda0

Time (s): cpu = 00:36:03 ; elapsed = 00:17:57 . Memory (MB): peak = 18289.887 ; gain = 2642.020 ; free physical = 695204 ; free virtual = 965859

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 14a45f28b

Time (s): cpu = 00:36:08 ; elapsed = 00:18:02 . Memory (MB): peak = 18289.887 ; gain = 2642.020 ; free physical = 695154 ; free virtual = 965810

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 87010f15

Time (s): cpu = 00:59:16 ; elapsed = 00:28:59 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 695768 ; free virtual = 966595

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 39 LUTNM shape to break, 7708 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 27, two critical 12, total 39, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3339 nets or LUTs. Breaked 39 LUTs, combined 3300 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 77 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 56 nets.  Re-placed 357 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 11 existing cells and moved 357 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 700316 ; free virtual = 971231
INFO: [Physopt 32-76] Pass 1. Identified 48 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/do_init_reg_2409. Replicated 73 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/do_init_reg_2409. Replicated 77 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2697/do_init_reg_2408_pp0_iter3_reg. Replicated 36 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_fu_1811/icmp_ln43_reg_15076_pp0_iter3_reg. Replicated 77 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/icmp_ln43_reg_15161_pp0_iter3_reg. Replicated 78 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2697/icmp_ln43_reg_21331_pp0_iter3_reg. Replicated 59 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2699/icmp_ln43_reg_21331_pp0_iter3_reg. Replicated 57 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_state35. Replicated 58 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/ap_CS_fsm_state35. Replicated 59 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048_ap_ready. Replicated 47 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/ap_loop_init_pp0_iter4_reg. Replicated 45 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/p_5_in. Replicated 38 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/p_5_in. Replicated 43 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486_ap_ready. Replicated 42 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486_ap_ready. Replicated 42 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_fu_1811/ap_loop_init_pp0_iter4_reg. Replicated 39 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2699/do_init_reg_2408_pp0_iter3_reg. Replicated 39 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/ap_CS_fsm_state35. Replicated 42 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/ap_enable_reg_pp0_iter4. Replicated 39 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_fu_1811/ap_enable_reg_pp0_iter4. Replicated 33 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/ap_CS_fsm_state36. Replicated 24 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/ap_CS_fsm_state4. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/ap_CS_fsm_state4. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/p_5_in. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618/p_5_in. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/ap_CS_fsm_state41. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/ap_CS_fsm_state39. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/ap_CS_fsm_state40. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/icmp_ln43_reg_10253_pp0_iter3_reg. Replicated 10 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618/icmp_ln43_reg_10253_pp0_iter3_reg. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_U0/Q[0]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618_ap_start_reg. Replicated 11 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618_ap_start_reg. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/Q[0]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/Q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618/ap_enable_reg_pp0_iter4. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_U0/ap_CS_fsm_state1. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_state38. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/ap_CS_fsm_state38. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/ap_CS_fsm_state37. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config18_U0/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/ap_condition_1456. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584_ap_start_reg. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 45 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 697165 ; free virtual = 968081
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 41 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5425/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584/mul_mul_16s_16s_32_4_1_U6519/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5426/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5424/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5427/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5428/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5439/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5450/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5423/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584/mul_mul_16s_16s_32_4_1_U6518/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584/mul_mul_16s_16s_32_4_1_U6520/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5432/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5418/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5449/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2920/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5451/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5420/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5422/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5438/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2901/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2913/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5429/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2900/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5453/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5430/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5421/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/mac_muladd_17ns_16s_34s_35_4_1_U6071/alveo_hls4ml_mac_muladd_17ns_16s_34s_35_4_1_DSP48_5_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5431/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/mac_muladd_17ns_16s_34s_35_4_1_U6065/alveo_hls4ml_mac_muladd_17ns_16s_34s_35_4_1_DSP48_5_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2905/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5434/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5435/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/mul_mul_16s_16s_32_4_1_U2908/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s_fu_584/mul_mul_16s_16s_32_4_1_U6521/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5419/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5436/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s_fu_698/mul_mul_16s_16s_32_4_1_U6793/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5531/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5433/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s_fu_698/mul_mul_16s_16s_32_4_1_U6807/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/mul_mul_16s_16s_32_4_1_U5440/alveo_hls4ml_mul_mul_16s_16s_32_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-666] Processed cell level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U573/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. No change.
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U606/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U602/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U539/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U551/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U546/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U547/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U579/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U550/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U605/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U540/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U604/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U542/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U548/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U549/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U581/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U613/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U541/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U587/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U603/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U544/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U663/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U582/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U675/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U543/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U575/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U678/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U564/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-893] Processed level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U573/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg. Moved PReg to MReg
INFO: [Physopt 32-775] End 2 Pass. Optimized 91 nets or cells. Created 656 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 696319 ; free virtual = 967234
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 696357 ; free virtual = 967273
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 696353 ; free virtual = 967269

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           39  |           3300  |                  3339  |           0  |           1  |  00:00:07  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             11  |                    56  |           0  |           1  |  00:00:13  |
|  Very High Fanout                                 |           13  |              0  |                    45  |           0  |           1  |  00:01:47  |
|  DSP Register                                     |          656  |              0  |                    91  |           8  |           1  |  00:00:21  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                            |          708  |           3311  |                  3531  |           8  |           6  |  00:02:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: fc378196

Time (s): cpu = 01:04:12 ; elapsed = 00:32:42 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 695409 ; free virtual = 966324
Phase 2.5 Global Placement Core | Checksum: 1ee18bc8b

Time (s): cpu = 01:06:47 ; elapsed = 00:34:06 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705778 ; free virtual = 976694
Phase 2 Global Placement | Checksum: 1ee18bc8b

Time (s): cpu = 01:06:50 ; elapsed = 00:34:09 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 706037 ; free virtual = 976953

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2486ba843

Time (s): cpu = 01:08:21 ; elapsed = 00:35:05 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705998 ; free virtual = 976913

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170cc74ba

Time (s): cpu = 01:09:55 ; elapsed = 00:35:59 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705924 ; free virtual = 976840

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 23f5a28b2

Time (s): cpu = 01:16:09 ; elapsed = 00:38:14 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705682 ; free virtual = 976598

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d2c41544

Time (s): cpu = 01:16:35 ; elapsed = 00:38:29 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705679 ; free virtual = 976596

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c5c7d39c

Time (s): cpu = 01:17:18 ; elapsed = 00:39:03 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705535 ; free virtual = 976451
Phase 3.3.3 Slice Area Swap | Checksum: 23744ef28

Time (s): cpu = 01:17:45 ; elapsed = 00:39:30 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705484 ; free virtual = 976400
Phase 3.3 Small Shape DP | Checksum: 184c3c682

Time (s): cpu = 01:19:12 ; elapsed = 00:40:06 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705573 ; free virtual = 976489

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 184c3c682

Time (s): cpu = 01:19:19 ; elapsed = 00:40:13 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705557 ; free virtual = 976473

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1851db79a

Time (s): cpu = 01:19:51 ; elapsed = 00:40:40 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705597 ; free virtual = 976514

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1851db79a

Time (s): cpu = 01:20:10 ; elapsed = 00:40:59 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705619 ; free virtual = 976535

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1aaaeb7d1

Time (s): cpu = 01:26:19 ; elapsed = 00:42:18 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705549 ; free virtual = 976465
Phase 3 Detail Placement | Checksum: 1aaaeb7d1

Time (s): cpu = 01:26:24 ; elapsed = 00:42:23 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705556 ; free virtual = 976473

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dd5ca725

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.050 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ab5a1cb

Time (s): cpu = 00:01:49 ; elapsed = 00:00:22 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 705426 ; free virtual = 976334
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/icmp_ln43_reg_20227_pp0_iter1_reg, inserted BUFG to drive 5759 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/icmp_ln43_reg_20227_pp0_iter1_reg_reg[0]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/icmp_ln43_reg_20227_pp0_iter1_reg, inserted BUFG to drive 5729 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/icmp_ln43_reg_20227_pp0_iter1_reg_reg[0]_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803/x_V195_reg_1273, inserted BUFG to drive 5566 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_fu_1811/x_V201_reg_1217, inserted BUFG to drive 4992 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2697/x_V393_rewind_reg_51100, inserted BUFG to drive 4991 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s_fu_2699/x_V393_rewind_reg_51100, inserted BUFG to drive 4991 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_state36, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_reg[35]_replica
INFO: [Place 46-34] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer18_out_53_U/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0_layer18_out_63_read, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/ap_NS_fsm10_out, inserted BUFG to drive 2119 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/ap_NS_fsm10_out, inserted BUFG to drive 2119 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/E[0], inserted BUFG to drive 2112 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/E[0], inserted BUFG to drive 2112 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer18_out_53_U/h_newstate_V_372_fu_814, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/ap_CS_fsm_state40, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_state41, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/ap_CS_fsm_state40, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/ap_enable_reg_pp0_iter4, inserted BUFG to drive 1408 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/ap_enable_reg_pp0_iter4_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_1618/x_V131_reg_4838, inserted BUFG to drive 1408 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_1618/x_V131_reg_4838, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305_ap_start_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config20_U0/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/ap_CS_fsm_state3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/ap_CS_fsm_state3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307_ap_start_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s_fu_698/ap_enable_reg_pp0_iter3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0/grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s_fu_698/x_V140_reg_874, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s_fu_2048/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_fu_1803_ap_start_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/layer29_cpy2_45_U/p_s_reg_3676[15]_i_3_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/Q[0], inserted BUFG to drive 1024 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0/ap_CS_fsm_reg[2]_replica
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/ap_CS_fsm_state3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/gru_stack_array_ap_fixed_ap_fixed_ap_fixed_33_4_5_3_0_config19_U0/in_stream2_0_read_reg_47870, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 36 candidate nets. Inserted BUFG: 17, Replicated BUFG Driver: 5, Skipped due to Placement/Routing Conflicts: 17, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 235b5c77e

Time (s): cpu = 00:04:34 ; elapsed = 00:02:11 . Memory (MB): peak = 18552.062 ; gain = 0.000 ; free physical = 705248 ; free virtual = 976156
Phase 4.1.1.1 BUFG Insertion | Checksum: 118382fac

Time (s): cpu = 01:44:56 ; elapsed = 00:48:43 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705319 ; free virtual = 976227

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 118382fac

Time (s): cpu = 01:45:03 ; elapsed = 00:48:50 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705277 ; free virtual = 976185

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1b46964cf

Time (s): cpu = 01:50:12 ; elapsed = 00:52:58 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705428 ; free virtual = 976336

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1b46964cf

Time (s): cpu = 01:50:24 ; elapsed = 00:53:10 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705154 ; free virtual = 976063

Time (s): cpu = 01:50:24 ; elapsed = 00:53:10 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705190 ; free virtual = 976098
Phase 4.1 Post Commit Optimization | Checksum: 1b46964cf

Time (s): cpu = 01:50:29 ; elapsed = 00:53:15 . Memory (MB): peak = 18552.062 ; gain = 2904.195 ; free physical = 705025 ; free virtual = 975934
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 6 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 705356 ; free virtual = 976264

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2256b2de8

Time (s): cpu = 01:52:18 ; elapsed = 00:54:35 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705503 ; free virtual = 976412

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                4x4|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2256b2de8

Time (s): cpu = 01:52:29 ; elapsed = 00:54:47 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705485 ; free virtual = 976394
Phase 4.3 Placer Reporting | Checksum: 2256b2de8

Time (s): cpu = 01:52:40 ; elapsed = 00:54:57 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705512 ; free virtual = 976420

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 705515 ; free virtual = 976424

Time (s): cpu = 01:52:40 ; elapsed = 00:54:58 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705515 ; free virtual = 976424
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 262d4b878

Time (s): cpu = 01:52:51 ; elapsed = 00:55:08 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705522 ; free virtual = 976430
Ending Placer Task | Checksum: 1a4372253

Time (s): cpu = 01:53:01 ; elapsed = 00:55:19 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 705594 ; free virtual = 976502
INFO: [Common 17-83] Releasing license: Implementation
505 Infos, 206 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:55:15 ; elapsed = 00:56:05 . Memory (MB): peak = 18903.621 ; gain = 3255.754 ; free physical = 707389 ; free virtual = 978297
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 707332 ; free virtual = 978241
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 707413 ; free virtual = 978322
report_utilization: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 707231 ; free virtual = 978140
get_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 707355 ; free virtual = 978264
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'

Starting Initial Update Timing Task
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O

Time (s): cpu = 00:07:48 ; elapsed = 00:01:55 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711799 ; free virtual = 977748
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
509 Infos, 207 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:07 ; elapsed = 00:02:37 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711799 ; free virtual = 977748
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c363591 ConstDB: 0 ShapeSum: a6ff23a9 RouteDB: 7101c919
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711394 ; free virtual = 977344
Post Restoration Checksum: NetGraph: bccc4d2c NumContArr: cdd7b376 Constraints: 439ded75 Timing: 0
Phase 1 Build RT Design | Checksum: 1ce41ee17

Time (s): cpu = 00:08:26 ; elapsed = 00:03:52 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711535 ; free virtual = 977485

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ce41ee17

Time (s): cpu = 00:08:52 ; elapsed = 00:04:19 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711139 ; free virtual = 977089

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ce41ee17

Time (s): cpu = 00:09:17 ; elapsed = 00:04:44 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711093 ; free virtual = 977044

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 24a1e7c11

Time (s): cpu = 00:10:45 ; elapsed = 00:05:53 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 711034 ; free virtual = 976984

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c1845147

Time (s): cpu = 00:18:00 ; elapsed = 00:08:24 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710381 ; free virtual = 976333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.013 | TNS=-0.081 | WHS=-0.175 | THS=-337.786|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2447a0a12

Time (s): cpu = 00:37:51 ; elapsed = 00:13:28 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710229 ; free virtual = 976181
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.013 | TNS=-0.013 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 27d5c4e3c

Time (s): cpu = 00:38:43 ; elapsed = 00:14:00 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710291 ; free virtual = 976243

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073743 %
  Global Horizontal Routing Utilization  = 0.000366832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 492927
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 459049
  Number of Partially Routed Nets     = 33878
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 2f82712f2

Time (s): cpu = 00:39:33 ; elapsed = 00:14:31 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710276 ; free virtual = 976229

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f82712f2

Time (s): cpu = 00:39:56 ; elapsed = 00:14:54 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710237 ; free virtual = 976190
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 1cc858d1a

Time (s): cpu = 00:44:22 ; elapsed = 00:17:14 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709905 ; free virtual = 975858

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.09|     4x4|      0.72|     4x4|      0.13|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.24|   16x16|      1.48|     8x8|      0.18|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.33|   16x16|      1.38|     4x4|      0.58|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.24|     4x4|      0.87|     4x4|      0.54|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X87Y351->INT_X94Y406 (CLEM_X87Y351->CLEL_R_X94Y406)
	INT_X88Y392->INT_X95Y399 (CLEM_X88Y392->DSP_X95Y395)
	INT_X88Y384->INT_X95Y391 (CLEM_X88Y384->DSP_X95Y390)
	INT_X88Y376->INT_X95Y383 (CLEM_X88Y376->DSP_X95Y380)
	INT_X88Y368->INT_X95Y375 (CLEM_X88Y368->DSP_X95Y375)
EAST
	INT_X55Y346->INT_X70Y361 (CLEM_X55Y346->CLEL_R_X70Y361)
	INT_X55Y344->INT_X70Y359 (CLEM_X55Y344->CLEL_R_X70Y359)
	INT_X57Y346->INT_X72Y361 (CLEM_X57Y346->DSP_X72Y360)
	INT_X58Y346->INT_X73Y361 (BRAM_X58Y345->CLEL_R_X73Y361)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 76927
 Number of Nodes with overlaps = 6542
 Number of Nodes with overlaps = 830
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.172 | TNS=-27.591| WHS=-0.154 | THS=-29.606|

Phase 4.1 Global Iteration 0 | Checksum: 21c29578b

Time (s): cpu = 01:17:26 ; elapsed = 00:33:40 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709889 ; free virtual = 975820

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.090 | TNS=-7.051 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2397c892e

Time (s): cpu = 01:26:28 ; elapsed = 00:38:47 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709974 ; free virtual = 975906

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.057 | TNS=-1.638 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f0d8dd5d

Time (s): cpu = 01:32:15 ; elapsed = 00:42:56 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709829 ; free virtual = 975761

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.075 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ffc07a5e

Time (s): cpu = 01:39:01 ; elapsed = 00:47:35 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709944 ; free virtual = 975877

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2b95600be

Time (s): cpu = 01:44:10 ; elapsed = 00:51:32 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709982 ; free virtual = 975915
Phase 4 Rip-up And Reroute | Checksum: 2b95600be

Time (s): cpu = 01:44:32 ; elapsed = 00:51:55 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 710013 ; free virtual = 975946

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29e21d4af

Time (s): cpu = 01:50:15 ; elapsed = 00:53:43 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709993 ; free virtual = 975927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=-0.011 | THS=-0.016 |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 314771b47

Time (s): cpu = 01:55:40 ; elapsed = 00:55:28 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709844 ; free virtual = 975778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=-0.011 | THS=-0.016 |

Phase 5.1 Delay CleanUp | Checksum: 24d11ad32

Time (s): cpu = 01:57:05 ; elapsed = 00:56:06 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709947 ; free virtual = 975881

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24d11ad32

Time (s): cpu = 01:57:27 ; elapsed = 00:56:28 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709940 ; free virtual = 975874
Phase 5 Delay and Skew Optimization | Checksum: 24d11ad32

Time (s): cpu = 01:57:50 ; elapsed = 00:56:51 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709938 ; free virtual = 975872

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b86d63c8

Time (s): cpu = 02:02:40 ; elapsed = 00:58:25 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709882 ; free virtual = 975816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=-0.011 | THS=-0.016 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 35d2884dc

Time (s): cpu = 02:04:09 ; elapsed = 00:59:17 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709616 ; free virtual = 975550
Phase 6.1 Hold Fix Iter | Checksum: 35d2884dc

Time (s): cpu = 02:04:31 ; elapsed = 00:59:40 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709632 ; free virtual = 975567

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=0.009  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 278e62599

Time (s): cpu = 02:09:56 ; elapsed = 01:01:24 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709581 ; free virtual = 975515
Phase 6 Post Hold Fix | Checksum: 2f6af4470

Time (s): cpu = 02:15:04 ; elapsed = 01:03:02 . Memory (MB): peak = 18903.621 ; gain = 0.000 ; free physical = 709537 ; free virtual = 975472

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 257fff1c2

Time (s): cpu = 03:08:56 ; elapsed = 01:12:24 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 708741 ; free virtual = 974678
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=0.009  | THS=0.000  |


Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 21b1b2c98

Time (s): cpu = 03:14:13 ; elapsed = 01:14:06 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 708627 ; free virtual = 974563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=0.009  | THS=0.000  |

Phase 7.1 Delay CleanUp | Checksum: 1f279935d

Time (s): cpu = 03:15:37 ; elapsed = 01:14:44 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 708781 ; free virtual = 974717

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 257398844

Time (s): cpu = 03:20:40 ; elapsed = 01:16:20 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 708724 ; free virtual = 974661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=0.009  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 27942eb92

Time (s): cpu = 03:21:30 ; elapsed = 01:16:51 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 708731 ; free virtual = 974668
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1e8016fd0

Time (s): cpu = 03:32:11 ; elapsed = 01:19:53 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 709280 ; free virtual = 975218

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.94713 %
  Global Horizontal Routing Utilization  = 9.08593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.8732%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 90.5213%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X75Y351 -> INT_X75Y351
   INT_X75Y349 -> INT_X75Y349
East Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X113Y496 -> INT_X113Y496
   INT_X59Y452 -> INT_X59Y452
   INT_X76Y351 -> INT_X76Y351
   INT_X52Y346 -> INT_X52Y346
   INT_X50Y342 -> INT_X50Y342
West Dir 1x1 Area, Max Cong = 93.2692%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X31Y363 -> INT_X31Y363
   INT_X33Y362 -> INT_X33Y362
   INT_X21Y359 -> INT_X21Y359
   INT_X26Y359 -> INT_X26Y359
   INT_X21Y358 -> INT_X21Y358

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 290961c6a

Time (s): cpu = 03:32:50 ; elapsed = 01:20:20 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 709385 ; free virtual = 975323

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 290961c6a

Time (s): cpu = 03:33:13 ; elapsed = 01:20:44 . Memory (MB): peak = 21415.613 ; gain = 2511.992 ; free physical = 709293 ; free virtual = 975231

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 290961c6a

Time (s): cpu = 03:34:48 ; elapsed = 01:21:58 . Memory (MB): peak = 21431.621 ; gain = 2528.000 ; free physical = 709462 ; free virtual = 975400
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.04|     4x4|      0.31|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     4x4|      0.49|     4x4|      0.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     2x2|      0.05|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.29|     4x4|      2.05|     4x4|      0.41|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.75|   16x16|      3.90|     8x8|      0.53|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.95|   16x16|      3.98|     4x4|      1.69|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.70|     4x4|      2.51|     4x4|      1.59|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     4x4|      0.44|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     2x2|      0.05|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.03|     4x4|      0.12|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.09|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 290961c6a

Time (s): cpu = 03:35:14 ; elapsed = 01:22:24 . Memory (MB): peak = 21431.621 ; gain = 2528.000 ; free physical = 709488 ; free virtual = 975427

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.010 | TNS=-0.057 | WHS=0.009  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 290961c6a

Time (s): cpu = 03:38:47 ; elapsed = 01:23:17 . Memory (MB): peak = 21431.621 ; gain = 2528.000 ; free physical = 709647 ; free virtual = 975585
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 9.03988e-12 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 2.93809e-12 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 03:48:05 ; elapsed = 01:26:21 . Memory (MB): peak = 21431.621 ; gain = 2528.000 ; free physical = 710707 ; free virtual = 976647

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
532 Infos, 209 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:51:23 ; elapsed = 01:29:04 . Memory (MB): peak = 21431.621 ; gain = 2528.000 ; free physical = 710738 ; free virtual = 976677
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 21431.621 ; gain = 0.000 ; free physical = 710750 ; free virtual = 976689
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 21431.621 ; gain = 0.000 ; free physical = 710759 ; free virtual = 976699
report_utilization: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 21431.621 ; gain = 0.000 ; free physical = 710781 ; free virtual = 976721
get_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 21431.621 ; gain = 0.000 ; free physical = 710771 ; free virtual = 976711
get_cells: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 21431.621 ; gain = 0.000 ; free physical = 710743 ; free virtual = 976683
WARNING: Unable to find metadata file: /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Tue Dec 19 08:34:59 2023
| Host             : egl-lcy running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu55c-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 27.407       |
|   FPGA Power (W)         | 25.374       |
|   HBM Power (W)          | 2.033        |
| Design Power Budget (W)  | 123.000      |
| Power Budget Margin (W)  | 95.593 (MET) |
| Dynamic (W)              | 18.833       |
| Device Static (W)        | 8.573        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 75.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     2.266 |       69 |       --- |             --- |
| CLB Logic                |     2.305 |   859545 |       --- |             --- |
|   LUT as Logic           |     1.628 |   277303 |   1303680 |           21.27 |
|   LUT as Distributed RAM |     0.285 |    25692 |    600960 |            4.28 |
|   Register               |     0.176 |   410981 |   2607360 |           15.76 |
|   CARRY8                 |     0.171 |    15391 |    162960 |            9.44 |
|   LUT as Shift Register  |     0.046 |     3470 |    600960 |            0.58 |
|   BUFG                   |    <0.001 |       18 |        96 |           18.75 |
|   Others                 |    <0.001 |    17719 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     8887 |   1303680 |            0.68 |
| Signals                  |     3.814 |   709401 |       --- |             --- |
| Block RAM                |     1.424 |      491 |      2016 |           24.36 |
| HBM                      |     2.431 |        1 |         2 |           50.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     1.626 |     2194 |      9024 |           24.31 |
| I/O                      |     0.006 |       12 |       624 |            1.92 |
| GTY                      |     4.360 |       16 |        40 |           40.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     8.573 |          |           |                 |
|   HBM Static             |     0.712 |          |           |                 |
|   Device Static          |     7.861 |          |           |                 |
| Total                    |    27.400 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source         | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| 0V85_VCCINT    |       0.850 |    21.362 |      14.754 |      6.608 |       NA    |     100.000 | 78.638 (MET) |
|    Vccint      |       0.850 |    21.362 |      14.754 |      6.608 |       NA    | Grouped     | NA           |
| 0V85_VCCINT_IO |       0.850 |     1.843 |       0.969 |      0.874 |       NA    |      30.000 | 28.157 (MET) |
|    Vccint_io   |       0.850 |     1.550 |       0.851 |      0.700 |       NA    | Grouped     | NA           |
|    Vccbram     |       0.850 |     0.293 |       0.118 |      0.174 |       NA    | Grouped     | NA           |
| 0V9_AVCC       |       0.900 |     0.699 |       0.616 |      0.082 |       NA    | Unspecified | NA           |
|    MGTYAVcc    |       0.900 |     0.699 |       0.616 |      0.082 |       NA    | Grouped     | NA           |
| 1V2_AVTT       |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Unspecified | NA           |
|    MGTYAVtt    |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Grouped     | NA           |
| 1V2_HBM        |       1.200 |     1.049 |       0.706 |      0.343 |       NA    | Unspecified | NA           |
|    VCC_HBM     |       1.200 |     1.049 |       0.706 |      0.343 |       NA    | Grouped     | NA           |
| 1V8            |       1.800 |     0.953 |       0.176 |      0.776 |       NA    |       4.000 | 3.047 (MET)  |
|    Vccaux      |       1.800 |     0.795 |       0.080 |      0.715 |       NA    | Grouped     | NA           |
|    Vccaux_io   |       1.800 |     0.038 |       0.003 |      0.035 |       NA    | Grouped     | NA           |
|    MGTYVccaux  |       1.800 |     0.096 |       0.093 |      0.002 |       NA    | Grouped     | NA           |
|    Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Grouped     | NA           |
|    Vccadc      |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Grouped     | NA           |
| 2V5_VPP        |       2.500 |     0.066 |       0.016 |      0.049 |       NA    |       0.300 | 0.234 (MET)  |
|    VCCAUX_HBM  |       2.500 |     0.066 |       0.016 |      0.049 |       NA    | Grouped     | NA           |
| Vcco33         |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25         |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco15         |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135        |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10         |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| VCC_IO_HBM     |       1.200 |     0.702 |       0.555 |      0.147 |       NA    | Unspecified | NA           |
+----------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             5.0 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                                      |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| level0_wrapper              |    18.826 |
|   level0_i                  |    18.825 |
|     blp                     |     7.669 |
|       blp_i                 |     7.669 |
|     ii_level0_pipe          |     0.069 |
|       inst                  |     0.069 |
|     ulp                     |    11.087 |
|       SLR0                  |     0.015 |
|       SLR1                  |     0.005 |
|       SLR2                  |     0.005 |
|       alveo_hls4ml_1        |     7.561 |
|       axi_ic_ctrl_mgmt_slr1 |     0.001 |
|       hmss_0                |     3.429 |
|       ulp_cmp               |     0.002 |
|       ulp_ucs               |     0.068 |
+-----------------------------+-----------+


532 Infos, 211 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:06:42 ; elapsed = 00:01:45 . Memory (MB): peak = 21665.531 ; gain = 233.910 ; free physical = 720768 ; free virtual = 986589
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:03:25 ; elapsed = 00:01:47 . Memory (MB): peak = 21681.539 ; gain = 16.008 ; free physical = 719200 ; free virtual = 986477
INFO: [Common 17-1381] The checkpoint '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:18 ; elapsed = 00:02:41 . Memory (MB): peak = 21681.539 ; gain = 16.008 ; free physical = 720275 ; free virtual = 986508
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:58 ; elapsed = 00:00:42 . Memory (MB): peak = 21681.539 ; gain = 0.000 ; free physical = 720018 ; free virtual = 986281
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 199.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:41 ; elapsed = 00:00:06 . Memory (MB): peak = 21681.539 ; gain = 0.000 ; free physical = 720040 ; free virtual = 986303
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:41 ; elapsed = 00:00:06 . Memory (MB): peak = 21681.539 ; gain = 0.000 ; free physical = 720045 ; free virtual = 986308
get_timing_paths: Time (s): cpu = 00:00:43 ; elapsed = 00:00:06 . Memory (MB): peak = 21681.539 ; gain = 0.000 ; free physical = 720062 ; free virtual = 986325
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 199.0 MHz
   scaled frequency   : 199.4 MHz
WARNING: The auto scaled frequency '199.4 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '199.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:49 ; elapsed = 00:00:37 . Memory (MB): peak = 21681.539 ; gain = 0.000 ; free physical = 719342 ; free virtual = 985803
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 464.4 MHz
WARNING: The auto scaled frequency '464.4 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg input level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U564/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U564/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U573/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U573/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U575/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U575/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U579/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U579/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U581/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U581/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U582/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U582/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U588/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U588/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U602/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U602/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U603/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U603/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U604/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U604/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U605/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U605/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U606/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U606/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U613/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U613/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U617/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U617/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U622/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U622/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U663/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U663/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U675/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U675/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1729/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1729/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1730/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1730/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1731/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1731/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1732/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1732/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1733/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1733/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1734/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1734/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1735/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1735/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1736/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1736/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1737/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1737/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1738/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1738/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1739/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1739/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1740/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1740/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1741/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1741/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1742/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1742/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1743/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1743/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1744/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1744/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1745/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1745/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1746/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1746/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1747/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1747/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1748/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1748/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1749/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1749/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1750/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1750/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1751/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1751/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1752/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1752/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1753/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1753/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1754/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1754/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1755/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1755/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1756/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1756/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1757/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1757/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1758/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1758/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1759/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1759/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1760/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1760/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1761/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1761/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1762/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1762/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1763/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1763/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1764/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1764/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1765/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1765/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1766/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1766/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1767/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1767/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1768/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1768/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1769/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1769/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1770/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1770/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1771/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1771/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1772/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1772/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1773/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1773/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1774/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1774/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1775/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1775/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1776/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1776/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1777/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1777/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1778/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1778/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1779/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1779/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1780/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1780/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1781/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1781/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1782/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1782/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1783/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1783/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1784/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1784/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1785/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1785/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1786/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1786/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1787/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1787/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1788/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1788/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1789/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1789/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1790/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1790/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1791/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1791/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1792/tmp_product output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/mul_32s_16ns_48_2_1_U1792/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U497/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U508/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg output level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_15s_31_2_1_U680/alveo_hls4ml_mul_mul_16s_15s_31_2_1_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U489/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U490/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U491/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U492/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U493/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U494/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U495/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U496/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U498/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U500/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U501/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U502/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U503/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U505/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U506/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U507/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U509/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U510/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U511/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U512/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U513/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U514/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U515/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U516/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U517/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U518/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U521/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U524/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U531/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U532/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U534/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U539/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U539/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U540/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U540/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U541/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U541/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U542/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U542/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U543/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U543/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U544/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U544/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U545/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U545/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U546/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U546/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U547/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U547/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U548/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U548/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U549/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U549/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U550/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U550/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U551/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U551/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U552/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U552/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U553/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U553/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U554/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U554/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U555/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U555/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U556/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U556/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U557/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U557/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U558/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U558/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U559/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U559/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U560/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U560/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U561/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U561/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U562/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U562/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U563/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U563/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U565/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U565/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U566/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U566/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U567/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U567/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U568/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U568/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U569/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U569/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U570/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U570/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U571/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U571/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U572/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U572/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U574/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U574/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U576/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U576/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U577/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U577/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U578/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U578/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U580/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U580/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U583/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U583/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U584/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U584/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U585/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U585/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U586/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U586/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U587/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U587/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U589/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U589/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U590/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U590/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U591/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U591/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U592/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U592/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U593/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U593/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U594/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U594/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U595/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U595/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U596/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U596/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U597/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U597/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U598/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U598/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U599/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U599/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U600/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U600/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U601/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U601/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U607/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U607/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U608/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg multiplier stage level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U608/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 0.20%, pblock_dynamic_SLR0: 0.20%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 0.56%, pblock_dynamic_SLR0: 0.56%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.11%, pblock_blp_slr0: 0.11%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp: 0.04%, pblock_blp_slr0: 0.04%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[5], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[6], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[10], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[23]... and (the first 15 of 1884 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[5], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[6], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[10], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[23]... and (the first 15 of 1819 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_3, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] is assigned constraint CLOCK_DELAY_GROUP 'level0_i_blp_blp_i_ss_hif_inst_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A2)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A3))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A1))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A3))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A1))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*(~A4)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 198 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 105 listed).
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U499/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U504/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U564/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U573/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U575/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U579/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U581/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U582/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U602/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U603/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U604/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U605/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U606/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U613/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U663/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_b_s_fu_2768/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2305/mul_mul_16s_16s_32_2_1_U675/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U519/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U520/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U522/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U523/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U525/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U526/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U527/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U528/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U529/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U530/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U533/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U535/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U536/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U537/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U538/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U539/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U540/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U541/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U542/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U543/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U544/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U546/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U547/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U548/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U549/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U550/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U551/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U587/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: level0_i/ulp/alveo_hls4ml_1/inst/myproject_U0/bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_U0/grp_gru_stack_for_bidirectional_ap_fixed_ap_fixed_33_4_5_3_0_config2_f_s_fu_2562/grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_f_s_fu_1486/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_s_fu_2307/mul_mul_16s_16s_32_2_1_U678/alveo_hls4ml_mul_mul_16s_16s_32_2_1_DSP48_0_U/p_reg_reg: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2042 Warnings, 50 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 468793440 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
602 Infos, 592 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:49:10 ; elapsed = 00:22:28 . Memory (MB): peak = 22833.531 ; gain = 1151.992 ; free physical = 579079 ; free virtual = 925042
source /home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 09:01:58 2023...
[Tue Dec 19 09:02:04 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 03:24:58 . Memory (MB): peak = 4413.168 ; gain = 0.000 ; free physical = 594963 ; free virtual = 940922
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/user/yanlun/LFADS_new/LFADs2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
Check VPL, containing 1 checks, has run: 0 errors
[09:02:04] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 09:02:04 2023...
