
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.66

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     1    0.94    0.01    0.06    0.06 ^ counter_reg[3]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 ^ _14_/B (MUX2_X1)
     1    1.73    0.01    0.04    0.09 ^ _14_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.09 ^ _15_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.12 ^ _15_/ZN (AND2_X2)
                                         _01_ (net)
                  0.01    0.00    0.12 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _13_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _13_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _14_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.27 v _14_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.27 v _15_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.30 v _15_/ZN (AND2_X2)
                                         _01_ (net)
                  0.00    0.00    0.30 v counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _13_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _13_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _14_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.27 v _14_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.27 v _15_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.30 v _15_/ZN (AND2_X2)
                                         _01_ (net)
                  0.00    0.00    0.30 v counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.60e-05   3.58e-07   3.10e-07   2.67e-05  83.6%
Combinational          3.68e-06   1.13e-06   3.99e-07   5.21e-06  16.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.97e-05   1.49e-06   7.09e-07   3.19e-05 100.0%
                          93.1%       4.7%       2.2%
