// ==============================================================
// File generated on Mon Jan 21 17:58:52 -0500 2019
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#1 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"
#1 "<built-in>"
#1 "<command-line>"
#1 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"


int axi_stream_counter_range(int, int *);


#ifndef HLS_FASTSIM
#5 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"

#ifndef HLS_FASTSIM
#include "apatb_axi_stream_counter_range.h"
#endif

#5 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"
int main(void)
{
 int i;
 int y;

 for (i = 0; i < 100; i++)
 {
  
#ifndef HLS_FASTSIM
#define axi_stream_counter_range AESL_WRAP_axi_stream_counter_range
#endif

#12 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"

#ifndef HLS_FASTSIM
#define axi_stream_counter_range AESL_WRAP_axi_stream_counter_range
#endif

#12 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"
axi_stream_counter_range
#undef axi_stream_counter_range
#12 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"

#undef axi_stream_counter_range
#12 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"
(i, &y);
 }
 return 0;


}
#endif
#17 "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/simC/axi_stream_counter_range_testbench.cpp"
