
do_an_tot_nghiep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9d0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  0800cb70  0800cb70  0001cb70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d280  0800d280  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d280  0800d280  0001d280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d288  0800d288  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d288  0800d288  0001d288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d28c  0800d28c  0001d28c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d290  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200001e8  0800d478  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000065c  0800d478  0002065c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e7b9  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002248  00000000  00000000  0002ea14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e18  00000000  00000000  00030c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af2  00000000  00000000  00031a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017c0b  00000000  00000000  0003256a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010005  00000000  00000000  0004a175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090b2a  00000000  00000000  0005a17a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000055d8  00000000  00000000  000eaca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000f027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cb58 	.word	0x0800cb58

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800cb58 	.word	0x0800cb58

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <init_Robot>:



/// initial robot parameter

void init_Robot(Robot* robot){
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    robot->x = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    robot->y = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	605a      	str	r2, [r3, #4]
    robot->theta = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
    robot->omega = 0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
    robot->v = 0.05;//60rpm = 0.2041 50 = 0.17
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a14      	ldr	r2, [pc, #80]	; (800109c <init_Robot+0x7c>)
 800104c:	60da      	str	r2, [r3, #12]
    robot->v_r = 0;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	615a      	str	r2, [r3, #20]
    robot->v_l = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
    robot->v_r_rpm = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	; 0x24
    robot->v_l_rpm = 0;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	621a      	str	r2, [r3, #32]
    robot->v_r_PWM = 0;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	62da      	str	r2, [r3, #44]	; 0x2c
    robot->v_l_PWM = 0;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
    robot->S_distance = 0;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	631a      	str	r2, [r3, #48]	; 0x30
    strcpy(robot->cmd,"STP");
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	331c      	adds	r3, #28
 800108a:	4a05      	ldr	r2, [pc, #20]	; (80010a0 <init_Robot+0x80>)
 800108c:	6810      	ldr	r0, [r2, #0]
 800108e:	6018      	str	r0, [r3, #0]

}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	3d4ccccd 	.word	0x3d4ccccd
 80010a0:	0800cb70 	.word	0x0800cb70
 80010a4:	00000000 	.word	0x00000000

080010a8 <update_Position>:
/// @brief calculat new posstion of Robot from encoder value
/// @param robot
/// @param encoder_Right_Value
/// @param encoder_Left_Value
void update_Position(Robot* robot, int encoder_difference_left, int encoder_difference_right,float delta_t){
 80010a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ac:	ed2d 8b02 	vpush	{d8}
 80010b0:	b088      	sub	sp, #32
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	ed87 0a00 	vstr	s0, [r7]
		float D_r  = (float) pi*d*(encoder_difference_right)/N;
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fa48 	bl	8000554 <__aeabi_i2d>
 80010c4:	a378      	add	r3, pc, #480	; (adr r3, 80012a8 <update_Position+0x200>)
 80010c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ca:	f7ff faad 	bl	8000628 <__aeabi_dmul>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	a376      	add	r3, pc, #472	; (adr r3, 80012b0 <update_Position+0x208>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fbce 	bl	800087c <__aeabi_ddiv>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fd96 	bl	8000c18 <__aeabi_d2f>
 80010ec:	4603      	mov	r3, r0
 80010ee:	61fb      	str	r3, [r7, #28]
		float D_l = (float) pi*d*(encoder_difference_left)/N;
 80010f0:	68b8      	ldr	r0, [r7, #8]
 80010f2:	f7ff fa2f 	bl	8000554 <__aeabi_i2d>
 80010f6:	a36c      	add	r3, pc, #432	; (adr r3, 80012a8 <update_Position+0x200>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa94 	bl	8000628 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	a369      	add	r3, pc, #420	; (adr r3, 80012b0 <update_Position+0x208>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	f7ff fbb5 	bl	800087c <__aeabi_ddiv>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4610      	mov	r0, r2
 8001118:	4619      	mov	r1, r3
 800111a:	f7ff fd7d 	bl	8000c18 <__aeabi_d2f>
 800111e:	4603      	mov	r3, r0
 8001120:	61bb      	str	r3, [r7, #24]
		float D_c = (D_r + D_l)/2;
 8001122:	ed97 7a07 	vldr	s14, [r7, #28]
 8001126:	edd7 7a06 	vldr	s15, [r7, #24]
 800112a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800112e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001136:	edc7 7a05 	vstr	s15, [r7, #20]

      robot->x += D_c*cos(robot->theta);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa1a 	bl	8000578 <__aeabi_f2d>
 8001144:	4604      	mov	r4, r0
 8001146:	460d      	mov	r5, r1
 8001148:	6978      	ldr	r0, [r7, #20]
 800114a:	f7ff fa15 	bl	8000578 <__aeabi_f2d>
 800114e:	4680      	mov	r8, r0
 8001150:	4689      	mov	r9, r1
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff fa0e 	bl	8000578 <__aeabi_f2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	ec43 2b10 	vmov	d0, r2, r3
 8001164:	f00a f91c 	bl	800b3a0 <cos>
 8001168:	ec53 2b10 	vmov	r2, r3, d0
 800116c:	4640      	mov	r0, r8
 800116e:	4649      	mov	r1, r9
 8001170:	f7ff fa5a 	bl	8000628 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4620      	mov	r0, r4
 800117a:	4629      	mov	r1, r5
 800117c:	f7ff f89e 	bl	80002bc <__adddf3>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	4610      	mov	r0, r2
 8001186:	4619      	mov	r1, r3
 8001188:	f7ff fd46 	bl	8000c18 <__aeabi_d2f>
 800118c:	4602      	mov	r2, r0
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	601a      	str	r2, [r3, #0]
      robot->y += D_c*sin(robot->theta);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9ee 	bl	8000578 <__aeabi_f2d>
 800119c:	4604      	mov	r4, r0
 800119e:	460d      	mov	r5, r1
 80011a0:	6978      	ldr	r0, [r7, #20]
 80011a2:	f7ff f9e9 	bl	8000578 <__aeabi_f2d>
 80011a6:	4680      	mov	r8, r0
 80011a8:	4689      	mov	r9, r1
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9e2 	bl	8000578 <__aeabi_f2d>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	ec43 2b10 	vmov	d0, r2, r3
 80011bc:	f00a f944 	bl	800b448 <sin>
 80011c0:	ec53 2b10 	vmov	r2, r3, d0
 80011c4:	4640      	mov	r0, r8
 80011c6:	4649      	mov	r1, r9
 80011c8:	f7ff fa2e 	bl	8000628 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4620      	mov	r0, r4
 80011d2:	4629      	mov	r1, r5
 80011d4:	f7ff f872 	bl	80002bc <__adddf3>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fd1a 	bl	8000c18 <__aeabi_d2f>
 80011e4:	4602      	mov	r2, r0
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	605a      	str	r2, [r3, #4]
      robot->theta += (D_r -D_l)/(L);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f9c2 	bl	8000578 <__aeabi_f2d>
 80011f4:	4604      	mov	r4, r0
 80011f6:	460d      	mov	r5, r1
 80011f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80011fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001204:	ee17 0a90 	vmov	r0, s15
 8001208:	f7ff f9b6 	bl	8000578 <__aeabi_f2d>
 800120c:	a32a      	add	r3, pc, #168	; (adr r3, 80012b8 <update_Position+0x210>)
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff fb33 	bl	800087c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4620      	mov	r0, r4
 800121c:	4629      	mov	r1, r5
 800121e:	f7ff f84d 	bl	80002bc <__adddf3>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fcf5 	bl	8000c18 <__aeabi_d2f>
 800122e:	4602      	mov	r2, r0
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	609a      	str	r2, [r3, #8]
//      robot->v = 0.1*robot->omega;
//      robot->theta = robot->omega* delta_t;
      robot->theta = atan2(sin(robot->theta),cos(robot->theta)) ;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f99d 	bl	8000578 <__aeabi_f2d>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	ec43 2b10 	vmov	d0, r2, r3
 8001246:	f00a f8ff 	bl	800b448 <sin>
 800124a:	eeb0 8a40 	vmov.f32	s16, s0
 800124e:	eef0 8a60 	vmov.f32	s17, s1
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f98e 	bl	8000578 <__aeabi_f2d>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	ec43 2b10 	vmov	d0, r2, r3
 8001264:	f00a f89c 	bl	800b3a0 <cos>
 8001268:	eeb0 7a40 	vmov.f32	s14, s0
 800126c:	eef0 7a60 	vmov.f32	s15, s1
 8001270:	eeb0 1a47 	vmov.f32	s2, s14
 8001274:	eef0 1a67 	vmov.f32	s3, s15
 8001278:	eeb0 0a48 	vmov.f32	s0, s16
 800127c:	eef0 0a68 	vmov.f32	s1, s17
 8001280:	f00a f85e 	bl	800b340 <atan2>
 8001284:	ec53 2b10 	vmov	r2, r3, d0
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fcc4 	bl	8000c18 <__aeabi_d2f>
 8001290:	4602      	mov	r2, r0
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	609a      	str	r2, [r3, #8]
//      if (robot->phi > 2 * pi) robot->phi -= 2 * pi;
//      else if (robot->phi < 0) robot->phi += 2 * pi;
}
 8001296:	bf00      	nop
 8001298:	3720      	adds	r7, #32
 800129a:	46bd      	mov	sp, r7
 800129c:	ecbd 8b02 	vpop	{d8}
 80012a0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012a4:	f3af 8000 	nop.w
 80012a8:	c7ae147b 	.word	0xc7ae147b
 80012ac:	3fca2324 	.word	0x3fca2324
 80012b0:	00000000 	.word	0x00000000
 80012b4:	40901800 	.word	0x40901800
 80012b8:	70a3d70a 	.word	0x70a3d70a
 80012bc:	3fc70a3d 	.word	0x3fc70a3d

080012c0 <desired_point_init>:
 *  Created on: Mar 31, 2024
 *      Author: Nghia
 */
#include "decoding_frame.h"
#include "string.h"
void desired_point_init(desired_point* my_desired_point){
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	my_desired_point->x_d = 0;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
	my_desired_point->y_d = 0;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
	my_desired_point->phi_d = 0;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
	strcpy(my_desired_point->cmd_d, "stp");
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <desired_point_init+0x34>)
 80012e4:	6810      	ldr	r0, [r2, #0]
 80012e6:	6018      	str	r0, [r3, #0]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	0800cb74 	.word	0x0800cb74

080012f8 <split_frame>:
void split_frame(char *frame, desired_point* my_desired_point) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af02      	add	r7, sp, #8
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
    // S dng sscanf  trch xut gi tr t chui
    sscanf(frame, "!cmd:%[^#]#x:%f#y:%f#phi:%f#\n", my_desired_point->cmd_d, &my_desired_point->x_d, &my_desired_point->y_d, &my_desired_point->phi_d);
 8001302:	6839      	ldr	r1, [r7, #0]
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	1d18      	adds	r0, r3, #4
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	3308      	adds	r3, #8
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	320c      	adds	r2, #12
 8001310:	9201      	str	r2, [sp, #4]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	4603      	mov	r3, r0
 8001316:	460a      	mov	r2, r1
 8001318:	4903      	ldr	r1, [pc, #12]	; (8001328 <split_frame+0x30>)
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f005 ff52 	bl	80071c4 <siscanf>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	0800cb78 	.word	0x0800cb78

0800132c <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	if(huart->Instance==huart2.Instance){
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <HAL_UART_RxCpltCallback+0x64>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d122      	bne.n	8001386 <HAL_UART_RxCpltCallback+0x5a>
//		receive_data(Rx);
		if(Rx == '\n'){
 8001340:	4b14      	ldr	r3, [pc, #80]	; (8001394 <HAL_UART_RxCpltCallback+0x68>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b0a      	cmp	r3, #10
 8001346:	d10e      	bne.n	8001366 <HAL_UART_RxCpltCallback+0x3a>
			uart_flag =1;
 8001348:	4b13      	ldr	r3, [pc, #76]	; (8001398 <HAL_UART_RxCpltCallback+0x6c>)
 800134a:	2201      	movs	r2, #1
 800134c:	601a      	str	r2, [r3, #0]
			uart_buff[uart_len++] = Rx;
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <HAL_UART_RxCpltCallback+0x70>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	b2d1      	uxtb	r1, r2
 8001356:	4a11      	ldr	r2, [pc, #68]	; (800139c <HAL_UART_RxCpltCallback+0x70>)
 8001358:	7011      	strb	r1, [r2, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <HAL_UART_RxCpltCallback+0x68>)
 800135e:	7819      	ldrb	r1, [r3, #0]
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_UART_RxCpltCallback+0x74>)
 8001362:	5499      	strb	r1, [r3, r2]
 8001364:	e00a      	b.n	800137c <HAL_UART_RxCpltCallback+0x50>
		}

		else{
			uart_buff[uart_len++]= Rx;
 8001366:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_UART_RxCpltCallback+0x70>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	b2d1      	uxtb	r1, r2
 800136e:	4a0b      	ldr	r2, [pc, #44]	; (800139c <HAL_UART_RxCpltCallback+0x70>)
 8001370:	7011      	strb	r1, [r2, #0]
 8001372:	461a      	mov	r2, r3
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_UART_RxCpltCallback+0x68>)
 8001376:	7819      	ldrb	r1, [r3, #0]
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_UART_RxCpltCallback+0x74>)
 800137a:	5499      	strb	r1, [r3, r2]
		}

		HAL_UART_Receive_IT(&huart2, &Rx, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	4905      	ldr	r1, [pc, #20]	; (8001394 <HAL_UART_RxCpltCallback+0x68>)
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <HAL_UART_RxCpltCallback+0x64>)
 8001382:	f003 ff5d 	bl	8005240 <HAL_UART_Receive_IT>
	}
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200003f4 	.word	0x200003f4
 8001394:	20000204 	.word	0x20000204
 8001398:	2000023c 	.word	0x2000023c
 800139c:	20000240 	.word	0x20000240
 80013a0:	20000208 	.word	0x20000208
 80013a4:	00000000 	.word	0x00000000

080013a8 <HAL_TIM_PeriodElapsedCallback>:
// todo timer interuppt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013ac:	b088      	sub	sp, #32
 80013ae:	af06      	add	r7, sp, #24
 80013b0:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a68      	ldr	r2, [pc, #416]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	f040 80c4 	bne.w	8001546 <HAL_TIM_PeriodElapsedCallback+0x19e>
		//doc encoder
		if(count >= 0.1 ){
 80013be:	4b67      	ldr	r3, [pc, #412]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f340 80ba 	ble.w	800153c <HAL_TIM_PeriodElapsedCallback+0x194>

			encoder_value_left = -1*__HAL_TIM_GET_COUNTER(&htim2);
 80013c8:	4b65      	ldr	r3, [pc, #404]	; (8001560 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	425b      	negs	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b64      	ldr	r3, [pc, #400]	; (8001564 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80013d4:	601a      	str	r2, [r3, #0]
			encoder_value_right =__HAL_TIM_GET_COUNTER(&htim5);
 80013d6:	4b64      	ldr	r3, [pc, #400]	; (8001568 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	461a      	mov	r2, r3
 80013de:	4b63      	ldr	r3, [pc, #396]	; (800156c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80013e0:	601a      	str	r2, [r3, #0]
			encoder_difference_left = encoder_value_left - pre_encoder_value_left;
 80013e2:	4b60      	ldr	r3, [pc, #384]	; (8001564 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b62      	ldr	r3, [pc, #392]	; (8001570 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	4a61      	ldr	r2, [pc, #388]	; (8001574 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80013ee:	6013      	str	r3, [r2, #0]
			encoder_difference_right = encoder_value_right - pre_encoder_value_right;
 80013f0:	4b5e      	ldr	r3, [pc, #376]	; (800156c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b60      	ldr	r3, [pc, #384]	; (8001578 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	4a60      	ldr	r2, [pc, #384]	; (800157c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80013fc:	6013      	str	r3, [r2, #0]
			pre_encoder_value_right = encoder_value_right ;
 80013fe:	4b5b      	ldr	r3, [pc, #364]	; (800156c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a5d      	ldr	r2, [pc, #372]	; (8001578 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001404:	6013      	str	r3, [r2, #0]
			pre_encoder_value_left = encoder_value_left ;
 8001406:	4b57      	ldr	r3, [pc, #348]	; (8001564 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a59      	ldr	r2, [pc, #356]	; (8001570 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800140c:	6013      	str	r3, [r2, #0]
//
			update_Position(&myRobot, encoder_difference_left, encoder_difference_right,0.1);
 800140e:	4b59      	ldr	r3, [pc, #356]	; (8001574 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a5a      	ldr	r2, [pc, #360]	; (800157c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8001580 <HAL_TIM_PeriodElapsedCallback+0x1d8>
 800141a:	4619      	mov	r1, r3
 800141c:	4859      	ldr	r0, [pc, #356]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800141e:	f7ff fe43 	bl	80010a8 <update_Position>
//			update_Position_base_velocity(&myRobot, encoder_difference_left, encoder_difference_right,0.1);//delta time is 0.1
			//ennable PID calculation
			en_PID =1;
 8001422:	4b59      	ldr	r3, [pc, #356]	; (8001588 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001424:	2201      	movs	r2, #1
 8001426:	601a      	str	r2, [r3, #0]

			//end condition
			distance_to_goals =sqrt((myRobot.x-my_desired_point.x_d)*(myRobot.x - my_desired_point.x_d)+(myRobot.y - my_desired_point.y_d)*(myRobot.y-my_desired_point.y_d));
 8001428:	4b56      	ldr	r3, [pc, #344]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800142a:	ed93 7a00 	vldr	s14, [r3]
 800142e:	4b57      	ldr	r3, [pc, #348]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001430:	edd3 7a01 	vldr	s15, [r3, #4]
 8001434:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001438:	4b52      	ldr	r3, [pc, #328]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800143a:	edd3 6a00 	vldr	s13, [r3]
 800143e:	4b53      	ldr	r3, [pc, #332]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001440:	edd3 7a01 	vldr	s15, [r3, #4]
 8001444:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144c:	4b4d      	ldr	r3, [pc, #308]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800144e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001452:	4b4e      	ldr	r3, [pc, #312]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001454:	edd3 7a02 	vldr	s15, [r3, #8]
 8001458:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800145c:	4b49      	ldr	r3, [pc, #292]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800145e:	ed93 6a01 	vldr	s12, [r3, #4]
 8001462:	4b4a      	ldr	r3, [pc, #296]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001464:	edd3 7a02 	vldr	s15, [r3, #8]
 8001468:	ee76 7a67 	vsub.f32	s15, s12, s15
 800146c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001474:	ee17 0a90 	vmov	r0, s15
 8001478:	f7ff f87e 	bl	8000578 <__aeabi_f2d>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	ec43 2b10 	vmov	d0, r2, r3
 8001484:	f009 ff5e 	bl	800b344 <sqrt>
 8001488:	ec53 2b10 	vmov	r2, r3, d0
 800148c:	4610      	mov	r0, r2
 800148e:	4619      	mov	r1, r3
 8001490:	f7ff fbc2 	bl	8000c18 <__aeabi_d2f>
 8001494:	4603      	mov	r3, r0
 8001496:	4a3e      	ldr	r2, [pc, #248]	; (8001590 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001498:	6013      	str	r3, [r2, #0]
			//sprintf(data,"!distance:%.2f#\n",distance_to_goals);
			//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));()abs(myRobot.x - my_desired_point.x_d) < 0.01) &(abs(myRobot.y - my_desired_point.y_d) <0.01
			if((distance_to_goals < 0.01) ){
 800149a:	4b3d      	ldr	r3, [pc, #244]	; (8001590 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff f86a 	bl	8000578 <__aeabi_f2d>
 80014a4:	a32a      	add	r3, pc, #168	; (adr r3, 8001550 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80014a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014aa:	f7ff fb2f 	bl	8000b0c <__aeabi_dcmplt>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d008      	beq.n	80014c6 <HAL_TIM_PeriodElapsedCallback+0x11e>
				HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ba:	4836      	ldr	r0, [pc, #216]	; (8001594 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014bc:	f002 f8c0 	bl	8003640 <HAL_GPIO_WritePin>
				en_run = 0;
 80014c0:	4b35      	ldr	r3, [pc, #212]	; (8001598 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
			//return PWM
//			sprintf(data,"!W_L_PWM:%.2f#W_R_PWM:%.2f#\n",myRobot.v_l_PWM,myRobot.v_r_PWM);
//			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));


			if(strcmp(myRobot.cmd,"RUN")== 0 ){
 80014c6:	4935      	ldr	r1, [pc, #212]	; (800159c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80014c8:	4835      	ldr	r0, [pc, #212]	; (80015a0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80014ca:	f7fe fe89 	bl	80001e0 <strcmp>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d130      	bne.n	8001536 <HAL_TIM_PeriodElapsedCallback+0x18e>
				//returm diff encoder value
	//			sprintf(data,"!L_diff:%d#R_diff:%d#\n",encoder_difference_left,encoder_difference_right);
	//			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));

				//return x y phi; !cmd:RUN#x:0.00#y:0.00#phi:0.00#
				sprintf(data,"!cmd:%s#x:%.2f#y:%.2f#phi:%.2f#\n",myRobot.cmd,myRobot.x,myRobot.y,rad_to_degree(myRobot.theta));
 80014d4:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f84d 	bl	8000578 <__aeabi_f2d>
 80014de:	4604      	mov	r4, r0
 80014e0:	460d      	mov	r5, r1
 80014e2:	4b28      	ldr	r3, [pc, #160]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f846 	bl	8000578 <__aeabi_f2d>
 80014ec:	4680      	mov	r8, r0
 80014ee:	4689      	mov	r9, r1
 80014f0:	4b24      	ldr	r3, [pc, #144]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80014f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80014f6:	eeb0 0a67 	vmov.f32	s0, s15
 80014fa:	f000 fd29 	bl	8001f50 <rad_to_degree>
 80014fe:	ee10 3a10 	vmov	r3, s0
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f838 	bl	8000578 <__aeabi_f2d>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001510:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001514:	e9cd 4500 	strd	r4, r5, [sp]
 8001518:	4a21      	ldr	r2, [pc, #132]	; (80015a0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800151a:	4922      	ldr	r1, [pc, #136]	; (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800151c:	4822      	ldr	r0, [pc, #136]	; (80015a8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800151e:	f005 fe31 	bl	8007184 <siprintf>
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
 8001522:	4821      	ldr	r0, [pc, #132]	; (80015a8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001524:	f7fe febc 	bl	80002a0 <strlen>
 8001528:	4603      	mov	r3, r0
 800152a:	b29b      	uxth	r3, r3
 800152c:	461a      	mov	r2, r3
 800152e:	491e      	ldr	r1, [pc, #120]	; (80015a8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001530:	481e      	ldr	r0, [pc, #120]	; (80015ac <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001532:	f003 feab 	bl	800528c <HAL_UART_Transmit_DMA>
//				sprintf(data,"!omega:%.2f#phi:%.2f#\n",myRobot.omega,rad_to_degree(myRobot.theta));
//				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
			}

			//reset count
			count=0;
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]

		}
		count++;
 800153c:	4b07      	ldr	r3, [pc, #28]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3301      	adds	r3, #1
 8001542:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001544:	6013      	str	r3, [r2, #0]
	}
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001550:	47ae147b 	.word	0x47ae147b
 8001554:	3f847ae1 	.word	0x3f847ae1
 8001558:	40000400 	.word	0x40000400
 800155c:	200002c8 	.word	0x200002c8
 8001560:	2000031c 	.word	0x2000031c
 8001564:	20000244 	.word	0x20000244
 8001568:	200003ac 	.word	0x200003ac
 800156c:	20000248 	.word	0x20000248
 8001570:	2000024c 	.word	0x2000024c
 8001574:	20000254 	.word	0x20000254
 8001578:	20000250 	.word	0x20000250
 800157c:	20000258 	.word	0x20000258
 8001580:	3dcccccd 	.word	0x3dcccccd
 8001584:	2000049c 	.word	0x2000049c
 8001588:	200002c4 	.word	0x200002c4
 800158c:	200004f8 	.word	0x200004f8
 8001590:	200002d0 	.word	0x200002d0
 8001594:	40021000 	.word	0x40021000
 8001598:	200002c0 	.word	0x200002c0
 800159c:	0800cb98 	.word	0x0800cb98
 80015a0:	200004b8 	.word	0x200004b8
 80015a4:	0800cb9c 	.word	0x0800cb9c
 80015a8:	2000025c 	.word	0x2000025c
 80015ac:	200003f4 	.word	0x200003f4

080015b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b0:	b5b0      	push	{r4, r5, r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015b4:	f001 f916 	bl	80027e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b8:	f000 fa10 	bl	80019dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015bc:	f000 fc70 	bl	8001ea0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015c0:	f000 fc4e 	bl	8001e60 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015c4:	f000 fc22 	bl	8001e0c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80015c8:	f000 fa66 	bl	8001a98 <MX_TIM1_Init>
  MX_TIM2_Init();
 80015cc:	f000 fb28 	bl	8001c20 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015d0:	f000 fb7a 	bl	8001cc8 <MX_TIM3_Init>
  MX_TIM5_Init();
 80015d4:	f000 fbc6 	bl	8001d64 <MX_TIM5_Init>


  /* USER CODE BEGIN 2 */
  //start  uart2 interupt
  // todo
  init_Robot(&myRobot);
 80015d8:	489c      	ldr	r0, [pc, #624]	; (800184c <main+0x29c>)
 80015da:	f7ff fd21 	bl	8001020 <init_Robot>
  desired_point_init(&my_desired_point);
 80015de:	489c      	ldr	r0, [pc, #624]	; (8001850 <main+0x2a0>)
 80015e0:	f7ff fe6e 	bl	80012c0 <desired_point_init>
  HAL_UART_Receive_IT(&huart2, &Rx, 1);
 80015e4:	2201      	movs	r2, #1
 80015e6:	499b      	ldr	r1, [pc, #620]	; (8001854 <main+0x2a4>)
 80015e8:	489b      	ldr	r0, [pc, #620]	; (8001858 <main+0x2a8>)
 80015ea:	f003 fe29 	bl	8005240 <HAL_UART_Receive_IT>
  //ref KP KI KD
  pid_set_Kp_Ki_Kd(&hpid,1.55, 0.055, 0.025,0.1);
 80015ee:	eddf 1a9b 	vldr	s3, [pc, #620]	; 800185c <main+0x2ac>
 80015f2:	ed9f 1a9b 	vldr	s2, [pc, #620]	; 8001860 <main+0x2b0>
 80015f6:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8001864 <main+0x2b4>
 80015fa:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8001868 <main+0x2b8>
 80015fe:	489b      	ldr	r0, [pc, #620]	; (800186c <main+0x2bc>)
 8001600:	f000 fcf6 	bl	8001ff0 <pid_set_Kp_Ki_Kd>
//  pid_set_Kp_Ki_Kd(&hpid, 1.005, 0.3, 0.002,0.1);
  //start PWM TIM1; chanel 1,2 for left motor ; chanel 3,4 for right  motor
  //chanel 1 PE9 ;chanel 2 PE11; chanel 3 PE23 ; chanel 4 PE14;
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001604:	2100      	movs	r1, #0
 8001606:	489a      	ldr	r0, [pc, #616]	; (8001870 <main+0x2c0>)
 8001608:	f002 fd98 	bl	800413c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800160c:	2104      	movs	r1, #4
 800160e:	4898      	ldr	r0, [pc, #608]	; (8001870 <main+0x2c0>)
 8001610:	f002 fd94 	bl	800413c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001614:	2108      	movs	r1, #8
 8001616:	4896      	ldr	r0, [pc, #600]	; (8001870 <main+0x2c0>)
 8001618:	f002 fd90 	bl	800413c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800161c:	210c      	movs	r1, #12
 800161e:	4894      	ldr	r0, [pc, #592]	; (8001870 <main+0x2c0>)
 8001620:	f002 fd8c 	bl	800413c <HAL_TIM_PWM_Start>
  //start encoder Mode
  // TIM2 For encoder of left motor , TIM5 for encoder of Right motor
  // TIM2:PA5,PB3 ; TIM5 PA0,PA1
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);
//  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1|TIM_CHANNEL_2);
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 8001624:	2104      	movs	r1, #4
 8001626:	4893      	ldr	r0, [pc, #588]	; (8001874 <main+0x2c4>)
 8001628:	f002 fede 	bl	80043e8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1);
 800162c:	2100      	movs	r1, #0
 800162e:	4892      	ldr	r0, [pc, #584]	; (8001878 <main+0x2c8>)
 8001630:	f002 feda 	bl	80043e8 <HAL_TIM_Encoder_Start>
  //start interrupt timer 3
  HAL_TIM_Base_Start_IT(&htim3);
 8001634:	4891      	ldr	r0, [pc, #580]	; (800187c <main+0x2cc>)
 8001636:	f002 fcc5 	bl	8003fc4 <HAL_TIM_Base_Start_IT>
//	  HAL_UART_Transmit(&huart2, tx_buff, sizeof(tx_buff),100);
//	  HAL_Delay(100);
// todo pid

	  // transmit data when stm32 recieved data form PC
	  if(uart_flag == 1){
 800163a:	4b91      	ldr	r3, [pc, #580]	; (8001880 <main+0x2d0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d12a      	bne.n	8001698 <main+0xe8>
		  //decoding frame data;
		  split_frame((char*)uart_buff, &my_desired_point);
 8001642:	4983      	ldr	r1, [pc, #524]	; (8001850 <main+0x2a0>)
 8001644:	488f      	ldr	r0, [pc, #572]	; (8001884 <main+0x2d4>)
 8001646:	f7ff fe57 	bl	80012f8 <split_frame>

		  if(strcmp(my_desired_point.cmd_d, "RUN") == 0){
 800164a:	498f      	ldr	r1, [pc, #572]	; (8001888 <main+0x2d8>)
 800164c:	4880      	ldr	r0, [pc, #512]	; (8001850 <main+0x2a0>)
 800164e:	f7fe fdc7 	bl	80001e0 <strcmp>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10d      	bne.n	8001674 <main+0xc4>
			  strcpy(myRobot.cmd,my_desired_point.cmd_d);
 8001658:	497d      	ldr	r1, [pc, #500]	; (8001850 <main+0x2a0>)
 800165a:	488c      	ldr	r0, [pc, #560]	; (800188c <main+0x2dc>)
 800165c:	f005 fea3 	bl	80073a6 <strcpy>
			  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,SET);
 8001660:	2201      	movs	r2, #1
 8001662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001666:	488a      	ldr	r0, [pc, #552]	; (8001890 <main+0x2e0>)
 8001668:	f001 ffea 	bl	8003640 <HAL_GPIO_WritePin>
			  en_run = 1;
 800166c:	4b89      	ldr	r3, [pc, #548]	; (8001894 <main+0x2e4>)
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	e008      	b.n	8001686 <main+0xd6>
		  }
		  else{
			  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167a:	4885      	ldr	r0, [pc, #532]	; (8001890 <main+0x2e0>)
 800167c:	f001 ffe0 	bl	8003640 <HAL_GPIO_WritePin>
			  en_run = 0;
 8001680:	4b84      	ldr	r3, [pc, #528]	; (8001894 <main+0x2e4>)
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]


		  //send data to check desire point: !cmd:RUN#x:0.00#y:0.00#phi:0.00#
//		  sprintf(data,"!cmd_d:%s#x_d:%.2f#y_d:%.2f#phi_d:%.2f#\n",my_desired_point.cmd_d,my_desired_point.x_d,my_desired_point.y_d,my_desired_point.phi_d);
//		  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
		  HAL_Delay(100);
 8001686:	2064      	movs	r0, #100	; 0x64
 8001688:	f001 f91e 	bl	80028c8 <HAL_Delay>
		  uart_len = 0;
 800168c:	4b82      	ldr	r3, [pc, #520]	; (8001898 <main+0x2e8>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
		  uart_flag =0;
 8001692:	4b7b      	ldr	r3, [pc, #492]	; (8001880 <main+0x2d0>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
	  }
		 // PID and control motor
	  	  if(en_PID ==1){
 8001698:	4b80      	ldr	r3, [pc, #512]	; (800189c <main+0x2ec>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	f040 8127 	bne.w	80018f0 <main+0x340>
		  	  // cal phi desired (rad/s)
			  phid_pid = atan2((my_desired_point.y_d - myRobot.y),(my_desired_point.x_d - myRobot.x));
 80016a2:	4b6b      	ldr	r3, [pc, #428]	; (8001850 <main+0x2a0>)
 80016a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80016a8:	4b68      	ldr	r3, [pc, #416]	; (800184c <main+0x29c>)
 80016aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80016ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b2:	ee17 0a90 	vmov	r0, s15
 80016b6:	f7fe ff5f 	bl	8000578 <__aeabi_f2d>
 80016ba:	4604      	mov	r4, r0
 80016bc:	460d      	mov	r5, r1
 80016be:	4b64      	ldr	r3, [pc, #400]	; (8001850 <main+0x2a0>)
 80016c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80016c4:	4b61      	ldr	r3, [pc, #388]	; (800184c <main+0x29c>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ce:	ee17 0a90 	vmov	r0, s15
 80016d2:	f7fe ff51 	bl	8000578 <__aeabi_f2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	ec43 2b11 	vmov	d1, r2, r3
 80016de:	ec45 4b10 	vmov	d0, r4, r5
 80016e2:	f009 fe2d 	bl	800b340 <atan2>
 80016e6:	ec53 2b10 	vmov	r2, r3, d0
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f7ff fa93 	bl	8000c18 <__aeabi_d2f>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4a6a      	ldr	r2, [pc, #424]	; (80018a0 <main+0x2f0>)
 80016f6:	6013      	str	r3, [r2, #0]
			  hpid.setpoint = phid_pid;
 80016f8:	4b69      	ldr	r3, [pc, #420]	; (80018a0 <main+0x2f0>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a5b      	ldr	r2, [pc, #364]	; (800186c <main+0x2bc>)
 80016fe:	6113      	str	r3, [r2, #16]
			  hpid.current = myRobot.theta;
 8001700:	4b52      	ldr	r3, [pc, #328]	; (800184c <main+0x29c>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	4a59      	ldr	r2, [pc, #356]	; (800186c <main+0x2bc>)
 8001706:	6153      	str	r3, [r2, #20]
		  	  //calculate output PID
		  	  myRobot.omega = calculate_pid_output(&hpid);//rad/s
 8001708:	4858      	ldr	r0, [pc, #352]	; (800186c <main+0x2bc>)
 800170a:	f000 fc91 	bl	8002030 <calculate_pid_output>
 800170e:	eef0 7a40 	vmov.f32	s15, s0
 8001712:	4b4e      	ldr	r3, [pc, #312]	; (800184c <main+0x29c>)
 8001714:	edc3 7a06 	vstr	s15, [r3, #24]

		  	  //calspeed : write a function in pid_module to call angular vel of 2 motor anf convert it to PWM signal
		  	  myRobot.v_r = cal_speed_right_motor(myRobot.omega, myRobot.v);// m/s
 8001718:	4b4c      	ldr	r3, [pc, #304]	; (800184c <main+0x29c>)
 800171a:	edd3 7a06 	vldr	s15, [r3, #24]
 800171e:	4b4b      	ldr	r3, [pc, #300]	; (800184c <main+0x29c>)
 8001720:	ed93 7a03 	vldr	s14, [r3, #12]
 8001724:	eef0 0a47 	vmov.f32	s1, s14
 8001728:	eeb0 0a67 	vmov.f32	s0, s15
 800172c:	f000 fd1c 	bl	8002168 <cal_speed_right_motor>
 8001730:	eef0 7a40 	vmov.f32	s15, s0
 8001734:	4b45      	ldr	r3, [pc, #276]	; (800184c <main+0x29c>)
 8001736:	edc3 7a05 	vstr	s15, [r3, #20]
		  	  myRobot.v_l = cal_speed_left_motor(myRobot.omega, myRobot.v);//m/s
 800173a:	4b44      	ldr	r3, [pc, #272]	; (800184c <main+0x29c>)
 800173c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001740:	4b42      	ldr	r3, [pc, #264]	; (800184c <main+0x29c>)
 8001742:	ed93 7a03 	vldr	s14, [r3, #12]
 8001746:	eef0 0a47 	vmov.f32	s1, s14
 800174a:	eeb0 0a67 	vmov.f32	s0, s15
 800174e:	f000 fcd3 	bl	80020f8 <cal_speed_left_motor>
 8001752:	eef0 7a40 	vmov.f32	s15, s0
 8001756:	4b3d      	ldr	r3, [pc, #244]	; (800184c <main+0x29c>)
 8001758:	edc3 7a04 	vstr	s15, [r3, #16]

		  	  //limint vr vl
		  	  if(abs(myRobot.v_r) > v_max){
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <main+0x29c>)
 800175e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001766:	ee17 3a90 	vmov	r3, s15
 800176a:	2b00      	cmp	r3, #0
 800176c:	bfb8      	it	lt
 800176e:	425b      	neglt	r3, r3
 8001770:	2b00      	cmp	r3, #0
 8001772:	dd0f      	ble.n	8001794 <main+0x1e4>
		  		  if(myRobot.v_r >= 0 )
 8001774:	4b35      	ldr	r3, [pc, #212]	; (800184c <main+0x29c>)
 8001776:	edd3 7a05 	vldr	s15, [r3, #20]
 800177a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	db03      	blt.n	800178c <main+0x1dc>
		  			  myRobot.v_r  = (float) v_max;
 8001784:	4b31      	ldr	r3, [pc, #196]	; (800184c <main+0x29c>)
 8001786:	4a47      	ldr	r2, [pc, #284]	; (80018a4 <main+0x2f4>)
 8001788:	615a      	str	r2, [r3, #20]
 800178a:	e024      	b.n	80017d6 <main+0x226>
		  		  else
		  			  myRobot.v_r  = (float)-1* v_max;
 800178c:	4b2f      	ldr	r3, [pc, #188]	; (800184c <main+0x29c>)
 800178e:	4a46      	ldr	r2, [pc, #280]	; (80018a8 <main+0x2f8>)
 8001790:	615a      	str	r2, [r3, #20]
 8001792:	e020      	b.n	80017d6 <main+0x226>
		  	  }
		  	  else if(abs(myRobot.v_r) <v_min ){
 8001794:	4b2d      	ldr	r3, [pc, #180]	; (800184c <main+0x29c>)
 8001796:	edd3 7a05 	vldr	s15, [r3, #20]
 800179a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800179e:	ee17 3a90 	vmov	r3, s15
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	db17      	blt.n	80017d6 <main+0x226>
 80017a6:	4b29      	ldr	r3, [pc, #164]	; (800184c <main+0x29c>)
 80017a8:	edd3 7a05 	vldr	s15, [r3, #20]
 80017ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b0:	ee17 3a90 	vmov	r3, s15
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	dc0e      	bgt.n	80017d6 <main+0x226>
		  		  if(myRobot.v_r >= 0 )
 80017b8:	4b24      	ldr	r3, [pc, #144]	; (800184c <main+0x29c>)
 80017ba:	edd3 7a05 	vldr	s15, [r3, #20]
 80017be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	db03      	blt.n	80017d0 <main+0x220>
		  			  myRobot.v_r  = (float)v_min;
 80017c8:	4b20      	ldr	r3, [pc, #128]	; (800184c <main+0x29c>)
 80017ca:	4a38      	ldr	r2, [pc, #224]	; (80018ac <main+0x2fc>)
 80017cc:	615a      	str	r2, [r3, #20]
 80017ce:	e002      	b.n	80017d6 <main+0x226>
		  		  else
		  			  myRobot.v_r = (float)-v_min ;
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <main+0x29c>)
 80017d2:	4a37      	ldr	r2, [pc, #220]	; (80018b0 <main+0x300>)
 80017d4:	615a      	str	r2, [r3, #20]
		  	  }
		  	  if(abs(myRobot.v_l) > v_max){
 80017d6:	4b1d      	ldr	r3, [pc, #116]	; (800184c <main+0x29c>)
 80017d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80017dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e0:	ee17 3a90 	vmov	r3, s15
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	bfb8      	it	lt
 80017e8:	425b      	neglt	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dd0f      	ble.n	800180e <main+0x25e>
		  		  if(myRobot.v_l > 0 )
 80017ee:	4b17      	ldr	r3, [pc, #92]	; (800184c <main+0x29c>)
 80017f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80017f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	dd03      	ble.n	8001806 <main+0x256>
		  			  myRobot.v_l  = (float)v_max;
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <main+0x29c>)
 8001800:	4a28      	ldr	r2, [pc, #160]	; (80018a4 <main+0x2f4>)
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	e059      	b.n	80018ba <main+0x30a>
		  		  else
		  			  myRobot.v_l  = (float)-1* v_max;
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <main+0x29c>)
 8001808:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <main+0x2f8>)
 800180a:	611a      	str	r2, [r3, #16]
 800180c:	e055      	b.n	80018ba <main+0x30a>
		  	  }
		  	  else if(abs(myRobot.v_l) < v_min ){
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <main+0x29c>)
 8001810:	edd3 7a04 	vldr	s15, [r3, #16]
 8001814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001818:	ee17 3a90 	vmov	r3, s15
 800181c:	2b00      	cmp	r3, #0
 800181e:	db4c      	blt.n	80018ba <main+0x30a>
 8001820:	4b0a      	ldr	r3, [pc, #40]	; (800184c <main+0x29c>)
 8001822:	edd3 7a04 	vldr	s15, [r3, #16]
 8001826:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800182a:	ee17 3a90 	vmov	r3, s15
 800182e:	2b00      	cmp	r3, #0
 8001830:	dc43      	bgt.n	80018ba <main+0x30a>
		  		  if(myRobot.v_l > 0 )
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <main+0x29c>)
 8001834:	edd3 7a04 	vldr	s15, [r3, #16]
 8001838:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	dd38      	ble.n	80018b4 <main+0x304>
		  			  myRobot.v_l  =(float) v_min;
 8001842:	4b02      	ldr	r3, [pc, #8]	; (800184c <main+0x29c>)
 8001844:	4a19      	ldr	r2, [pc, #100]	; (80018ac <main+0x2fc>)
 8001846:	611a      	str	r2, [r3, #16]
 8001848:	e037      	b.n	80018ba <main+0x30a>
 800184a:	bf00      	nop
 800184c:	2000049c 	.word	0x2000049c
 8001850:	200004f8 	.word	0x200004f8
 8001854:	20000204 	.word	0x20000204
 8001858:	200003f4 	.word	0x200003f4
 800185c:	3dcccccd 	.word	0x3dcccccd
 8001860:	3ccccccd 	.word	0x3ccccccd
 8001864:	3d6147ae 	.word	0x3d6147ae
 8001868:	3fc66666 	.word	0x3fc66666
 800186c:	200004d0 	.word	0x200004d0
 8001870:	200002d4 	.word	0x200002d4
 8001874:	2000031c 	.word	0x2000031c
 8001878:	200003ac 	.word	0x200003ac
 800187c:	20000364 	.word	0x20000364
 8001880:	2000023c 	.word	0x2000023c
 8001884:	20000208 	.word	0x20000208
 8001888:	0800cb98 	.word	0x0800cb98
 800188c:	200004b8 	.word	0x200004b8
 8001890:	40021000 	.word	0x40021000
 8001894:	200002c0 	.word	0x200002c0
 8001898:	20000240 	.word	0x20000240
 800189c:	200002c4 	.word	0x200002c4
 80018a0:	200002cc 	.word	0x200002cc
 80018a4:	3e4ccccd 	.word	0x3e4ccccd
 80018a8:	be4ccccd 	.word	0xbe4ccccd
 80018ac:	3dcccccd 	.word	0x3dcccccd
 80018b0:	bdcccccd 	.word	0xbdcccccd
		  		  else
		  			  myRobot.v_l = (float)-v_min ;
 80018b4:	4b42      	ldr	r3, [pc, #264]	; (80019c0 <main+0x410>)
 80018b6:	4a43      	ldr	r2, [pc, #268]	; (80019c4 <main+0x414>)
 80018b8:	611a      	str	r2, [r3, #16]
		  	  }
		  	  // limit max min PWM for motor
		  	  myRobot.v_l_PWM = mps_to_PWM(myRobot.v_l);
 80018ba:	4b41      	ldr	r3, [pc, #260]	; (80019c0 <main+0x410>)
 80018bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80018c0:	eeb0 0a67 	vmov.f32	s0, s15
 80018c4:	f000 fb68 	bl	8001f98 <mps_to_PWM>
 80018c8:	eef0 7a40 	vmov.f32	s15, s0
 80018cc:	4b3c      	ldr	r3, [pc, #240]	; (80019c0 <main+0x410>)
 80018ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		  	  myRobot.v_r_PWM = mps_to_PWM(myRobot.v_r );
 80018d2:	4b3b      	ldr	r3, [pc, #236]	; (80019c0 <main+0x410>)
 80018d4:	edd3 7a05 	vldr	s15, [r3, #20]
 80018d8:	eeb0 0a67 	vmov.f32	s0, s15
 80018dc:	f000 fb5c 	bl	8001f98 <mps_to_PWM>
 80018e0:	eef0 7a40 	vmov.f32	s15, s0
 80018e4:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <main+0x410>)
 80018e6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	  		  en_PID =0;
 80018ea:	4b37      	ldr	r3, [pc, #220]	; (80019c8 <main+0x418>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
	  	  }


		  // PWM cho 2 motor
		  if(en_run == 1){
 80018f0:	4b36      	ldr	r3, [pc, #216]	; (80019cc <main+0x41c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d14e      	bne.n	8001996 <main+0x3e6>
			  //left motor
			  // clockwise
			  if(myRobot.v_l_PWM > 0){
 80018f8:	4b31      	ldr	r3, [pc, #196]	; (80019c0 <main+0x410>)
 80018fa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	dd0e      	ble.n	8001926 <main+0x376>
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,(int)myRobot.v_l_PWM);//
 8001908:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <main+0x410>)
 800190a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800190e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001912:	4b2f      	ldr	r3, [pc, #188]	; (80019d0 <main+0x420>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	ee17 2a90 	vmov	r2, s15
 800191a:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 800191c:	4b2c      	ldr	r3, [pc, #176]	; (80019d0 <main+0x420>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2200      	movs	r2, #0
 8001922:	639a      	str	r2, [r3, #56]	; 0x38
 8001924:	e00f      	b.n	8001946 <main+0x396>
			  }
			  //counter Clokwise
			  else{
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);//
 8001926:	4b2a      	ldr	r3, [pc, #168]	; (80019d0 <main+0x420>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2200      	movs	r2, #0
 800192c:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,(int)-myRobot.v_l_PWM);
 800192e:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <main+0x410>)
 8001930:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001934:	eef1 7a67 	vneg.f32	s15, s15
 8001938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193c:	4b24      	ldr	r3, [pc, #144]	; (80019d0 <main+0x420>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	ee17 2a90 	vmov	r2, s15
 8001944:	639a      	str	r2, [r3, #56]	; 0x38
			  }
			  //right motor
			  // clockwise
			  if(myRobot.v_r_PWM > 0){
 8001946:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <main+0x410>)
 8001948:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800194c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001954:	dd0e      	ble.n	8001974 <main+0x3c4>
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,(int)myRobot.v_r_PWM);//
 8001956:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <main+0x410>)
 8001958:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800195c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <main+0x420>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	ee17 2a90 	vmov	r2, s15
 8001968:	63da      	str	r2, [r3, #60]	; 0x3c
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 800196a:	4b19      	ldr	r3, [pc, #100]	; (80019d0 <main+0x420>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2200      	movs	r2, #0
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
 8001972:	e662      	b.n	800163a <main+0x8a>
			  }
			  //counter Clokwise
			  else{
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);//
 8001974:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <main+0x420>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2200      	movs	r2, #0
 800197a:	63da      	str	r2, [r3, #60]	; 0x3c
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,(int)-1*myRobot.v_r_PWM);
 800197c:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <main+0x410>)
 800197e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001982:	eef1 7a67 	vneg.f32	s15, s15
 8001986:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <main+0x420>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800198e:	ee17 2a90 	vmov	r2, s15
 8001992:	641a      	str	r2, [r3, #64]	; 0x40
 8001994:	e651      	b.n	800163a <main+0x8a>
//			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, abs(myRobot.v_r_PWM));//
//			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);

		  }
		  else{
			  strcpy(myRobot.cmd,"STP");
 8001996:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <main+0x424>)
 8001998:	4a0f      	ldr	r2, [pc, #60]	; (80019d8 <main+0x428>)
 800199a:	601a      	str	r2, [r3, #0]
//			  myRobot.theta = 0.0;
//			  init_Robot(&myRobot);
			  //left motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);//
 800199c:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <main+0x420>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2200      	movs	r2, #0
 80019a2:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80019a4:	4b0a      	ldr	r3, [pc, #40]	; (80019d0 <main+0x420>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2200      	movs	r2, #0
 80019aa:	639a      	str	r2, [r3, #56]	; 0x38
			  //right motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);//
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <main+0x420>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2200      	movs	r2, #0
 80019b2:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 80019b4:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <main+0x420>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2200      	movs	r2, #0
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40
	  if(uart_flag == 1){
 80019bc:	e63d      	b.n	800163a <main+0x8a>
 80019be:	bf00      	nop
 80019c0:	2000049c 	.word	0x2000049c
 80019c4:	bdcccccd 	.word	0xbdcccccd
 80019c8:	200002c4 	.word	0x200002c4
 80019cc:	200002c0 	.word	0x200002c0
 80019d0:	200002d4 	.word	0x200002d4
 80019d4:	200004b8 	.word	0x200004b8
 80019d8:	00505453 	.word	0x00505453

080019dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b094      	sub	sp, #80	; 0x50
 80019e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e2:	f107 0320 	add.w	r3, r7, #32
 80019e6:	2230      	movs	r2, #48	; 0x30
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f005 fc5b 	bl	80072a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	4b22      	ldr	r3, [pc, #136]	; (8001a90 <SystemClock_Config+0xb4>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	4a21      	ldr	r2, [pc, #132]	; (8001a90 <SystemClock_Config+0xb4>)
 8001a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a10:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <SystemClock_Config+0xb4>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <SystemClock_Config+0xb8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <SystemClock_Config+0xb8>)
 8001a26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <SystemClock_Config+0xb8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a40:	2310      	movs	r3, #16
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a48:	f107 0320 	add.w	r3, r7, #32
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f001 fe11 	bl	8003674 <HAL_RCC_OscConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001a58:	f000 fa74 	bl	8001f44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a60:	2300      	movs	r3, #0
 8001a62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f002 f874 	bl	8003b64 <HAL_RCC_ClockConfig>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001a82:	f000 fa5f 	bl	8001f44 <Error_Handler>
  }
}
 8001a86:	bf00      	nop
 8001a88:	3750      	adds	r7, #80	; 0x50
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40007000 	.word	0x40007000

08001a98 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b096      	sub	sp, #88	; 0x58
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
 8001ac6:	615a      	str	r2, [r3, #20]
 8001ac8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2220      	movs	r2, #32
 8001ace:	2100      	movs	r1, #0
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f005 fbe8 	bl	80072a6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ad6:	4b50      	ldr	r3, [pc, #320]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001ad8:	4a50      	ldr	r2, [pc, #320]	; (8001c1c <MX_TIM1_Init+0x184>)
 8001ada:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001adc:	4b4e      	ldr	r3, [pc, #312]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001ade:	220f      	movs	r2, #15
 8001ae0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae2:	4b4d      	ldr	r3, [pc, #308]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001ae8:	4b4b      	ldr	r3, [pc, #300]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001aea:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af0:	4b49      	ldr	r3, [pc, #292]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001af6:	4b48      	ldr	r3, [pc, #288]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afc:	4b46      	ldr	r3, [pc, #280]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b02:	4845      	ldr	r0, [pc, #276]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b04:	f002 fa0e 	bl	8003f24 <HAL_TIM_Base_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b0e:	f000 fa19 	bl	8001f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b16:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b18:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	483e      	ldr	r0, [pc, #248]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b20:	f002 fea2 	bl	8004868 <HAL_TIM_ConfigClockSource>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b2a:	f000 fa0b 	bl	8001f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b2e:	483a      	ldr	r0, [pc, #232]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b30:	f002 faaa 	bl	8004088 <HAL_TIM_PWM_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b3a:	f000 fa03 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4832      	ldr	r0, [pc, #200]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b4e:	f003 fa53 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b58:	f000 f9f4 	bl	8001f44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b5c:	2360      	movs	r3, #96	; 0x60
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b70:	2300      	movs	r3, #0
 8001b72:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4825      	ldr	r0, [pc, #148]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b82:	f002 fdaf 	bl	80046e4 <HAL_TIM_PWM_ConfigChannel>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001b8c:	f000 f9da 	bl	8001f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b94:	2204      	movs	r2, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	481f      	ldr	r0, [pc, #124]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001b9a:	f002 fda3 	bl	80046e4 <HAL_TIM_PWM_ConfigChannel>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001ba4:	f000 f9ce 	bl	8001f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ba8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bac:	2208      	movs	r2, #8
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4819      	ldr	r0, [pc, #100]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001bb2:	f002 fd97 	bl	80046e4 <HAL_TIM_PWM_ConfigChannel>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001bbc:	f000 f9c2 	bl	8001f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc4:	220c      	movs	r2, #12
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4813      	ldr	r0, [pc, #76]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001bca:	f002 fd8b 	bl	80046e4 <HAL_TIM_PWM_ConfigChannel>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001bd4:	f000 f9b6 	bl	8001f44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bf0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4807      	ldr	r0, [pc, #28]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001bfc:	f003 fa6a 	bl	80050d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001c06:	f000 f99d 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c0a:	4803      	ldr	r0, [pc, #12]	; (8001c18 <MX_TIM1_Init+0x180>)
 8001c0c:	f000 fbe4 	bl	80023d8 <HAL_TIM_MspPostInit>

}
 8001c10:	bf00      	nop
 8001c12:	3758      	adds	r7, #88	; 0x58
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200002d4 	.word	0x200002d4
 8001c1c:	40010000 	.word	0x40010000

08001c20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	; 0x30
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c26:	f107 030c 	add.w	r3, r7, #12
 8001c2a:	2224      	movs	r2, #36	; 0x24
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f005 fb39 	bl	80072a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c3c:	4b21      	ldr	r3, [pc, #132]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c50:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c52:	f04f 32ff 	mov.w	r2, #4294967295
 8001c56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b19      	ldr	r3, [pc, #100]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c64:	2301      	movs	r3, #1
 8001c66:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480d      	ldr	r0, [pc, #52]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c90:	f002 fb04 	bl	800429c <HAL_TIM_Encoder_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c9a:	f000 f953 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca6:	1d3b      	adds	r3, r7, #4
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4806      	ldr	r0, [pc, #24]	; (8001cc4 <MX_TIM2_Init+0xa4>)
 8001cac:	f003 f9a4 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001cb6:	f000 f945 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cba:	bf00      	nop
 8001cbc:	3730      	adds	r7, #48	; 0x30
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000031c 	.word	0x2000031c

08001cc8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001ce6:	4a1e      	ldr	r2, [pc, #120]	; (8001d60 <MX_TIM3_Init+0x98>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 8001cea:	4b1c      	ldr	r3, [pc, #112]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001cec:	229f      	movs	r2, #159	; 0x9f
 8001cee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001cf6:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001cf8:	f242 720f 	movw	r2, #9999	; 0x270f
 8001cfc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d04:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d0a:	4814      	ldr	r0, [pc, #80]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001d0c:	f002 f90a 	bl	8003f24 <HAL_TIM_Base_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d16:	f000 f915 	bl	8001f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4619      	mov	r1, r3
 8001d26:	480d      	ldr	r0, [pc, #52]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001d28:	f002 fd9e 	bl	8004868 <HAL_TIM_ConfigClockSource>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d32:	f000 f907 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4806      	ldr	r0, [pc, #24]	; (8001d5c <MX_TIM3_Init+0x94>)
 8001d44:	f003 f958 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d4e:	f000 f8f9 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000364 	.word	0x20000364
 8001d60:	40000400 	.word	0x40000400

08001d64 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08c      	sub	sp, #48	; 0x30
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d6a:	f107 030c 	add.w	r3, r7, #12
 8001d6e:	2224      	movs	r2, #36	; 0x24
 8001d70:	2100      	movs	r1, #0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f005 fa97 	bl	80072a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d80:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001d82:	4a21      	ldr	r2, [pc, #132]	; (8001e08 <MX_TIM5_Init+0xa4>)
 8001d84:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d86:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001d92:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001d94:	f04f 32ff 	mov.w	r2, #4294967295
 8001d98:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da0:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001da6:	2301      	movs	r3, #1
 8001da8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dae:	2301      	movs	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001dca:	f107 030c 	add.w	r3, r7, #12
 8001dce:	4619      	mov	r1, r3
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001dd2:	f002 fa63 	bl	800429c <HAL_TIM_Encoder_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001ddc:	f000 f8b2 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de0:	2300      	movs	r3, #0
 8001de2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	4619      	mov	r1, r3
 8001dec:	4805      	ldr	r0, [pc, #20]	; (8001e04 <MX_TIM5_Init+0xa0>)
 8001dee:	f003 f903 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001df8:	f000 f8a4 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	3730      	adds	r7, #48	; 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200003ac 	.word	0x200003ac
 8001e08:	40000c00 	.word	0x40000c00

08001e0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	; (8001e5c <MX_USART2_UART_Init+0x50>)
 8001e14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e32:	220c      	movs	r2, #12
 8001e34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e36:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <MX_USART2_UART_Init+0x4c>)
 8001e44:	f003 f9ac 	bl	80051a0 <HAL_UART_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e4e:	f000 f879 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	200003f4 	.word	0x200003f4
 8001e5c:	40004400 	.word	0x40004400

08001e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <MX_DMA_Init+0x3c>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	; (8001e9c <MX_DMA_Init+0x3c>)
 8001e70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e74:	6313      	str	r3, [r2, #48]	; 0x30
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <MX_DMA_Init+0x3c>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	2011      	movs	r0, #17
 8001e88:	f000 fe1d 	bl	8002ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001e8c:	2011      	movs	r0, #17
 8001e8e:	f000 fe36 	bl	8002afe <HAL_NVIC_EnableIRQ>

}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea6:	f107 030c 	add.w	r3, r7, #12
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	4b19      	ldr	r3, [pc, #100]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a18      	ldr	r2, [pc, #96]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001edc:	f043 0310 	orr.w	r3, r3, #16
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0310 	and.w	r3, r3, #16
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
 8001ef2:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a11      	ldr	r2, [pc, #68]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001ef8:	f043 0302 	orr.w	r3, r3, #2
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <MX_GPIO_Init+0x9c>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port, PE10_EN_DRIVER_Pin, GPIO_PIN_RESET);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f10:	480b      	ldr	r0, [pc, #44]	; (8001f40 <MX_GPIO_Init+0xa0>)
 8001f12:	f001 fb95 	bl	8003640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE10_EN_DRIVER_Pin */
  GPIO_InitStruct.Pin = PE10_EN_DRIVER_Pin;
 8001f16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PE10_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 8001f28:	f107 030c 	add.w	r3, r7, #12
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4804      	ldr	r0, [pc, #16]	; (8001f40 <MX_GPIO_Init+0xa0>)
 8001f30:	f001 fa02 	bl	8003338 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f34:	bf00      	nop
 8001f36:	3720      	adds	r7, #32
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40021000 	.word	0x40021000

08001f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f48:	b672      	cpsid	i
}
 8001f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <Error_Handler+0x8>
	...

08001f50 <rad_to_degree>:
 *  Created on: Apr 1, 2024
 *      Author: Nghia
 */
#include "pid_module.h"
//convert unit
float rad_to_degree(float rad){
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	ed87 0a01 	vstr	s0, [r7, #4]
	float degree = rad *(180/  3.14);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe fb0c 	bl	8000578 <__aeabi_f2d>
 8001f60:	a30b      	add	r3, pc, #44	; (adr r3, 8001f90 <rad_to_degree+0x40>)
 8001f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f66:	f7fe fb5f 	bl	8000628 <__aeabi_dmul>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	f7fe fe51 	bl	8000c18 <__aeabi_d2f>
 8001f76:	4603      	mov	r3, r0
 8001f78:	60fb      	str	r3, [r7, #12]
	return degree;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	ee07 3a90 	vmov	s15, r3
}
 8001f80:	eeb0 0a67 	vmov.f32	s0, s15
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	f3af 8000 	nop.w
 8001f90:	61d59ae7 	.word	0x61d59ae7
 8001f94:	404ca994 	.word	0x404ca994

08001f98 <mps_to_PWM>:
	return (float)rpm*pi*d/60;
}
float rpm_to_pwm(float rpm){
	return (float)rpm*1000/80.167;
}
float mps_to_PWM(float mps){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (float) mps*(60/(3.14*d))*(1000/80.167);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7fe fae8 	bl	8000578 <__aeabi_f2d>
 8001fa8:	a30d      	add	r3, pc, #52	; (adr r3, 8001fe0 <mps_to_PWM+0x48>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fb3b 	bl	8000628 <__aeabi_dmul>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	a30b      	add	r3, pc, #44	; (adr r3, 8001fe8 <mps_to_PWM+0x50>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f7fe fb32 	bl	8000628 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7fe fe24 	bl	8000c18 <__aeabi_d2f>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	ee07 3a90 	vmov	s15, r3
}
 8001fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	a12d0766 	.word	0xa12d0766
 8001fe4:	40725f93 	.word	0x40725f93
 8001fe8:	f6f74f9a 	.word	0xf6f74f9a
 8001fec:	4028f2aa 	.word	0x4028f2aa

08001ff0 <pid_set_Kp_Ki_Kd>:

// initial pid
void pid_set_Kp_Ki_Kd(PID_handleTypedef* hpid,float Kp,float Ki,float Kd, float delta_t){
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6178      	str	r0, [r7, #20]
 8001ff8:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ffc:	edc7 0a03 	vstr	s1, [r7, #12]
 8002000:	ed87 1a02 	vstr	s2, [r7, #8]
 8002004:	edc7 1a01 	vstr	s3, [r7, #4]
    hpid->Kp = Kp;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	601a      	str	r2, [r3, #0]
    hpid->Ki = Ki;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	605a      	str	r2, [r3, #4]
    hpid->Kd = Kd;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	609a      	str	r2, [r3, #8]
    hpid->delta_t = delta_t;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	60da      	str	r2, [r3, #12]
}
 8002020:	bf00      	nop
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	0000      	movs	r0, r0
	...

08002030 <calculate_pid_output>:

float calculate_pid_output(PID_handleTypedef* hpid){
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
    hpid->error = (hpid->setpoint -hpid->current);//rad
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	ed93 7a04 	vldr	s14, [r3, #16]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	edd3 7a05 	vldr	s15, [r3, #20]
 8002044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	edc3 7a06 	vstr	s15, [r3, #24]
    hpid->integral += hpid->error;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	ed93 7a08 	vldr	s14, [r3, #32]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	edd3 7a06 	vldr	s15, [r3, #24]
 800205a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	edc3 7a08 	vstr	s15, [r3, #32]
    hpid->derivative = hpid->error - hpid->pre_error;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	ed93 7a06 	vldr	s14, [r3, #24]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    float output_pid = (hpid->Kp*hpid->error) + (hpid->Ki*hpid->integral)+ (hpid->Kd*hpid->derivative);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	ed93 7a00 	vldr	s14, [r3]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	edd3 7a06 	vldr	s15, [r3, #24]
 8002086:	ee27 7a27 	vmul.f32	s14, s14, s15
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	edd3 7a08 	vldr	s15, [r3, #32]
 8002096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800209a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	edd3 6a02 	vldr	s13, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80020aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020b2:	edc7 7a03 	vstr	s15, [r7, #12]
    hpid->pre_error = hpid->error;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699a      	ldr	r2, [r3, #24]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	61da      	str	r2, [r3, #28]
//    return degree_to_rad(ouput_pid);//rad/s
    return output_pid*0.8;
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f7fe fa5a 	bl	8000578 <__aeabi_f2d>
 80020c4:	a30a      	add	r3, pc, #40	; (adr r3, 80020f0 <calculate_pid_output+0xc0>)
 80020c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ca:	f7fe faad 	bl	8000628 <__aeabi_dmul>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4610      	mov	r0, r2
 80020d4:	4619      	mov	r1, r3
 80020d6:	f7fe fd9f 	bl	8000c18 <__aeabi_d2f>
 80020da:	4603      	mov	r3, r0
 80020dc:	ee07 3a90 	vmov	s15, r3
}
 80020e0:	eeb0 0a67 	vmov.f32	s0, s15
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	f3af 8000 	nop.w
 80020f0:	9999999a 	.word	0x9999999a
 80020f4:	3fe99999 	.word	0x3fe99999

080020f8 <cal_speed_left_motor>:

float cal_speed_left_motor(float pid_output,float v_speed){
 80020f8:	b5b0      	push	{r4, r5, r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8002102:	edc7 0a00 	vstr	s1, [r7]
	return (float)(2*v_speed - pid_output*L)/(2) ;
 8002106:	edd7 7a00 	vldr	s15, [r7]
 800210a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800210e:	ee17 0a90 	vmov	r0, s15
 8002112:	f7fe fa31 	bl	8000578 <__aeabi_f2d>
 8002116:	4604      	mov	r4, r0
 8002118:	460d      	mov	r5, r1
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7fe fa2c 	bl	8000578 <__aeabi_f2d>
 8002120:	a30f      	add	r3, pc, #60	; (adr r3, 8002160 <cal_speed_left_motor+0x68>)
 8002122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002126:	f7fe fa7f 	bl	8000628 <__aeabi_dmul>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe f8c1 	bl	80002b8 <__aeabi_dsub>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	f7fe fd6b 	bl	8000c18 <__aeabi_d2f>
 8002142:	ee06 0a90 	vmov	s13, r0
 8002146:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800214a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800214e:	eef0 7a47 	vmov.f32	s15, s14
}
 8002152:	eeb0 0a67 	vmov.f32	s0, s15
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bdb0      	pop	{r4, r5, r7, pc}
 800215c:	f3af 8000 	nop.w
 8002160:	70a3d70a 	.word	0x70a3d70a
 8002164:	3fc70a3d 	.word	0x3fc70a3d

08002168 <cal_speed_right_motor>:
float cal_speed_right_motor(float pid_output,float v_speed){
 8002168:	b5b0      	push	{r4, r5, r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002172:	edc7 0a00 	vstr	s1, [r7]
	return (float)(2*v_speed + pid_output*L)/(2) ;
 8002176:	edd7 7a00 	vldr	s15, [r7]
 800217a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800217e:	ee17 0a90 	vmov	r0, s15
 8002182:	f7fe f9f9 	bl	8000578 <__aeabi_f2d>
 8002186:	4604      	mov	r4, r0
 8002188:	460d      	mov	r5, r1
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7fe f9f4 	bl	8000578 <__aeabi_f2d>
 8002190:	a30f      	add	r3, pc, #60	; (adr r3, 80021d0 <cal_speed_right_motor+0x68>)
 8002192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002196:	f7fe fa47 	bl	8000628 <__aeabi_dmul>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4620      	mov	r0, r4
 80021a0:	4629      	mov	r1, r5
 80021a2:	f7fe f88b 	bl	80002bc <__adddf3>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7fe fd33 	bl	8000c18 <__aeabi_d2f>
 80021b2:	ee06 0a90 	vmov	s13, r0
 80021b6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80021ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021be:	eef0 7a47 	vmov.f32	s15, s14
}
 80021c2:	eeb0 0a67 	vmov.f32	s0, s15
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bdb0      	pop	{r4, r5, r7, pc}
 80021cc:	f3af 8000 	nop.w
 80021d0:	70a3d70a 	.word	0x70a3d70a
 80021d4:	3fc70a3d 	.word	0x3fc70a3d

080021d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	4b10      	ldr	r3, [pc, #64]	; (8002224 <HAL_MspInit+0x4c>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	4a0f      	ldr	r2, [pc, #60]	; (8002224 <HAL_MspInit+0x4c>)
 80021e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ec:	6453      	str	r3, [r2, #68]	; 0x44
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <HAL_MspInit+0x4c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_MspInit+0x4c>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	4a08      	ldr	r2, [pc, #32]	; (8002224 <HAL_MspInit+0x4c>)
 8002204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002208:	6413      	str	r3, [r2, #64]	; 0x40
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_MspInit+0x4c>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800

08002228 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a18      	ldr	r2, [pc, #96]	; (8002298 <HAL_TIM_Base_MspInit+0x70>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d10e      	bne.n	8002258 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	4b17      	ldr	r3, [pc, #92]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	4a16      	ldr	r2, [pc, #88]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	6453      	str	r3, [r2, #68]	; 0x44
 800224a:	4b14      	ldr	r3, [pc, #80]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002256:	e01a      	b.n	800228e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a10      	ldr	r2, [pc, #64]	; (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d115      	bne.n	800228e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	4b0d      	ldr	r3, [pc, #52]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	4a0c      	ldr	r2, [pc, #48]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 800226c:	f043 0302 	orr.w	r3, r3, #2
 8002270:	6413      	str	r3, [r2, #64]	; 0x40
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_TIM_Base_MspInit+0x74>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2101      	movs	r1, #1
 8002282:	201d      	movs	r0, #29
 8002284:	f000 fc1f 	bl	8002ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002288:	201d      	movs	r0, #29
 800228a:	f000 fc38 	bl	8002afe <HAL_NVIC_EnableIRQ>
}
 800228e:	bf00      	nop
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40010000 	.word	0x40010000
 800229c:	40023800 	.word	0x40023800
 80022a0:	40000400 	.word	0x40000400

080022a4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08c      	sub	sp, #48	; 0x30
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c4:	d14a      	bne.n	800235c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	4b3f      	ldr	r3, [pc, #252]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	4a3e      	ldr	r2, [pc, #248]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6413      	str	r3, [r2, #64]	; 0x40
 80022d6:	4b3c      	ldr	r3, [pc, #240]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	61bb      	str	r3, [r7, #24]
 80022e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	4b38      	ldr	r3, [pc, #224]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a37      	ldr	r2, [pc, #220]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b35      	ldr	r3, [pc, #212]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b31      	ldr	r3, [pc, #196]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a30      	ldr	r2, [pc, #192]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	4b2e      	ldr	r3, [pc, #184]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800231a:	2320      	movs	r3, #32
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002326:	2300      	movs	r3, #0
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800232a:	2301      	movs	r3, #1
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	4619      	mov	r1, r3
 8002334:	4825      	ldr	r0, [pc, #148]	; (80023cc <HAL_TIM_Encoder_MspInit+0x128>)
 8002336:	f000 ffff 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800233a:	2308      	movs	r3, #8
 800233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800234a:	2301      	movs	r3, #1
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234e:	f107 031c 	add.w	r3, r7, #28
 8002352:	4619      	mov	r1, r3
 8002354:	481e      	ldr	r0, [pc, #120]	; (80023d0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002356:	f000 ffef 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800235a:	e030      	b.n	80023be <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a1c      	ldr	r2, [pc, #112]	; (80023d4 <HAL_TIM_Encoder_MspInit+0x130>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d12b      	bne.n	80023be <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	4a16      	ldr	r2, [pc, #88]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002370:	f043 0308 	orr.w	r3, r3, #8
 8002374:	6413      	str	r3, [r2, #64]	; 0x40
 8002376:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	4b10      	ldr	r3, [pc, #64]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	4a0f      	ldr	r2, [pc, #60]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 800238c:	f043 0301 	orr.w	r3, r3, #1
 8002390:	6313      	str	r3, [r2, #48]	; 0x30
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800239e:	2303      	movs	r3, #3
 80023a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a2:	2302      	movs	r3, #2
 80023a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023aa:	2300      	movs	r3, #0
 80023ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80023ae:	2302      	movs	r3, #2
 80023b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	4619      	mov	r1, r3
 80023b8:	4804      	ldr	r0, [pc, #16]	; (80023cc <HAL_TIM_Encoder_MspInit+0x128>)
 80023ba:	f000 ffbd 	bl	8003338 <HAL_GPIO_Init>
}
 80023be:	bf00      	nop
 80023c0:	3730      	adds	r7, #48	; 0x30
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40020000 	.word	0x40020000
 80023d0:	40020400 	.word	0x40020400
 80023d4:	40000c00 	.word	0x40000c00

080023d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 030c 	add.w	r3, r7, #12
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a12      	ldr	r2, [pc, #72]	; (8002440 <HAL_TIM_MspPostInit+0x68>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d11e      	bne.n	8002438 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_TIM_MspPostInit+0x6c>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	4a10      	ldr	r2, [pc, #64]	; (8002444 <HAL_TIM_MspPostInit+0x6c>)
 8002404:	f043 0310 	orr.w	r3, r3, #16
 8002408:	6313      	str	r3, [r2, #48]	; 0x30
 800240a:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <HAL_TIM_MspPostInit+0x6c>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	f003 0310 	and.w	r3, r3, #16
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002416:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800241a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002424:	2300      	movs	r3, #0
 8002426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002428:	2301      	movs	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	4619      	mov	r1, r3
 8002432:	4805      	ldr	r0, [pc, #20]	; (8002448 <HAL_TIM_MspPostInit+0x70>)
 8002434:	f000 ff80 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002438:	bf00      	nop
 800243a:	3720      	adds	r7, #32
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40010000 	.word	0x40010000
 8002444:	40023800 	.word	0x40023800
 8002448:	40021000 	.word	0x40021000

0800244c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a34      	ldr	r2, [pc, #208]	; (800253c <HAL_UART_MspInit+0xf0>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d161      	bne.n	8002532 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b33      	ldr	r3, [pc, #204]	; (8002540 <HAL_UART_MspInit+0xf4>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	4a32      	ldr	r2, [pc, #200]	; (8002540 <HAL_UART_MspInit+0xf4>)
 8002478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247c:	6413      	str	r3, [r2, #64]	; 0x40
 800247e:	4b30      	ldr	r3, [pc, #192]	; (8002540 <HAL_UART_MspInit+0xf4>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	4b2c      	ldr	r3, [pc, #176]	; (8002540 <HAL_UART_MspInit+0xf4>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	4a2b      	ldr	r2, [pc, #172]	; (8002540 <HAL_UART_MspInit+0xf4>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6313      	str	r3, [r2, #48]	; 0x30
 800249a:	4b29      	ldr	r3, [pc, #164]	; (8002540 <HAL_UART_MspInit+0xf4>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024a6:	230c      	movs	r3, #12
 80024a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b6:	2307      	movs	r3, #7
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 0314 	add.w	r3, r7, #20
 80024be:	4619      	mov	r1, r3
 80024c0:	4820      	ldr	r0, [pc, #128]	; (8002544 <HAL_UART_MspInit+0xf8>)
 80024c2:	f000 ff39 	bl	8003338 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80024c6:	4b20      	ldr	r3, [pc, #128]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024c8:	4a20      	ldr	r2, [pc, #128]	; (800254c <HAL_UART_MspInit+0x100>)
 80024ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80024cc:	4b1e      	ldr	r3, [pc, #120]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024d4:	4b1c      	ldr	r3, [pc, #112]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024d6:	2240      	movs	r2, #64	; 0x40
 80024d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024da:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024dc:	2200      	movs	r2, #0
 80024de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024e0:	4b19      	ldr	r3, [pc, #100]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024e8:	4b17      	ldr	r3, [pc, #92]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024ee:	4b16      	ldr	r3, [pc, #88]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80024f4:	4b14      	ldr	r3, [pc, #80]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024fa:	4b13      	ldr	r3, [pc, #76]	; (8002548 <HAL_UART_MspInit+0xfc>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002500:	4b11      	ldr	r3, [pc, #68]	; (8002548 <HAL_UART_MspInit+0xfc>)
 8002502:	2200      	movs	r2, #0
 8002504:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002506:	4810      	ldr	r0, [pc, #64]	; (8002548 <HAL_UART_MspInit+0xfc>)
 8002508:	f000 fb14 	bl	8002b34 <HAL_DMA_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002512:	f7ff fd17 	bl	8001f44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <HAL_UART_MspInit+0xfc>)
 800251a:	639a      	str	r2, [r3, #56]	; 0x38
 800251c:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <HAL_UART_MspInit+0xfc>)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2100      	movs	r1, #0
 8002526:	2026      	movs	r0, #38	; 0x26
 8002528:	f000 facd 	bl	8002ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800252c:	2026      	movs	r0, #38	; 0x26
 800252e:	f000 fae6 	bl	8002afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002532:	bf00      	nop
 8002534:	3728      	adds	r7, #40	; 0x28
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40004400 	.word	0x40004400
 8002540:	40023800 	.word	0x40023800
 8002544:	40020000 	.word	0x40020000
 8002548:	2000043c 	.word	0x2000043c
 800254c:	400260a0 	.word	0x400260a0

08002550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002554:	e7fe      	b.n	8002554 <NMI_Handler+0x4>

08002556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800255a:	e7fe      	b.n	800255a <HardFault_Handler+0x4>

0800255c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002560:	e7fe      	b.n	8002560 <MemManage_Handler+0x4>

08002562 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002566:	e7fe      	b.n	8002566 <BusFault_Handler+0x4>

08002568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <UsageFault_Handler+0x4>

0800256e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259c:	f000 f974 	bl	8002888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <DMA1_Stream6_IRQHandler+0x10>)
 80025aa:	f000 fc5b 	bl	8002e64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	2000043c 	.word	0x2000043c

080025b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <TIM3_IRQHandler+0x10>)
 80025be:	f001 ffa1 	bl	8004504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000364 	.word	0x20000364

080025cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART2_IRQHandler+0x10>)
 80025d2:	f002 fecb 	bl	800536c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200003f4 	.word	0x200003f4

080025e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  return 1;
 80025e4:	2301      	movs	r3, #1
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <_kill>:

int _kill(int pid, int sig)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025fa:	f004 fea7 	bl	800734c <__errno>
 80025fe:	4603      	mov	r3, r0
 8002600:	2216      	movs	r2, #22
 8002602:	601a      	str	r2, [r3, #0]
  return -1;
 8002604:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <_exit>:

void _exit (int status)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7ff ffe7 	bl	80025f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002622:	e7fe      	b.n	8002622 <_exit+0x12>

08002624 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	e00a      	b.n	800264c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002636:	f3af 8000 	nop.w
 800263a:	4601      	mov	r1, r0
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	60ba      	str	r2, [r7, #8]
 8002642:	b2ca      	uxtb	r2, r1
 8002644:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	3301      	adds	r3, #1
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	dbf0      	blt.n	8002636 <_read+0x12>
  }

  return len;
 8002654:	687b      	ldr	r3, [r7, #4]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	e009      	b.n	8002684 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	60ba      	str	r2, [r7, #8]
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	4618      	mov	r0, r3
 800267a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	3301      	adds	r3, #1
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	429a      	cmp	r2, r3
 800268a:	dbf1      	blt.n	8002670 <_write+0x12>
  }
  return len;
 800268c:	687b      	ldr	r3, [r7, #4]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <_close>:

int _close(int file)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800269e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026be:	605a      	str	r2, [r3, #4]
  return 0;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <_isatty>:

int _isatty(int file)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026d6:	2301      	movs	r3, #1
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002708:	4a14      	ldr	r2, [pc, #80]	; (800275c <_sbrk+0x5c>)
 800270a:	4b15      	ldr	r3, [pc, #84]	; (8002760 <_sbrk+0x60>)
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002714:	4b13      	ldr	r3, [pc, #76]	; (8002764 <_sbrk+0x64>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d102      	bne.n	8002722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <_sbrk+0x64>)
 800271e:	4a12      	ldr	r2, [pc, #72]	; (8002768 <_sbrk+0x68>)
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	429a      	cmp	r2, r3
 800272e:	d207      	bcs.n	8002740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002730:	f004 fe0c 	bl	800734c <__errno>
 8002734:	4603      	mov	r3, r0
 8002736:	220c      	movs	r2, #12
 8002738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800273a:	f04f 33ff 	mov.w	r3, #4294967295
 800273e:	e009      	b.n	8002754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002740:	4b08      	ldr	r3, [pc, #32]	; (8002764 <_sbrk+0x64>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002746:	4b07      	ldr	r3, [pc, #28]	; (8002764 <_sbrk+0x64>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	4a05      	ldr	r2, [pc, #20]	; (8002764 <_sbrk+0x64>)
 8002750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002752:	68fb      	ldr	r3, [r7, #12]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20020000 	.word	0x20020000
 8002760:	00000400 	.word	0x00000400
 8002764:	20000508 	.word	0x20000508
 8002768:	20000660 	.word	0x20000660

0800276c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002770:	4b06      	ldr	r3, [pc, #24]	; (800278c <SystemInit+0x20>)
 8002772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002776:	4a05      	ldr	r2, [pc, #20]	; (800278c <SystemInit+0x20>)
 8002778:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800277c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002794:	f7ff ffea 	bl	800276c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002798:	480c      	ldr	r0, [pc, #48]	; (80027cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800279a:	490d      	ldr	r1, [pc, #52]	; (80027d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800279c:	4a0d      	ldr	r2, [pc, #52]	; (80027d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800279e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a0:	e002      	b.n	80027a8 <LoopCopyDataInit>

080027a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a6:	3304      	adds	r3, #4

080027a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ac:	d3f9      	bcc.n	80027a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ae:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027b0:	4c0a      	ldr	r4, [pc, #40]	; (80027dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80027b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b4:	e001      	b.n	80027ba <LoopFillZerobss>

080027b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b8:	3204      	adds	r2, #4

080027ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027bc:	d3fb      	bcc.n	80027b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027be:	f004 fdcb 	bl	8007358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027c2:	f7fe fef5 	bl	80015b0 <main>
  bx  lr    
 80027c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80027d4:	0800d290 	.word	0x0800d290
  ldr r2, =_sbss
 80027d8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80027dc:	2000065c 	.word	0x2000065c

080027e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <ADC_IRQHandler>
	...

080027e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e8:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0d      	ldr	r2, [pc, #52]	; (8002824 <HAL_Init+0x40>)
 80027ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	; (8002824 <HAL_Init+0x40>)
 80027fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002800:	4b08      	ldr	r3, [pc, #32]	; (8002824 <HAL_Init+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a07      	ldr	r2, [pc, #28]	; (8002824 <HAL_Init+0x40>)
 8002806:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800280a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280c:	2003      	movs	r0, #3
 800280e:	f000 f94f 	bl	8002ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002812:	200f      	movs	r0, #15
 8002814:	f000 f808 	bl	8002828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002818:	f7ff fcde 	bl	80021d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002830:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_InitTick+0x54>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b12      	ldr	r3, [pc, #72]	; (8002880 <HAL_InitTick+0x58>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f967 	bl	8002b1a <HAL_SYSTICK_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e00e      	b.n	8002874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b0f      	cmp	r3, #15
 800285a:	d80a      	bhi.n	8002872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800285c:	2200      	movs	r2, #0
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	f000 f92f 	bl	8002ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002868:	4a06      	ldr	r2, [pc, #24]	; (8002884 <HAL_InitTick+0x5c>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e000      	b.n	8002874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000000 	.word	0x20000000
 8002880:	20000008 	.word	0x20000008
 8002884:	20000004 	.word	0x20000004

08002888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_IncTick+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_IncTick+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4413      	add	r3, r2
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_IncTick+0x24>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000008 	.word	0x20000008
 80028ac:	2000050c 	.word	0x2000050c

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	2000050c 	.word	0x2000050c

080028c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d0:	f7ff ffee 	bl	80028b0 <HAL_GetTick>
 80028d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d005      	beq.n	80028ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e2:	4b0a      	ldr	r3, [pc, #40]	; (800290c <HAL_Delay+0x44>)
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4413      	add	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ee:	bf00      	nop
 80028f0:	f7ff ffde 	bl	80028b0 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d8f7      	bhi.n	80028f0 <HAL_Delay+0x28>
  {
  }
}
 8002900:	bf00      	nop
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000008 	.word	0x20000008

08002910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800292c:	4013      	ands	r3, r2
 800292e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800293c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002942:	4a04      	ldr	r2, [pc, #16]	; (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	60d3      	str	r3, [r2, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800295c:	4b04      	ldr	r3, [pc, #16]	; (8002970 <__NVIC_GetPriorityGrouping+0x18>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	f003 0307 	and.w	r3, r3, #7
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	2b00      	cmp	r3, #0
 8002984:	db0b      	blt.n	800299e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	f003 021f 	and.w	r2, r3, #31
 800298c:	4907      	ldr	r1, [pc, #28]	; (80029ac <__NVIC_EnableIRQ+0x38>)
 800298e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002992:	095b      	lsrs	r3, r3, #5
 8002994:	2001      	movs	r0, #1
 8002996:	fa00 f202 	lsl.w	r2, r0, r2
 800299a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	e000e100 	.word	0xe000e100

080029b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	6039      	str	r1, [r7, #0]
 80029ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	db0a      	blt.n	80029da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	490c      	ldr	r1, [pc, #48]	; (80029fc <__NVIC_SetPriority+0x4c>)
 80029ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ce:	0112      	lsls	r2, r2, #4
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	440b      	add	r3, r1
 80029d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d8:	e00a      	b.n	80029f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	4908      	ldr	r1, [pc, #32]	; (8002a00 <__NVIC_SetPriority+0x50>)
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	3b04      	subs	r3, #4
 80029e8:	0112      	lsls	r2, r2, #4
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	440b      	add	r3, r1
 80029ee:	761a      	strb	r2, [r3, #24]
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	e000e100 	.word	0xe000e100
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b089      	sub	sp, #36	; 0x24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f1c3 0307 	rsb	r3, r3, #7
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	bf28      	it	cs
 8002a22:	2304      	movcs	r3, #4
 8002a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3304      	adds	r3, #4
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d902      	bls.n	8002a34 <NVIC_EncodePriority+0x30>
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3b03      	subs	r3, #3
 8002a32:	e000      	b.n	8002a36 <NVIC_EncodePriority+0x32>
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	f04f 32ff 	mov.w	r2, #4294967295
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43da      	mvns	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	401a      	ands	r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	43d9      	mvns	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a5c:	4313      	orrs	r3, r2
         );
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3724      	adds	r7, #36	; 0x24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a7c:	d301      	bcc.n	8002a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e00f      	b.n	8002aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a82:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <SysTick_Config+0x40>)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a8a:	210f      	movs	r1, #15
 8002a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a90:	f7ff ff8e 	bl	80029b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a94:	4b05      	ldr	r3, [pc, #20]	; (8002aac <SysTick_Config+0x40>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a9a:	4b04      	ldr	r3, [pc, #16]	; (8002aac <SysTick_Config+0x40>)
 8002a9c:	2207      	movs	r2, #7
 8002a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	e000e010 	.word	0xe000e010

08002ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7ff ff29 	bl	8002910 <__NVIC_SetPriorityGrouping>
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b086      	sub	sp, #24
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4603      	mov	r3, r0
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
 8002ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad8:	f7ff ff3e 	bl	8002958 <__NVIC_GetPriorityGrouping>
 8002adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	6978      	ldr	r0, [r7, #20]
 8002ae4:	f7ff ff8e 	bl	8002a04 <NVIC_EncodePriority>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aee:	4611      	mov	r1, r2
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ff5d 	bl	80029b0 <__NVIC_SetPriority>
}
 8002af6:	bf00      	nop
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	4603      	mov	r3, r0
 8002b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff31 	bl	8002974 <__NVIC_EnableIRQ>
}
 8002b12:	bf00      	nop
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff ffa2 	bl	8002a6c <SysTick_Config>
 8002b28:	4603      	mov	r3, r0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b40:	f7ff feb6 	bl	80028b0 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e099      	b.n	8002c84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0201 	bic.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b70:	e00f      	b.n	8002b92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b72:	f7ff fe9d 	bl	80028b0 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b05      	cmp	r3, #5
 8002b7e:	d908      	bls.n	8002b92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2220      	movs	r2, #32
 8002b84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2203      	movs	r2, #3
 8002b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e078      	b.n	8002c84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1e8      	bne.n	8002b72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4b38      	ldr	r3, [pc, #224]	; (8002c8c <HAL_DMA_Init+0x158>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d107      	bne.n	8002bfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	f023 0307 	bic.w	r3, r3, #7
 8002c12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d117      	bne.n	8002c56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00e      	beq.n	8002c56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fb01 	bl	8003240 <DMA_CheckFifoParam>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d008      	beq.n	8002c56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2240      	movs	r2, #64	; 0x40
 8002c48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c52:	2301      	movs	r3, #1
 8002c54:	e016      	b.n	8002c84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fab8 	bl	80031d4 <DMA_CalcBaseAndBitshift>
 8002c64:	4603      	mov	r3, r0
 8002c66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6c:	223f      	movs	r2, #63	; 0x3f
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	f010803f 	.word	0xf010803f

08002c90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_DMA_Start_IT+0x26>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e040      	b.n	8002d38 <HAL_DMA_Start_IT+0xa8>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d12f      	bne.n	8002d2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fa4a 	bl	8003178 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce8:	223f      	movs	r2, #63	; 0x3f
 8002cea:	409a      	lsls	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0216 	orr.w	r2, r2, #22
 8002cfe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d007      	beq.n	8002d18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0208 	orr.w	r2, r2, #8
 8002d16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	e005      	b.n	8002d36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d32:	2302      	movs	r3, #2
 8002d34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d4e:	f7ff fdaf 	bl	80028b0 <HAL_GetTick>
 8002d52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d008      	beq.n	8002d72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2280      	movs	r2, #128	; 0x80
 8002d64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e052      	b.n	8002e18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 0216 	bic.w	r2, r2, #22
 8002d80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695a      	ldr	r2, [r3, #20]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d103      	bne.n	8002da2 <HAL_DMA_Abort+0x62>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d007      	beq.n	8002db2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 0208 	bic.w	r2, r2, #8
 8002db0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0201 	bic.w	r2, r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dc2:	e013      	b.n	8002dec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dc4:	f7ff fd74 	bl	80028b0 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b05      	cmp	r3, #5
 8002dd0:	d90c      	bls.n	8002dec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2203      	movs	r2, #3
 8002ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e015      	b.n	8002e18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1e4      	bne.n	8002dc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfe:	223f      	movs	r2, #63	; 0x3f
 8002e00:	409a      	lsls	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3710      	adds	r7, #16
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d004      	beq.n	8002e3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2280      	movs	r2, #128	; 0x80
 8002e38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e00c      	b.n	8002e58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2205      	movs	r2, #5
 8002e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0201 	bic.w	r2, r2, #1
 8002e54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e70:	4b8e      	ldr	r3, [pc, #568]	; (80030ac <HAL_DMA_IRQHandler+0x248>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a8e      	ldr	r2, [pc, #568]	; (80030b0 <HAL_DMA_IRQHandler+0x24c>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	0a9b      	lsrs	r3, r3, #10
 8002e7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8e:	2208      	movs	r2, #8
 8002e90:	409a      	lsls	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d01a      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0204 	bic.w	r2, r2, #4
 8002eb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	2208      	movs	r2, #8
 8002ebe:	409a      	lsls	r2, r3
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec8:	f043 0201 	orr.w	r2, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d012      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00b      	beq.n	8002f06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efe:	f043 0202 	orr.w	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d012      	beq.n	8002f3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00b      	beq.n	8002f3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	2204      	movs	r2, #4
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f34:	f043 0204 	orr.w	r2, r3, #4
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f40:	2210      	movs	r2, #16
 8002f42:	409a      	lsls	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d043      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0308 	and.w	r3, r3, #8
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d03c      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5e:	2210      	movs	r2, #16
 8002f60:	409a      	lsls	r2, r3
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d018      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d108      	bne.n	8002f94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d024      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	4798      	blx	r3
 8002f92:	e01f      	b.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d01b      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	4798      	blx	r3
 8002fa4:	e016      	b.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d107      	bne.n	8002fc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0208 	bic.w	r2, r2, #8
 8002fc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd8:	2220      	movs	r2, #32
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 808f 	beq.w	8003104 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0310 	and.w	r3, r3, #16
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8087 	beq.w	8003104 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b05      	cmp	r3, #5
 800300c:	d136      	bne.n	800307c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0216 	bic.w	r2, r2, #22
 800301c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	695a      	ldr	r2, [r3, #20]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800302c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d103      	bne.n	800303e <HAL_DMA_IRQHandler+0x1da>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 0208 	bic.w	r2, r2, #8
 800304c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003052:	223f      	movs	r2, #63	; 0x3f
 8003054:	409a      	lsls	r2, r3
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800306e:	2b00      	cmp	r3, #0
 8003070:	d07e      	beq.n	8003170 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	4798      	blx	r3
        }
        return;
 800307a:	e079      	b.n	8003170 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d01d      	beq.n	80030c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d10d      	bne.n	80030b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309c:	2b00      	cmp	r3, #0
 800309e:	d031      	beq.n	8003104 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4798      	blx	r3
 80030a8:	e02c      	b.n	8003104 <HAL_DMA_IRQHandler+0x2a0>
 80030aa:	bf00      	nop
 80030ac:	20000000 	.word	0x20000000
 80030b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d023      	beq.n	8003104 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	4798      	blx	r3
 80030c4:	e01e      	b.n	8003104 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10f      	bne.n	80030f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0210 	bic.w	r2, r2, #16
 80030e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003108:	2b00      	cmp	r3, #0
 800310a:	d032      	beq.n	8003172 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d022      	beq.n	800315e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2205      	movs	r2, #5
 800311c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0201 	bic.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3301      	adds	r3, #1
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	429a      	cmp	r2, r3
 800313a:	d307      	bcc.n	800314c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1f2      	bne.n	8003130 <HAL_DMA_IRQHandler+0x2cc>
 800314a:	e000      	b.n	800314e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800314c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	4798      	blx	r3
 800316e:	e000      	b.n	8003172 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003170:	bf00      	nop
    }
  }
}
 8003172:	3718      	adds	r7, #24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
 8003184:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003194:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b40      	cmp	r3, #64	; 0x40
 80031a4:	d108      	bne.n	80031b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031b6:	e007      	b.n	80031c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	60da      	str	r2, [r3, #12]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	3b10      	subs	r3, #16
 80031e4:	4a14      	ldr	r2, [pc, #80]	; (8003238 <DMA_CalcBaseAndBitshift+0x64>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031ee:	4a13      	ldr	r2, [pc, #76]	; (800323c <DMA_CalcBaseAndBitshift+0x68>)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	4413      	add	r3, r2
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d909      	bls.n	8003216 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800320a:	f023 0303 	bic.w	r3, r3, #3
 800320e:	1d1a      	adds	r2, r3, #4
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	659a      	str	r2, [r3, #88]	; 0x58
 8003214:	e007      	b.n	8003226 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800321e:	f023 0303 	bic.w	r3, r3, #3
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800322a:	4618      	mov	r0, r3
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	aaaaaaab 	.word	0xaaaaaaab
 800323c:	0800cbe4 	.word	0x0800cbe4

08003240 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003248:	2300      	movs	r3, #0
 800324a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003250:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d11f      	bne.n	800329a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b03      	cmp	r3, #3
 800325e:	d856      	bhi.n	800330e <DMA_CheckFifoParam+0xce>
 8003260:	a201      	add	r2, pc, #4	; (adr r2, 8003268 <DMA_CheckFifoParam+0x28>)
 8003262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003266:	bf00      	nop
 8003268:	08003279 	.word	0x08003279
 800326c:	0800328b 	.word	0x0800328b
 8003270:	08003279 	.word	0x08003279
 8003274:	0800330f 	.word	0x0800330f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d046      	beq.n	8003312 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003288:	e043      	b.n	8003312 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003292:	d140      	bne.n	8003316 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003298:	e03d      	b.n	8003316 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032a2:	d121      	bne.n	80032e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d837      	bhi.n	800331a <DMA_CheckFifoParam+0xda>
 80032aa:	a201      	add	r2, pc, #4	; (adr r2, 80032b0 <DMA_CheckFifoParam+0x70>)
 80032ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b0:	080032c1 	.word	0x080032c1
 80032b4:	080032c7 	.word	0x080032c7
 80032b8:	080032c1 	.word	0x080032c1
 80032bc:	080032d9 	.word	0x080032d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	73fb      	strb	r3, [r7, #15]
      break;
 80032c4:	e030      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d025      	beq.n	800331e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032d6:	e022      	b.n	800331e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032e0:	d11f      	bne.n	8003322 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032e6:	e01c      	b.n	8003322 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d903      	bls.n	80032f6 <DMA_CheckFifoParam+0xb6>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d003      	beq.n	80032fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032f4:	e018      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
      break;
 80032fa:	e015      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00e      	beq.n	8003326 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      break;
 800330c:	e00b      	b.n	8003326 <DMA_CheckFifoParam+0xe6>
      break;
 800330e:	bf00      	nop
 8003310:	e00a      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;
 8003312:	bf00      	nop
 8003314:	e008      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;
 8003316:	bf00      	nop
 8003318:	e006      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;
 800331a:	bf00      	nop
 800331c:	e004      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;
 800331e:	bf00      	nop
 8003320:	e002      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;   
 8003322:	bf00      	nop
 8003324:	e000      	b.n	8003328 <DMA_CheckFifoParam+0xe8>
      break;
 8003326:	bf00      	nop
    }
  } 
  
  return status; 
 8003328:	7bfb      	ldrb	r3, [r7, #15]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop

08003338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003338:	b480      	push	{r7}
 800333a:	b089      	sub	sp, #36	; 0x24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003346:	2300      	movs	r3, #0
 8003348:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800334e:	2300      	movs	r3, #0
 8003350:	61fb      	str	r3, [r7, #28]
 8003352:	e159      	b.n	8003608 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003354:	2201      	movs	r2, #1
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	4013      	ands	r3, r2
 8003366:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	429a      	cmp	r2, r3
 800336e:	f040 8148 	bne.w	8003602 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	2b01      	cmp	r3, #1
 800337c:	d005      	beq.n	800338a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003386:	2b02      	cmp	r3, #2
 8003388:	d130      	bne.n	80033ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	2203      	movs	r2, #3
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43db      	mvns	r3, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4013      	ands	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033c0:	2201      	movs	r2, #1
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	f003 0201 	and.w	r2, r3, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 0303 	and.w	r3, r3, #3
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d017      	beq.n	8003428 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2203      	movs	r2, #3
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4313      	orrs	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 0303 	and.w	r3, r3, #3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d123      	bne.n	800347c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	08da      	lsrs	r2, r3, #3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3208      	adds	r2, #8
 800343c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003440:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	220f      	movs	r2, #15
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	08da      	lsrs	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3208      	adds	r2, #8
 8003476:	69b9      	ldr	r1, [r7, #24]
 8003478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	2203      	movs	r2, #3
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 0203 	and.w	r2, r3, #3
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a2 	beq.w	8003602 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	4b57      	ldr	r3, [pc, #348]	; (8003620 <HAL_GPIO_Init+0x2e8>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c6:	4a56      	ldr	r2, [pc, #344]	; (8003620 <HAL_GPIO_Init+0x2e8>)
 80034c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034cc:	6453      	str	r3, [r2, #68]	; 0x44
 80034ce:	4b54      	ldr	r3, [pc, #336]	; (8003620 <HAL_GPIO_Init+0x2e8>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034da:	4a52      	ldr	r2, [pc, #328]	; (8003624 <HAL_GPIO_Init+0x2ec>)
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	089b      	lsrs	r3, r3, #2
 80034e0:	3302      	adds	r3, #2
 80034e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	220f      	movs	r2, #15
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	43db      	mvns	r3, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a49      	ldr	r2, [pc, #292]	; (8003628 <HAL_GPIO_Init+0x2f0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d019      	beq.n	800353a <HAL_GPIO_Init+0x202>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a48      	ldr	r2, [pc, #288]	; (800362c <HAL_GPIO_Init+0x2f4>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d013      	beq.n	8003536 <HAL_GPIO_Init+0x1fe>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a47      	ldr	r2, [pc, #284]	; (8003630 <HAL_GPIO_Init+0x2f8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00d      	beq.n	8003532 <HAL_GPIO_Init+0x1fa>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a46      	ldr	r2, [pc, #280]	; (8003634 <HAL_GPIO_Init+0x2fc>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d007      	beq.n	800352e <HAL_GPIO_Init+0x1f6>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a45      	ldr	r2, [pc, #276]	; (8003638 <HAL_GPIO_Init+0x300>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d101      	bne.n	800352a <HAL_GPIO_Init+0x1f2>
 8003526:	2304      	movs	r3, #4
 8003528:	e008      	b.n	800353c <HAL_GPIO_Init+0x204>
 800352a:	2307      	movs	r3, #7
 800352c:	e006      	b.n	800353c <HAL_GPIO_Init+0x204>
 800352e:	2303      	movs	r3, #3
 8003530:	e004      	b.n	800353c <HAL_GPIO_Init+0x204>
 8003532:	2302      	movs	r3, #2
 8003534:	e002      	b.n	800353c <HAL_GPIO_Init+0x204>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <HAL_GPIO_Init+0x204>
 800353a:	2300      	movs	r3, #0
 800353c:	69fa      	ldr	r2, [r7, #28]
 800353e:	f002 0203 	and.w	r2, r2, #3
 8003542:	0092      	lsls	r2, r2, #2
 8003544:	4093      	lsls	r3, r2
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4313      	orrs	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800354c:	4935      	ldr	r1, [pc, #212]	; (8003624 <HAL_GPIO_Init+0x2ec>)
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	089b      	lsrs	r3, r3, #2
 8003552:	3302      	adds	r3, #2
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800355a:	4b38      	ldr	r3, [pc, #224]	; (800363c <HAL_GPIO_Init+0x304>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	43db      	mvns	r3, r3
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	4013      	ands	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	4313      	orrs	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800357e:	4a2f      	ldr	r2, [pc, #188]	; (800363c <HAL_GPIO_Init+0x304>)
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003584:	4b2d      	ldr	r3, [pc, #180]	; (800363c <HAL_GPIO_Init+0x304>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035a8:	4a24      	ldr	r2, [pc, #144]	; (800363c <HAL_GPIO_Init+0x304>)
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035ae:	4b23      	ldr	r3, [pc, #140]	; (800363c <HAL_GPIO_Init+0x304>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	43db      	mvns	r3, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4013      	ands	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035d2:	4a1a      	ldr	r2, [pc, #104]	; (800363c <HAL_GPIO_Init+0x304>)
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035d8:	4b18      	ldr	r3, [pc, #96]	; (800363c <HAL_GPIO_Init+0x304>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035fc:	4a0f      	ldr	r2, [pc, #60]	; (800363c <HAL_GPIO_Init+0x304>)
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	3301      	adds	r3, #1
 8003606:	61fb      	str	r3, [r7, #28]
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	2b0f      	cmp	r3, #15
 800360c:	f67f aea2 	bls.w	8003354 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003610:	bf00      	nop
 8003612:	bf00      	nop
 8003614:	3724      	adds	r7, #36	; 0x24
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	40023800 	.word	0x40023800
 8003624:	40013800 	.word	0x40013800
 8003628:	40020000 	.word	0x40020000
 800362c:	40020400 	.word	0x40020400
 8003630:	40020800 	.word	0x40020800
 8003634:	40020c00 	.word	0x40020c00
 8003638:	40021000 	.word	0x40021000
 800363c:	40013c00 	.word	0x40013c00

08003640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
 800364c:	4613      	mov	r3, r2
 800364e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003650:	787b      	ldrb	r3, [r7, #1]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003656:	887a      	ldrh	r2, [r7, #2]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800365c:	e003      	b.n	8003666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800365e:	887b      	ldrh	r3, [r7, #2]
 8003660:	041a      	lsls	r2, r3, #16
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	619a      	str	r2, [r3, #24]
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
	...

08003674 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e267      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d075      	beq.n	800377e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003692:	4b88      	ldr	r3, [pc, #544]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b04      	cmp	r3, #4
 800369c:	d00c      	beq.n	80036b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800369e:	4b85      	ldr	r3, [pc, #532]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d112      	bne.n	80036d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036aa:	4b82      	ldr	r3, [pc, #520]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036b6:	d10b      	bne.n	80036d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b8:	4b7e      	ldr	r3, [pc, #504]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d05b      	beq.n	800377c <HAL_RCC_OscConfig+0x108>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d157      	bne.n	800377c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e242      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d8:	d106      	bne.n	80036e8 <HAL_RCC_OscConfig+0x74>
 80036da:	4b76      	ldr	r3, [pc, #472]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a75      	ldr	r2, [pc, #468]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	e01d      	b.n	8003724 <HAL_RCC_OscConfig+0xb0>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036f0:	d10c      	bne.n	800370c <HAL_RCC_OscConfig+0x98>
 80036f2:	4b70      	ldr	r3, [pc, #448]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a6f      	ldr	r2, [pc, #444]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80036f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036fc:	6013      	str	r3, [r2, #0]
 80036fe:	4b6d      	ldr	r3, [pc, #436]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a6c      	ldr	r2, [pc, #432]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003708:	6013      	str	r3, [r2, #0]
 800370a:	e00b      	b.n	8003724 <HAL_RCC_OscConfig+0xb0>
 800370c:	4b69      	ldr	r3, [pc, #420]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a68      	ldr	r2, [pc, #416]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	4b66      	ldr	r3, [pc, #408]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a65      	ldr	r2, [pc, #404]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 800371e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d013      	beq.n	8003754 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372c:	f7ff f8c0 	bl	80028b0 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003734:	f7ff f8bc 	bl	80028b0 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	; 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e207      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003746:	4b5b      	ldr	r3, [pc, #364]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0xc0>
 8003752:	e014      	b.n	800377e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003754:	f7ff f8ac 	bl	80028b0 <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800375c:	f7ff f8a8 	bl	80028b0 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b64      	cmp	r3, #100	; 0x64
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e1f3      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800376e:	4b51      	ldr	r3, [pc, #324]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1f0      	bne.n	800375c <HAL_RCC_OscConfig+0xe8>
 800377a:	e000      	b.n	800377e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800377c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d063      	beq.n	8003852 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800378a:	4b4a      	ldr	r3, [pc, #296]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f003 030c 	and.w	r3, r3, #12
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00b      	beq.n	80037ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003796:	4b47      	ldr	r3, [pc, #284]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800379e:	2b08      	cmp	r3, #8
 80037a0:	d11c      	bne.n	80037dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037a2:	4b44      	ldr	r3, [pc, #272]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d116      	bne.n	80037dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ae:	4b41      	ldr	r3, [pc, #260]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_RCC_OscConfig+0x152>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d001      	beq.n	80037c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e1c7      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c6:	4b3b      	ldr	r3, [pc, #236]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	4937      	ldr	r1, [pc, #220]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037da:	e03a      	b.n	8003852 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d020      	beq.n	8003826 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037e4:	4b34      	ldr	r3, [pc, #208]	; (80038b8 <HAL_RCC_OscConfig+0x244>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ea:	f7ff f861 	bl	80028b0 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f0:	e008      	b.n	8003804 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037f2:	f7ff f85d 	bl	80028b0 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d901      	bls.n	8003804 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e1a8      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003804:	4b2b      	ldr	r3, [pc, #172]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0f0      	beq.n	80037f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003810:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	00db      	lsls	r3, r3, #3
 800381e:	4925      	ldr	r1, [pc, #148]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003820:	4313      	orrs	r3, r2
 8003822:	600b      	str	r3, [r1, #0]
 8003824:	e015      	b.n	8003852 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003826:	4b24      	ldr	r3, [pc, #144]	; (80038b8 <HAL_RCC_OscConfig+0x244>)
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382c:	f7ff f840 	bl	80028b0 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003832:	e008      	b.n	8003846 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003834:	f7ff f83c 	bl	80028b0 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	2b02      	cmp	r3, #2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e187      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003846:	4b1b      	ldr	r3, [pc, #108]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1f0      	bne.n	8003834 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	2b00      	cmp	r3, #0
 800385c:	d036      	beq.n	80038cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d016      	beq.n	8003894 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003866:	4b15      	ldr	r3, [pc, #84]	; (80038bc <HAL_RCC_OscConfig+0x248>)
 8003868:	2201      	movs	r2, #1
 800386a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386c:	f7ff f820 	bl	80028b0 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003874:	f7ff f81c 	bl	80028b0 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e167      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003886:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_RCC_OscConfig+0x240>)
 8003888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0f0      	beq.n	8003874 <HAL_RCC_OscConfig+0x200>
 8003892:	e01b      	b.n	80038cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <HAL_RCC_OscConfig+0x248>)
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800389a:	f7ff f809 	bl	80028b0 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038a0:	e00e      	b.n	80038c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038a2:	f7ff f805 	bl	80028b0 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d907      	bls.n	80038c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e150      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
 80038b4:	40023800 	.word	0x40023800
 80038b8:	42470000 	.word	0x42470000
 80038bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c0:	4b88      	ldr	r3, [pc, #544]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80038c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1ea      	bne.n	80038a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 8097 	beq.w	8003a08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038da:	2300      	movs	r3, #0
 80038dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038de:	4b81      	ldr	r3, [pc, #516]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10f      	bne.n	800390a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ea:	2300      	movs	r3, #0
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	4b7d      	ldr	r3, [pc, #500]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	4a7c      	ldr	r2, [pc, #496]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80038f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f8:	6413      	str	r3, [r2, #64]	; 0x40
 80038fa:	4b7a      	ldr	r3, [pc, #488]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003902:	60bb      	str	r3, [r7, #8]
 8003904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003906:	2301      	movs	r3, #1
 8003908:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390a:	4b77      	ldr	r3, [pc, #476]	; (8003ae8 <HAL_RCC_OscConfig+0x474>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003912:	2b00      	cmp	r3, #0
 8003914:	d118      	bne.n	8003948 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003916:	4b74      	ldr	r3, [pc, #464]	; (8003ae8 <HAL_RCC_OscConfig+0x474>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a73      	ldr	r2, [pc, #460]	; (8003ae8 <HAL_RCC_OscConfig+0x474>)
 800391c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003922:	f7fe ffc5 	bl	80028b0 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800392a:	f7fe ffc1 	bl	80028b0 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e10c      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393c:	4b6a      	ldr	r3, [pc, #424]	; (8003ae8 <HAL_RCC_OscConfig+0x474>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d106      	bne.n	800395e <HAL_RCC_OscConfig+0x2ea>
 8003950:	4b64      	ldr	r3, [pc, #400]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003954:	4a63      	ldr	r2, [pc, #396]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	6713      	str	r3, [r2, #112]	; 0x70
 800395c:	e01c      	b.n	8003998 <HAL_RCC_OscConfig+0x324>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	2b05      	cmp	r3, #5
 8003964:	d10c      	bne.n	8003980 <HAL_RCC_OscConfig+0x30c>
 8003966:	4b5f      	ldr	r3, [pc, #380]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800396a:	4a5e      	ldr	r2, [pc, #376]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 800396c:	f043 0304 	orr.w	r3, r3, #4
 8003970:	6713      	str	r3, [r2, #112]	; 0x70
 8003972:	4b5c      	ldr	r3, [pc, #368]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003976:	4a5b      	ldr	r2, [pc, #364]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003978:	f043 0301 	orr.w	r3, r3, #1
 800397c:	6713      	str	r3, [r2, #112]	; 0x70
 800397e:	e00b      	b.n	8003998 <HAL_RCC_OscConfig+0x324>
 8003980:	4b58      	ldr	r3, [pc, #352]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003984:	4a57      	ldr	r2, [pc, #348]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003986:	f023 0301 	bic.w	r3, r3, #1
 800398a:	6713      	str	r3, [r2, #112]	; 0x70
 800398c:	4b55      	ldr	r3, [pc, #340]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 800398e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003990:	4a54      	ldr	r2, [pc, #336]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003992:	f023 0304 	bic.w	r3, r3, #4
 8003996:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d015      	beq.n	80039cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a0:	f7fe ff86 	bl	80028b0 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a6:	e00a      	b.n	80039be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039a8:	f7fe ff82 	bl	80028b0 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e0cb      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039be:	4b49      	ldr	r3, [pc, #292]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80039c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0ee      	beq.n	80039a8 <HAL_RCC_OscConfig+0x334>
 80039ca:	e014      	b.n	80039f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039cc:	f7fe ff70 	bl	80028b0 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039d2:	e00a      	b.n	80039ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039d4:	f7fe ff6c 	bl	80028b0 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e0b5      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ea:	4b3e      	ldr	r3, [pc, #248]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80039ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1ee      	bne.n	80039d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039f6:	7dfb      	ldrb	r3, [r7, #23]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d105      	bne.n	8003a08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fc:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	4a38      	ldr	r2, [pc, #224]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 80a1 	beq.w	8003b54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a12:	4b34      	ldr	r3, [pc, #208]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 030c 	and.w	r3, r3, #12
 8003a1a:	2b08      	cmp	r3, #8
 8003a1c:	d05c      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d141      	bne.n	8003aaa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a26:	4b31      	ldr	r3, [pc, #196]	; (8003aec <HAL_RCC_OscConfig+0x478>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fe ff40 	bl	80028b0 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a34:	f7fe ff3c 	bl	80028b0 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e087      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a46:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f0      	bne.n	8003a34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69da      	ldr	r2, [r3, #28]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	431a      	orrs	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	019b      	lsls	r3, r3, #6
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a68:	085b      	lsrs	r3, r3, #1
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	041b      	lsls	r3, r3, #16
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a74:	061b      	lsls	r3, r3, #24
 8003a76:	491b      	ldr	r1, [pc, #108]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a7c:	4b1b      	ldr	r3, [pc, #108]	; (8003aec <HAL_RCC_OscConfig+0x478>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a82:	f7fe ff15 	bl	80028b0 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a88:	e008      	b.n	8003a9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a8a:	f7fe ff11 	bl	80028b0 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d901      	bls.n	8003a9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e05c      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9c:	4b11      	ldr	r3, [pc, #68]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0f0      	beq.n	8003a8a <HAL_RCC_OscConfig+0x416>
 8003aa8:	e054      	b.n	8003b54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aaa:	4b10      	ldr	r3, [pc, #64]	; (8003aec <HAL_RCC_OscConfig+0x478>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe fefe 	bl	80028b0 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ab8:	f7fe fefa 	bl	80028b0 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e045      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aca:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <HAL_RCC_OscConfig+0x470>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x444>
 8003ad6:	e03d      	b.n	8003b54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d107      	bne.n	8003af0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e038      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40007000 	.word	0x40007000
 8003aec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003af0:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <HAL_RCC_OscConfig+0x4ec>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d028      	beq.n	8003b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d121      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d11a      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b20:	4013      	ands	r3, r2
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d111      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b36:	085b      	lsrs	r3, r3, #1
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d001      	beq.n	8003b54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40023800 	.word	0x40023800

08003b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0cc      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b78:	4b68      	ldr	r3, [pc, #416]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d90c      	bls.n	8003ba0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b65      	ldr	r3, [pc, #404]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	b2d2      	uxtb	r2, r2
 8003b8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8e:	4b63      	ldr	r3, [pc, #396]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e0b8      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d020      	beq.n	8003bee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bb8:	4b59      	ldr	r3, [pc, #356]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	4a58      	ldr	r2, [pc, #352]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003bc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0308 	and.w	r3, r3, #8
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bd0:	4b53      	ldr	r3, [pc, #332]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	4a52      	ldr	r2, [pc, #328]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bdc:	4b50      	ldr	r3, [pc, #320]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	494d      	ldr	r1, [pc, #308]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bea:	4313      	orrs	r3, r2
 8003bec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d044      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d107      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	4b47      	ldr	r3, [pc, #284]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d119      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e07f      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d003      	beq.n	8003c22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d107      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c22:	4b3f      	ldr	r3, [pc, #252]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e06f      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c32:	4b3b      	ldr	r3, [pc, #236]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e067      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c42:	4b37      	ldr	r3, [pc, #220]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f023 0203 	bic.w	r2, r3, #3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4934      	ldr	r1, [pc, #208]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c54:	f7fe fe2c 	bl	80028b0 <HAL_GetTick>
 8003c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5a:	e00a      	b.n	8003c72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5c:	f7fe fe28 	bl	80028b0 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e04f      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c72:	4b2b      	ldr	r3, [pc, #172]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 020c 	and.w	r2, r3, #12
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d1eb      	bne.n	8003c5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c84:	4b25      	ldr	r3, [pc, #148]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d20c      	bcs.n	8003cac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c92:	4b22      	ldr	r3, [pc, #136]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c94:	683a      	ldr	r2, [r7, #0]
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c9a:	4b20      	ldr	r3, [pc, #128]	; (8003d1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d001      	beq.n	8003cac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e032      	b.n	8003d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cb8:	4b19      	ldr	r3, [pc, #100]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	4916      	ldr	r1, [pc, #88]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0308 	and.w	r3, r3, #8
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d009      	beq.n	8003cea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cd6:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	490e      	ldr	r1, [pc, #56]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cea:	f000 f821 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	4b0b      	ldr	r3, [pc, #44]	; (8003d20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	490a      	ldr	r1, [pc, #40]	; (8003d24 <HAL_RCC_ClockConfig+0x1c0>)
 8003cfc:	5ccb      	ldrb	r3, [r1, r3]
 8003cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8003d02:	4a09      	ldr	r2, [pc, #36]	; (8003d28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d06:	4b09      	ldr	r3, [pc, #36]	; (8003d2c <HAL_RCC_ClockConfig+0x1c8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fe fd8c 	bl	8002828 <HAL_InitTick>

  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40023c00 	.word	0x40023c00
 8003d20:	40023800 	.word	0x40023800
 8003d24:	0800cbcc 	.word	0x0800cbcc
 8003d28:	20000000 	.word	0x20000000
 8003d2c:	20000004 	.word	0x20000004

08003d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d34:	b090      	sub	sp, #64	; 0x40
 8003d36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d40:	2300      	movs	r3, #0
 8003d42:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d48:	4b59      	ldr	r3, [pc, #356]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 030c 	and.w	r3, r3, #12
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d00d      	beq.n	8003d70 <HAL_RCC_GetSysClockFreq+0x40>
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	f200 80a1 	bhi.w	8003e9c <HAL_RCC_GetSysClockFreq+0x16c>
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_RCC_GetSysClockFreq+0x34>
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d003      	beq.n	8003d6a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d62:	e09b      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d64:	4b53      	ldr	r3, [pc, #332]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d66:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003d68:	e09b      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d6a:	4b53      	ldr	r3, [pc, #332]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d6c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d6e:	e098      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d70:	4b4f      	ldr	r3, [pc, #316]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d78:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d7a:	4b4d      	ldr	r3, [pc, #308]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d028      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d86:	4b4a      	ldr	r3, [pc, #296]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	099b      	lsrs	r3, r3, #6
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	623b      	str	r3, [r7, #32]
 8003d90:	627a      	str	r2, [r7, #36]	; 0x24
 8003d92:	6a3b      	ldr	r3, [r7, #32]
 8003d94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d98:	2100      	movs	r1, #0
 8003d9a:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d9c:	fb03 f201 	mul.w	r2, r3, r1
 8003da0:	2300      	movs	r3, #0
 8003da2:	fb00 f303 	mul.w	r3, r0, r3
 8003da6:	4413      	add	r3, r2
 8003da8:	4a43      	ldr	r2, [pc, #268]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003daa:	fba0 1202 	umull	r1, r2, r0, r2
 8003dae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003db0:	460a      	mov	r2, r1
 8003db2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db6:	4413      	add	r3, r2
 8003db8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	61bb      	str	r3, [r7, #24]
 8003dc0:	61fa      	str	r2, [r7, #28]
 8003dc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003dca:	f7fc ff75 	bl	8000cb8 <__aeabi_uldivmod>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dd6:	e053      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dd8:	4b35      	ldr	r3, [pc, #212]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	099b      	lsrs	r3, r3, #6
 8003dde:	2200      	movs	r2, #0
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	617a      	str	r2, [r7, #20]
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003dea:	f04f 0b00 	mov.w	fp, #0
 8003dee:	4652      	mov	r2, sl
 8003df0:	465b      	mov	r3, fp
 8003df2:	f04f 0000 	mov.w	r0, #0
 8003df6:	f04f 0100 	mov.w	r1, #0
 8003dfa:	0159      	lsls	r1, r3, #5
 8003dfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e00:	0150      	lsls	r0, r2, #5
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	ebb2 080a 	subs.w	r8, r2, sl
 8003e0a:	eb63 090b 	sbc.w	r9, r3, fp
 8003e0e:	f04f 0200 	mov.w	r2, #0
 8003e12:	f04f 0300 	mov.w	r3, #0
 8003e16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e22:	ebb2 0408 	subs.w	r4, r2, r8
 8003e26:	eb63 0509 	sbc.w	r5, r3, r9
 8003e2a:	f04f 0200 	mov.w	r2, #0
 8003e2e:	f04f 0300 	mov.w	r3, #0
 8003e32:	00eb      	lsls	r3, r5, #3
 8003e34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e38:	00e2      	lsls	r2, r4, #3
 8003e3a:	4614      	mov	r4, r2
 8003e3c:	461d      	mov	r5, r3
 8003e3e:	eb14 030a 	adds.w	r3, r4, sl
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	eb45 030b 	adc.w	r3, r5, fp
 8003e48:	607b      	str	r3, [r7, #4]
 8003e4a:	f04f 0200 	mov.w	r2, #0
 8003e4e:	f04f 0300 	mov.w	r3, #0
 8003e52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e56:	4629      	mov	r1, r5
 8003e58:	028b      	lsls	r3, r1, #10
 8003e5a:	4621      	mov	r1, r4
 8003e5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e60:	4621      	mov	r1, r4
 8003e62:	028a      	lsls	r2, r1, #10
 8003e64:	4610      	mov	r0, r2
 8003e66:	4619      	mov	r1, r3
 8003e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	60fa      	str	r2, [r7, #12]
 8003e70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e74:	f7fc ff20 	bl	8000cb8 <__aeabi_uldivmod>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e80:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003e90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e9a:	e002      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e9c:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ea0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3740      	adds	r7, #64	; 0x40
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	00f42400 	.word	0x00f42400
 8003eb8:	017d7840 	.word	0x017d7840

08003ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	; (8003ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000000 	.word	0x20000000

08003ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ed8:	f7ff fff0 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	0a9b      	lsrs	r3, r3, #10
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	4903      	ldr	r1, [pc, #12]	; (8003ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eea:	5ccb      	ldrb	r3, [r1, r3]
 8003eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	0800cbdc 	.word	0x0800cbdc

08003efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f00:	f7ff ffdc 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	0b5b      	lsrs	r3, r3, #13
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4903      	ldr	r1, [pc, #12]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	0800cbdc 	.word	0x0800cbdc

08003f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e041      	b.n	8003fba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d106      	bne.n	8003f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fe f96c 	bl	8002228 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	4619      	mov	r1, r3
 8003f62:	4610      	mov	r0, r2
 8003f64:	f000 fd70 	bl	8004a48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d001      	beq.n	8003fdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e044      	b.n	8004066 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a1e      	ldr	r2, [pc, #120]	; (8004074 <HAL_TIM_Base_Start_IT+0xb0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d018      	beq.n	8004030 <HAL_TIM_Base_Start_IT+0x6c>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004006:	d013      	beq.n	8004030 <HAL_TIM_Base_Start_IT+0x6c>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a1a      	ldr	r2, [pc, #104]	; (8004078 <HAL_TIM_Base_Start_IT+0xb4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d00e      	beq.n	8004030 <HAL_TIM_Base_Start_IT+0x6c>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a19      	ldr	r2, [pc, #100]	; (800407c <HAL_TIM_Base_Start_IT+0xb8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d009      	beq.n	8004030 <HAL_TIM_Base_Start_IT+0x6c>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a17      	ldr	r2, [pc, #92]	; (8004080 <HAL_TIM_Base_Start_IT+0xbc>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d004      	beq.n	8004030 <HAL_TIM_Base_Start_IT+0x6c>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a16      	ldr	r2, [pc, #88]	; (8004084 <HAL_TIM_Base_Start_IT+0xc0>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d111      	bne.n	8004054 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b06      	cmp	r3, #6
 8004040:	d010      	beq.n	8004064 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f042 0201 	orr.w	r2, r2, #1
 8004050:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004052:	e007      	b.n	8004064 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0201 	orr.w	r2, r2, #1
 8004062:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3714      	adds	r7, #20
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40010000 	.word	0x40010000
 8004078:	40000400 	.word	0x40000400
 800407c:	40000800 	.word	0x40000800
 8004080:	40000c00 	.word	0x40000c00
 8004084:	40014000 	.word	0x40014000

08004088 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e041      	b.n	800411e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d106      	bne.n	80040b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f839 	bl	8004126 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f000 fcbe 	bl	8004a48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004126:	b480      	push	{r7}
 8004128:	b083      	sub	sp, #12
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d109      	bne.n	8004160 <HAL_TIM_PWM_Start+0x24>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b01      	cmp	r3, #1
 8004156:	bf14      	ite	ne
 8004158:	2301      	movne	r3, #1
 800415a:	2300      	moveq	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	e022      	b.n	80041a6 <HAL_TIM_PWM_Start+0x6a>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2b04      	cmp	r3, #4
 8004164:	d109      	bne.n	800417a <HAL_TIM_PWM_Start+0x3e>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b01      	cmp	r3, #1
 8004170:	bf14      	ite	ne
 8004172:	2301      	movne	r3, #1
 8004174:	2300      	moveq	r3, #0
 8004176:	b2db      	uxtb	r3, r3
 8004178:	e015      	b.n	80041a6 <HAL_TIM_PWM_Start+0x6a>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b08      	cmp	r3, #8
 800417e:	d109      	bne.n	8004194 <HAL_TIM_PWM_Start+0x58>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	bf14      	ite	ne
 800418c:	2301      	movne	r3, #1
 800418e:	2300      	moveq	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	e008      	b.n	80041a6 <HAL_TIM_PWM_Start+0x6a>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b01      	cmp	r3, #1
 800419e:	bf14      	ite	ne
 80041a0:	2301      	movne	r3, #1
 80041a2:	2300      	moveq	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e068      	b.n	8004280 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d104      	bne.n	80041be <HAL_TIM_PWM_Start+0x82>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2202      	movs	r2, #2
 80041b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041bc:	e013      	b.n	80041e6 <HAL_TIM_PWM_Start+0xaa>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d104      	bne.n	80041ce <HAL_TIM_PWM_Start+0x92>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041cc:	e00b      	b.n	80041e6 <HAL_TIM_PWM_Start+0xaa>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d104      	bne.n	80041de <HAL_TIM_PWM_Start+0xa2>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2202      	movs	r2, #2
 80041d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041dc:	e003      	b.n	80041e6 <HAL_TIM_PWM_Start+0xaa>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2202      	movs	r2, #2
 80041e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2201      	movs	r2, #1
 80041ec:	6839      	ldr	r1, [r7, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fedc 	bl	8004fac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a23      	ldr	r2, [pc, #140]	; (8004288 <HAL_TIM_PWM_Start+0x14c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d107      	bne.n	800420e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800420c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1d      	ldr	r2, [pc, #116]	; (8004288 <HAL_TIM_PWM_Start+0x14c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d018      	beq.n	800424a <HAL_TIM_PWM_Start+0x10e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004220:	d013      	beq.n	800424a <HAL_TIM_PWM_Start+0x10e>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a19      	ldr	r2, [pc, #100]	; (800428c <HAL_TIM_PWM_Start+0x150>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d00e      	beq.n	800424a <HAL_TIM_PWM_Start+0x10e>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a17      	ldr	r2, [pc, #92]	; (8004290 <HAL_TIM_PWM_Start+0x154>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d009      	beq.n	800424a <HAL_TIM_PWM_Start+0x10e>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a16      	ldr	r2, [pc, #88]	; (8004294 <HAL_TIM_PWM_Start+0x158>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d004      	beq.n	800424a <HAL_TIM_PWM_Start+0x10e>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a14      	ldr	r2, [pc, #80]	; (8004298 <HAL_TIM_PWM_Start+0x15c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d111      	bne.n	800426e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b06      	cmp	r3, #6
 800425a:	d010      	beq.n	800427e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0201 	orr.w	r2, r2, #1
 800426a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800426c:	e007      	b.n	800427e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0201 	orr.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40010000 	.word	0x40010000
 800428c:	40000400 	.word	0x40000400
 8004290:	40000800 	.word	0x40000800
 8004294:	40000c00 	.word	0x40000c00
 8004298:	40014000 	.word	0x40014000

0800429c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e097      	b.n	80043e0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d106      	bne.n	80042ca <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7fd ffed 	bl	80022a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2202      	movs	r2, #2
 80042ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6812      	ldr	r2, [r2, #0]
 80042dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e0:	f023 0307 	bic.w	r3, r3, #7
 80042e4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	3304      	adds	r3, #4
 80042ee:	4619      	mov	r1, r3
 80042f0:	4610      	mov	r0, r2
 80042f2:	f000 fba9 	bl	8004a48 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4313      	orrs	r3, r2
 8004316:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800431e:	f023 0303 	bic.w	r3, r3, #3
 8004322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689a      	ldr	r2, [r3, #8]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	021b      	lsls	r3, r3, #8
 800432e:	4313      	orrs	r3, r2
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	4313      	orrs	r3, r2
 8004334:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800433c:	f023 030c 	bic.w	r3, r3, #12
 8004340:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004348:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800434c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	021b      	lsls	r3, r3, #8
 8004358:	4313      	orrs	r3, r2
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	011a      	lsls	r2, r3, #4
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	031b      	lsls	r3, r3, #12
 800436c:	4313      	orrs	r3, r2
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800437a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004382:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	011b      	lsls	r3, r3, #4
 800438e:	4313      	orrs	r3, r2
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	4313      	orrs	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043f8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004400:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004408:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004410:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d110      	bne.n	800443a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d102      	bne.n	8004424 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800441e:	7b7b      	ldrb	r3, [r7, #13]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d001      	beq.n	8004428 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e069      	b.n	80044fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004438:	e031      	b.n	800449e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b04      	cmp	r3, #4
 800443e:	d110      	bne.n	8004462 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004440:	7bbb      	ldrb	r3, [r7, #14]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d102      	bne.n	800444c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004446:	7b3b      	ldrb	r3, [r7, #12]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d001      	beq.n	8004450 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e055      	b.n	80044fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004460:	e01d      	b.n	800449e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004462:	7bfb      	ldrb	r3, [r7, #15]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d108      	bne.n	800447a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004468:	7bbb      	ldrb	r3, [r7, #14]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d105      	bne.n	800447a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800446e:	7b7b      	ldrb	r3, [r7, #13]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d102      	bne.n	800447a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004474:	7b3b      	ldrb	r3, [r7, #12]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d001      	beq.n	800447e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e03e      	b.n	80044fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2202      	movs	r2, #2
 8004482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2202      	movs	r2, #2
 800448a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2202      	movs	r2, #2
 800449a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <HAL_TIM_Encoder_Start+0xc4>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d008      	beq.n	80044bc <HAL_TIM_Encoder_Start+0xd4>
 80044aa:	e00f      	b.n	80044cc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2201      	movs	r2, #1
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fd79 	bl	8004fac <TIM_CCxChannelCmd>
      break;
 80044ba:	e016      	b.n	80044ea <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2201      	movs	r2, #1
 80044c2:	2104      	movs	r1, #4
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fd71 	bl	8004fac <TIM_CCxChannelCmd>
      break;
 80044ca:	e00e      	b.n	80044ea <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2201      	movs	r2, #1
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fd69 	bl	8004fac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2201      	movs	r2, #1
 80044e0:	2104      	movs	r1, #4
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fd62 	bl	8004fac <TIM_CCxChannelCmd>
      break;
 80044e8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0201 	orr.w	r2, r2, #1
 80044f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d020      	beq.n	8004568 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d01b      	beq.n	8004568 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0202 	mvn.w	r2, #2
 8004538:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fa5b 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 8004554:	e005      	b.n	8004562 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fa4d 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 fa5e 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	d020      	beq.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01b      	beq.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0204 	mvn.w	r2, #4
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2202      	movs	r2, #2
 800458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fa35 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 80045a0:	e005      	b.n	80045ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fa27 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fa38 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d020      	beq.n	8004600 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01b      	beq.n	8004600 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0208 	mvn.w	r2, #8
 80045d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2204      	movs	r2, #4
 80045d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa0f 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 80045ec:	e005      	b.n	80045fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa01 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fa12 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	2b00      	cmp	r3, #0
 8004608:	d020      	beq.n	800464c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01b      	beq.n	800464c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f06f 0210 	mvn.w	r2, #16
 800461c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2208      	movs	r2, #8
 8004622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9e9 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 8004638:	e005      	b.n	8004646 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f9db 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f9ec 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00c      	beq.n	8004670 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0201 	mvn.w	r2, #1
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fc fe9c 	bl	80013a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00c      	beq.n	8004694 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004680:	2b00      	cmp	r3, #0
 8004682:	d007      	beq.n	8004694 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800468c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fd7c 	bl	800518c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00c      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d007      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f9bd 	bl	8004a32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00c      	beq.n	80046dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d007      	beq.n	80046dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0220 	mvn.w	r2, #32
 80046d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fd4e 	bl	8005178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046dc:	bf00      	nop
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f0:	2300      	movs	r3, #0
 80046f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046fe:	2302      	movs	r3, #2
 8004700:	e0ae      	b.n	8004860 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b0c      	cmp	r3, #12
 800470e:	f200 809f 	bhi.w	8004850 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004712:	a201      	add	r2, pc, #4	; (adr r2, 8004718 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004718:	0800474d 	.word	0x0800474d
 800471c:	08004851 	.word	0x08004851
 8004720:	08004851 	.word	0x08004851
 8004724:	08004851 	.word	0x08004851
 8004728:	0800478d 	.word	0x0800478d
 800472c:	08004851 	.word	0x08004851
 8004730:	08004851 	.word	0x08004851
 8004734:	08004851 	.word	0x08004851
 8004738:	080047cf 	.word	0x080047cf
 800473c:	08004851 	.word	0x08004851
 8004740:	08004851 	.word	0x08004851
 8004744:	08004851 	.word	0x08004851
 8004748:	0800480f 	.word	0x0800480f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	4618      	mov	r0, r3
 8004754:	f000 fa04 	bl	8004b60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	699a      	ldr	r2, [r3, #24]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0208 	orr.w	r2, r2, #8
 8004766:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	699a      	ldr	r2, [r3, #24]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0204 	bic.w	r2, r2, #4
 8004776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6999      	ldr	r1, [r3, #24]
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	691a      	ldr	r2, [r3, #16]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	619a      	str	r2, [r3, #24]
      break;
 800478a:	e064      	b.n	8004856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68b9      	ldr	r1, [r7, #8]
 8004792:	4618      	mov	r0, r3
 8004794:	f000 fa4a 	bl	8004c2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699a      	ldr	r2, [r3, #24]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6999      	ldr	r1, [r3, #24]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	021a      	lsls	r2, r3, #8
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	619a      	str	r2, [r3, #24]
      break;
 80047cc:	e043      	b.n	8004856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fa95 	bl	8004d04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	69da      	ldr	r2, [r3, #28]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f042 0208 	orr.w	r2, r2, #8
 80047e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	69da      	ldr	r2, [r3, #28]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 0204 	bic.w	r2, r2, #4
 80047f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	69d9      	ldr	r1, [r3, #28]
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	691a      	ldr	r2, [r3, #16]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	61da      	str	r2, [r3, #28]
      break;
 800480c:	e023      	b.n	8004856 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68b9      	ldr	r1, [r7, #8]
 8004814:	4618      	mov	r0, r3
 8004816:	f000 fadf 	bl	8004dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004828:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69da      	ldr	r2, [r3, #28]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004838:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69d9      	ldr	r1, [r3, #28]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	021a      	lsls	r2, r3, #8
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	61da      	str	r2, [r3, #28]
      break;
 800484e:	e002      	b.n	8004856 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	75fb      	strb	r3, [r7, #23]
      break;
 8004854:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800485e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_TIM_ConfigClockSource+0x1c>
 8004880:	2302      	movs	r3, #2
 8004882:	e0b4      	b.n	80049ee <HAL_TIM_ConfigClockSource+0x186>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048bc:	d03e      	beq.n	800493c <HAL_TIM_ConfigClockSource+0xd4>
 80048be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c2:	f200 8087 	bhi.w	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ca:	f000 8086 	beq.w	80049da <HAL_TIM_ConfigClockSource+0x172>
 80048ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048d2:	d87f      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048d4:	2b70      	cmp	r3, #112	; 0x70
 80048d6:	d01a      	beq.n	800490e <HAL_TIM_ConfigClockSource+0xa6>
 80048d8:	2b70      	cmp	r3, #112	; 0x70
 80048da:	d87b      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048dc:	2b60      	cmp	r3, #96	; 0x60
 80048de:	d050      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0x11a>
 80048e0:	2b60      	cmp	r3, #96	; 0x60
 80048e2:	d877      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048e4:	2b50      	cmp	r3, #80	; 0x50
 80048e6:	d03c      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0xfa>
 80048e8:	2b50      	cmp	r3, #80	; 0x50
 80048ea:	d873      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048ec:	2b40      	cmp	r3, #64	; 0x40
 80048ee:	d058      	beq.n	80049a2 <HAL_TIM_ConfigClockSource+0x13a>
 80048f0:	2b40      	cmp	r3, #64	; 0x40
 80048f2:	d86f      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048f4:	2b30      	cmp	r3, #48	; 0x30
 80048f6:	d064      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x15a>
 80048f8:	2b30      	cmp	r3, #48	; 0x30
 80048fa:	d86b      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b20      	cmp	r3, #32
 80048fe:	d060      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004900:	2b20      	cmp	r3, #32
 8004902:	d867      	bhi.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b00      	cmp	r3, #0
 8004906:	d05c      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004908:	2b10      	cmp	r3, #16
 800490a:	d05a      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x15a>
 800490c:	e062      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800491e:	f000 fb25 	bl	8004f6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004930:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	609a      	str	r2, [r3, #8]
      break;
 800493a:	e04f      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800494c:	f000 fb0e 	bl	8004f6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800495e:	609a      	str	r2, [r3, #8]
      break;
 8004960:	e03c      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800496e:	461a      	mov	r2, r3
 8004970:	f000 fa82 	bl	8004e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2150      	movs	r1, #80	; 0x50
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fadb 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 8004980:	e02c      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800498e:	461a      	mov	r2, r3
 8004990:	f000 faa1 	bl	8004ed6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2160      	movs	r1, #96	; 0x60
 800499a:	4618      	mov	r0, r3
 800499c:	f000 facb 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 80049a0:	e01c      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ae:	461a      	mov	r2, r3
 80049b0:	f000 fa62 	bl	8004e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2140      	movs	r1, #64	; 0x40
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 fabb 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 80049c0:	e00c      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4619      	mov	r1, r3
 80049cc:	4610      	mov	r0, r2
 80049ce:	f000 fab2 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 80049d2:	e003      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
      break;
 80049d8:	e000      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a3a      	ldr	r2, [pc, #232]	; (8004b44 <TIM_Base_SetConfig+0xfc>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d00f      	beq.n	8004a80 <TIM_Base_SetConfig+0x38>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a66:	d00b      	beq.n	8004a80 <TIM_Base_SetConfig+0x38>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a37      	ldr	r2, [pc, #220]	; (8004b48 <TIM_Base_SetConfig+0x100>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d007      	beq.n	8004a80 <TIM_Base_SetConfig+0x38>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a36      	ldr	r2, [pc, #216]	; (8004b4c <TIM_Base_SetConfig+0x104>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d003      	beq.n	8004a80 <TIM_Base_SetConfig+0x38>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a35      	ldr	r2, [pc, #212]	; (8004b50 <TIM_Base_SetConfig+0x108>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d108      	bne.n	8004a92 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a2b      	ldr	r2, [pc, #172]	; (8004b44 <TIM_Base_SetConfig+0xfc>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01b      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa0:	d017      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a28      	ldr	r2, [pc, #160]	; (8004b48 <TIM_Base_SetConfig+0x100>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d013      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a27      	ldr	r2, [pc, #156]	; (8004b4c <TIM_Base_SetConfig+0x104>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00f      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a26      	ldr	r2, [pc, #152]	; (8004b50 <TIM_Base_SetConfig+0x108>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00b      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a25      	ldr	r2, [pc, #148]	; (8004b54 <TIM_Base_SetConfig+0x10c>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d007      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a24      	ldr	r2, [pc, #144]	; (8004b58 <TIM_Base_SetConfig+0x110>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <TIM_Base_SetConfig+0x8a>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a23      	ldr	r2, [pc, #140]	; (8004b5c <TIM_Base_SetConfig+0x114>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d108      	bne.n	8004ae4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a0e      	ldr	r2, [pc, #56]	; (8004b44 <TIM_Base_SetConfig+0xfc>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d103      	bne.n	8004b18 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	691a      	ldr	r2, [r3, #16]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d105      	bne.n	8004b36 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f023 0201 	bic.w	r2, r3, #1
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	611a      	str	r2, [r3, #16]
  }
}
 8004b36:	bf00      	nop
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40010000 	.word	0x40010000
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40000800 	.word	0x40000800
 8004b50:	40000c00 	.word	0x40000c00
 8004b54:	40014000 	.word	0x40014000
 8004b58:	40014400 	.word	0x40014400
 8004b5c:	40014800 	.word	0x40014800

08004b60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	f023 0201 	bic.w	r2, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f023 0303 	bic.w	r3, r3, #3
 8004b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f023 0302 	bic.w	r3, r3, #2
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a1c      	ldr	r2, [pc, #112]	; (8004c28 <TIM_OC1_SetConfig+0xc8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d10c      	bne.n	8004bd6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0308 	bic.w	r3, r3, #8
 8004bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f023 0304 	bic.w	r3, r3, #4
 8004bd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a13      	ldr	r2, [pc, #76]	; (8004c28 <TIM_OC1_SetConfig+0xc8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d111      	bne.n	8004c02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685a      	ldr	r2, [r3, #4]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	621a      	str	r2, [r3, #32]
}
 8004c1c:	bf00      	nop
 8004c1e:	371c      	adds	r7, #28
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr
 8004c28:	40010000 	.word	0x40010000

08004c2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b087      	sub	sp, #28
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	f023 0210 	bic.w	r2, r3, #16
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	021b      	lsls	r3, r3, #8
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f023 0320 	bic.w	r3, r3, #32
 8004c76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a1e      	ldr	r2, [pc, #120]	; (8004d00 <TIM_OC2_SetConfig+0xd4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d10d      	bne.n	8004ca8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ca6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a15      	ldr	r2, [pc, #84]	; (8004d00 <TIM_OC2_SetConfig+0xd4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d113      	bne.n	8004cd8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	621a      	str	r2, [r3, #32]
}
 8004cf2:	bf00      	nop
 8004cf4:	371c      	adds	r7, #28
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40010000 	.word	0x40010000

08004d04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0303 	bic.w	r3, r3, #3
 8004d3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	021b      	lsls	r3, r3, #8
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a1d      	ldr	r2, [pc, #116]	; (8004dd4 <TIM_OC3_SetConfig+0xd0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d10d      	bne.n	8004d7e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a14      	ldr	r2, [pc, #80]	; (8004dd4 <TIM_OC3_SetConfig+0xd0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d113      	bne.n	8004dae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	621a      	str	r2, [r3, #32]
}
 8004dc8:	bf00      	nop
 8004dca:	371c      	adds	r7, #28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	40010000 	.word	0x40010000

08004dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	021b      	lsls	r3, r3, #8
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	031b      	lsls	r3, r3, #12
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a10      	ldr	r2, [pc, #64]	; (8004e74 <TIM_OC4_SetConfig+0x9c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d109      	bne.n	8004e4c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	019b      	lsls	r3, r3, #6
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685a      	ldr	r2, [r3, #4]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	621a      	str	r2, [r3, #32]
}
 8004e66:	bf00      	nop
 8004e68:	371c      	adds	r7, #28
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40010000 	.word	0x40010000

08004e78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a1b      	ldr	r3, [r3, #32]
 8004e88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	f023 0201 	bic.w	r2, r3, #1
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f023 030a 	bic.w	r3, r3, #10
 8004eb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	621a      	str	r2, [r3, #32]
}
 8004eca:	bf00      	nop
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr

08004ed6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b087      	sub	sp, #28
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	f023 0210 	bic.w	r2, r3, #16
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	031b      	lsls	r3, r3, #12
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	621a      	str	r2, [r3, #32]
}
 8004f2a:	bf00      	nop
 8004f2c:	371c      	adds	r7, #28
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b085      	sub	sp, #20
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	f043 0307 	orr.w	r3, r3, #7
 8004f58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	609a      	str	r2, [r3, #8]
}
 8004f60:	bf00      	nop
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	021a      	lsls	r2, r3, #8
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	609a      	str	r2, [r3, #8]
}
 8004fa0:	bf00      	nop
 8004fa2:	371c      	adds	r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1a      	ldr	r2, [r3, #32]
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	401a      	ands	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a1a      	ldr	r2, [r3, #32]
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 031f 	and.w	r3, r3, #31
 8004fde:	6879      	ldr	r1, [r7, #4]
 8004fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	621a      	str	r2, [r3, #32]
}
 8004fea:	bf00      	nop
 8004fec:	371c      	adds	r7, #28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
	...

08004ff8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005008:	2b01      	cmp	r3, #1
 800500a:	d101      	bne.n	8005010 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800500c:	2302      	movs	r3, #2
 800500e:	e050      	b.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005036:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1c      	ldr	r2, [pc, #112]	; (80050c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d018      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800505c:	d013      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a18      	ldr	r2, [pc, #96]	; (80050c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d00e      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a16      	ldr	r2, [pc, #88]	; (80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d009      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a15      	ldr	r2, [pc, #84]	; (80050cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d004      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a13      	ldr	r2, [pc, #76]	; (80050d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d10c      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800508c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40010000 	.word	0x40010000
 80050c4:	40000400 	.word	0x40000400
 80050c8:	40000800 	.word	0x40000800
 80050cc:	40000c00 	.word	0x40000c00
 80050d0:	40014000 	.word	0x40014000

080050d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e03d      	b.n	800516c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	4313      	orrs	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e042      	b.n	8005238 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fd f940 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	; 0x24
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fe21 	bl	8005e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695a      	ldr	r2, [r3, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005208:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005218:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	4613      	mov	r3, r2
 800524c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b20      	cmp	r3, #32
 8005258:	d112      	bne.n	8005280 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d002      	beq.n	8005266 <HAL_UART_Receive_IT+0x26>
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e00b      	b.n	8005282 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005270:	88fb      	ldrh	r3, [r7, #6]
 8005272:	461a      	mov	r2, r3
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fbd9 	bl	8005a2e <UART_Start_Receive_IT>
 800527c:	4603      	mov	r3, r0
 800527e:	e000      	b.n	8005282 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005280:	2302      	movs	r3, #2
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	3710      	adds	r7, #16
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
	...

0800528c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08c      	sub	sp, #48	; 0x30
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	4613      	mov	r3, r2
 8005298:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	d156      	bne.n	8005354 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <HAL_UART_Transmit_DMA+0x26>
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e04f      	b.n	8005356 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	88fa      	ldrh	r2, [r7, #6]
 80052c6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2221      	movs	r2, #33	; 0x21
 80052d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	4a21      	ldr	r2, [pc, #132]	; (8005360 <HAL_UART_Transmit_DMA+0xd4>)
 80052dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e2:	4a20      	ldr	r2, [pc, #128]	; (8005364 <HAL_UART_Transmit_DMA+0xd8>)
 80052e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ea:	4a1f      	ldr	r2, [pc, #124]	; (8005368 <HAL_UART_Transmit_DMA+0xdc>)
 80052ec:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f2:	2200      	movs	r2, #0
 80052f4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80052f6:	f107 0308 	add.w	r3, r7, #8
 80052fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005302:	6819      	ldr	r1, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3304      	adds	r3, #4
 800530a:	461a      	mov	r2, r3
 800530c:	88fb      	ldrh	r3, [r7, #6]
 800530e:	f7fd fcbf 	bl	8002c90 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800531a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	3314      	adds	r3, #20
 8005322:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	e853 3f00 	ldrex	r3, [r3]
 800532a:	617b      	str	r3, [r7, #20]
   return(result);
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005332:	62bb      	str	r3, [r7, #40]	; 0x28
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3314      	adds	r3, #20
 800533a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800533c:	627a      	str	r2, [r7, #36]	; 0x24
 800533e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	6a39      	ldr	r1, [r7, #32]
 8005342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005344:	e841 2300 	strex	r3, r2, [r1]
 8005348:	61fb      	str	r3, [r7, #28]
   return(result);
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e5      	bne.n	800531c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	e000      	b.n	8005356 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005354:	2302      	movs	r3, #2
  }
}
 8005356:	4618      	mov	r0, r3
 8005358:	3730      	adds	r7, #48	; 0x30
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	080058e5 	.word	0x080058e5
 8005364:	0800597f 	.word	0x0800597f
 8005368:	0800599b 	.word	0x0800599b

0800536c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b0ba      	sub	sp, #232	; 0xe8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005392:	2300      	movs	r3, #0
 8005394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005398:	2300      	movs	r3, #0
 800539a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800539e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80053aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10f      	bne.n	80053d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d009      	beq.n	80053d2 <HAL_UART_IRQHandler+0x66>
 80053be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fc70 	bl	8005cb0 <UART_Receive_IT>
      return;
 80053d0:	e25b      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80de 	beq.w	8005598 <HAL_UART_IRQHandler+0x22c>
 80053dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d106      	bne.n	80053f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80d1 	beq.w	8005598 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00b      	beq.n	800541a <HAL_UART_IRQHandler+0xae>
 8005402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d005      	beq.n	800541a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	f043 0201 	orr.w	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800541a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00b      	beq.n	800543e <HAL_UART_IRQHandler+0xd2>
 8005426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d005      	beq.n	800543e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005436:	f043 0202 	orr.w	r2, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800543e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00b      	beq.n	8005462 <HAL_UART_IRQHandler+0xf6>
 800544a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	d005      	beq.n	8005462 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800545a:	f043 0204 	orr.w	r2, r3, #4
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005466:	f003 0308 	and.w	r3, r3, #8
 800546a:	2b00      	cmp	r3, #0
 800546c:	d011      	beq.n	8005492 <HAL_UART_IRQHandler+0x126>
 800546e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005472:	f003 0320 	and.w	r3, r3, #32
 8005476:	2b00      	cmp	r3, #0
 8005478:	d105      	bne.n	8005486 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800547a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800548a:	f043 0208 	orr.w	r2, r3, #8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 81f2 	beq.w	8005880 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800549c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a0:	f003 0320 	and.w	r3, r3, #32
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d008      	beq.n	80054ba <HAL_UART_IRQHandler+0x14e>
 80054a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ac:	f003 0320 	and.w	r3, r3, #32
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fbfb 	bl	8005cb0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c4:	2b40      	cmp	r3, #64	; 0x40
 80054c6:	bf0c      	ite	eq
 80054c8:	2301      	moveq	r3, #1
 80054ca:	2300      	movne	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d103      	bne.n	80054e6 <HAL_UART_IRQHandler+0x17a>
 80054de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d04f      	beq.n	8005586 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fb03 	bl	8005af2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f6:	2b40      	cmp	r3, #64	; 0x40
 80054f8:	d141      	bne.n	800557e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3314      	adds	r3, #20
 8005500:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005510:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005518:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3314      	adds	r3, #20
 8005522:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005526:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800552a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005532:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005536:	e841 2300 	strex	r3, r2, [r1]
 800553a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800553e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1d9      	bne.n	80054fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d013      	beq.n	8005576 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005552:	4a7e      	ldr	r2, [pc, #504]	; (800574c <HAL_UART_IRQHandler+0x3e0>)
 8005554:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800555a:	4618      	mov	r0, r3
 800555c:	f7fd fc60 	bl	8002e20 <HAL_DMA_Abort_IT>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d016      	beq.n	8005594 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800556a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005570:	4610      	mov	r0, r2
 8005572:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005574:	e00e      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f99e 	bl	80058b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800557c:	e00a      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f99a 	bl	80058b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005584:	e006      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f996 	bl	80058b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005592:	e175      	b.n	8005880 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005594:	bf00      	nop
    return;
 8005596:	e173      	b.n	8005880 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559c:	2b01      	cmp	r3, #1
 800559e:	f040 814f 	bne.w	8005840 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055a6:	f003 0310 	and.w	r3, r3, #16
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 8148 	beq.w	8005840 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055b4:	f003 0310 	and.w	r3, r3, #16
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 8141 	beq.w	8005840 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	60bb      	str	r3, [r7, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	60bb      	str	r3, [r7, #8]
 80055d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055de:	2b40      	cmp	r3, #64	; 0x40
 80055e0:	f040 80b6 	bne.w	8005750 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 8145 	beq.w	8005884 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005602:	429a      	cmp	r2, r3
 8005604:	f080 813e 	bcs.w	8005884 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800560e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800561a:	f000 8088 	beq.w	800572e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	330c      	adds	r3, #12
 8005624:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005634:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800563c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	330c      	adds	r3, #12
 8005646:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800564a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800564e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005652:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005656:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800565a:	e841 2300 	strex	r3, r2, [r1]
 800565e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005662:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1d9      	bne.n	800561e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	3314      	adds	r3, #20
 8005670:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800567a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3314      	adds	r3, #20
 800568a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800568e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005692:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005694:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005696:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800569a:	e841 2300 	strex	r3, r2, [r1]
 800569e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80056a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1e1      	bne.n	800566a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	3314      	adds	r3, #20
 80056ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056b0:	e853 3f00 	ldrex	r3, [r3]
 80056b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80056b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3314      	adds	r3, #20
 80056c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80056ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80056d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e3      	bne.n	80056a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80056fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056fe:	f023 0310 	bic.w	r3, r3, #16
 8005702:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005710:	65ba      	str	r2, [r7, #88]	; 0x58
 8005712:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005714:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005716:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005718:	e841 2300 	strex	r3, r2, [r1]
 800571c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800571e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1e3      	bne.n	80056ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005728:	4618      	mov	r0, r3
 800572a:	f7fd fb09 	bl	8002d40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800573c:	b29b      	uxth	r3, r3
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	b29b      	uxth	r3, r3
 8005742:	4619      	mov	r1, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f8c1 	bl	80058cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800574a:	e09b      	b.n	8005884 <HAL_UART_IRQHandler+0x518>
 800574c:	08005bb9 	.word	0x08005bb9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005758:	b29b      	uxth	r3, r3
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005764:	b29b      	uxth	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 808e 	beq.w	8005888 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800576c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8089 	beq.w	8005888 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005788:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800578c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	330c      	adds	r3, #12
 8005796:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800579a:	647a      	str	r2, [r7, #68]	; 0x44
 800579c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1e3      	bne.n	8005776 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	3314      	adds	r3, #20
 80057b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	e853 3f00 	ldrex	r3, [r3]
 80057bc:	623b      	str	r3, [r7, #32]
   return(result);
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	f023 0301 	bic.w	r3, r3, #1
 80057c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3314      	adds	r3, #20
 80057ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80057d2:	633a      	str	r2, [r7, #48]	; 0x30
 80057d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e3      	bne.n	80057ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330c      	adds	r3, #12
 80057fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	e853 3f00 	ldrex	r3, [r3]
 8005802:	60fb      	str	r3, [r7, #12]
   return(result);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 0310 	bic.w	r3, r3, #16
 800580a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	330c      	adds	r3, #12
 8005814:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005818:	61fa      	str	r2, [r7, #28]
 800581a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581c:	69b9      	ldr	r1, [r7, #24]
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	e841 2300 	strex	r3, r2, [r1]
 8005824:	617b      	str	r3, [r7, #20]
   return(result);
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1e3      	bne.n	80057f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2202      	movs	r2, #2
 8005830:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005832:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f847 	bl	80058cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800583e:	e023      	b.n	8005888 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005848:	2b00      	cmp	r3, #0
 800584a:	d009      	beq.n	8005860 <HAL_UART_IRQHandler+0x4f4>
 800584c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f9c1 	bl	8005be0 <UART_Transmit_IT>
    return;
 800585e:	e014      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00e      	beq.n	800588a <HAL_UART_IRQHandler+0x51e>
 800586c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005874:	2b00      	cmp	r3, #0
 8005876:	d008      	beq.n	800588a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 fa01 	bl	8005c80 <UART_EndTransmit_IT>
    return;
 800587e:	e004      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
    return;
 8005880:	bf00      	nop
 8005882:	e002      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
      return;
 8005884:	bf00      	nop
 8005886:	e000      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
      return;
 8005888:	bf00      	nop
  }
}
 800588a:	37e8      	adds	r7, #232	; 0xe8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b090      	sub	sp, #64	; 0x40
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d137      	bne.n	8005970 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005902:	2200      	movs	r2, #0
 8005904:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3314      	adds	r3, #20
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	623b      	str	r3, [r7, #32]
   return(result);
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800591c:	63bb      	str	r3, [r7, #56]	; 0x38
 800591e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3314      	adds	r3, #20
 8005924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005926:	633a      	str	r2, [r7, #48]	; 0x30
 8005928:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800592c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1e5      	bne.n	8005906 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800593a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	330c      	adds	r3, #12
 8005940:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	e853 3f00 	ldrex	r3, [r3]
 8005948:	60fb      	str	r3, [r7, #12]
   return(result);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005950:	637b      	str	r3, [r7, #52]	; 0x34
 8005952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	330c      	adds	r3, #12
 8005958:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800595a:	61fa      	str	r2, [r7, #28]
 800595c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	69b9      	ldr	r1, [r7, #24]
 8005960:	69fa      	ldr	r2, [r7, #28]
 8005962:	e841 2300 	strex	r3, r2, [r1]
 8005966:	617b      	str	r3, [r7, #20]
   return(result);
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1e5      	bne.n	800593a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800596e:	e002      	b.n	8005976 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005970:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005972:	f7ff ff8d 	bl	8005890 <HAL_UART_TxCpltCallback>
}
 8005976:	bf00      	nop
 8005978:	3740      	adds	r7, #64	; 0x40
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7ff ff89 	bl	80058a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005992:	bf00      	nop
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059aa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b6:	2b80      	cmp	r3, #128	; 0x80
 80059b8:	bf0c      	ite	eq
 80059ba:	2301      	moveq	r3, #1
 80059bc:	2300      	movne	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b21      	cmp	r3, #33	; 0x21
 80059cc:	d108      	bne.n	80059e0 <UART_DMAError+0x46>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d005      	beq.n	80059e0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	2200      	movs	r2, #0
 80059d8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80059da:	68b8      	ldr	r0, [r7, #8]
 80059dc:	f000 f861 	bl	8005aa2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ea:	2b40      	cmp	r3, #64	; 0x40
 80059ec:	bf0c      	ite	eq
 80059ee:	2301      	moveq	r3, #1
 80059f0:	2300      	movne	r3, #0
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b22      	cmp	r3, #34	; 0x22
 8005a00:	d108      	bne.n	8005a14 <UART_DMAError+0x7a>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d005      	beq.n	8005a14 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005a0e:	68b8      	ldr	r0, [r7, #8]
 8005a10:	f000 f86f 	bl	8005af2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a18:	f043 0210 	orr.w	r2, r3, #16
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a20:	68b8      	ldr	r0, [r7, #8]
 8005a22:	f7ff ff49 	bl	80058b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a26:	bf00      	nop
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b085      	sub	sp, #20
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	88fa      	ldrh	r2, [r7, #6]
 8005a46:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	88fa      	ldrh	r2, [r7, #6]
 8005a4c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2222      	movs	r2, #34	; 0x22
 8005a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d007      	beq.n	8005a74 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a72:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695a      	ldr	r2, [r3, #20]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f042 0201 	orr.w	r2, r2, #1
 8005a82:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0220 	orr.w	r2, r2, #32
 8005a92:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr

08005aa2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005aa2:	b480      	push	{r7}
 8005aa4:	b089      	sub	sp, #36	; 0x24
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	330c      	adds	r3, #12
 8005ab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	e853 3f00 	ldrex	r3, [r3]
 8005ab8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005ac0:	61fb      	str	r3, [r7, #28]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	330c      	adds	r3, #12
 8005ac8:	69fa      	ldr	r2, [r7, #28]
 8005aca:	61ba      	str	r2, [r7, #24]
 8005acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6979      	ldr	r1, [r7, #20]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e5      	bne.n	8005aaa <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8005ae6:	bf00      	nop
 8005ae8:	3724      	adds	r7, #36	; 0x24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr

08005af2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b095      	sub	sp, #84	; 0x54
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b1a:	643a      	str	r2, [r7, #64]	; 0x40
 8005b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e5      	bne.n	8005afa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3314      	adds	r3, #20
 8005b34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	e853 3f00 	ldrex	r3, [r3]
 8005b3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	f023 0301 	bic.w	r3, r3, #1
 8005b44:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	3314      	adds	r3, #20
 8005b4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e5      	bne.n	8005b2e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d119      	bne.n	8005b9e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	330c      	adds	r3, #12
 8005b70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f023 0310 	bic.w	r3, r3, #16
 8005b80:	647b      	str	r3, [r7, #68]	; 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b8a:	61ba      	str	r2, [r7, #24]
 8005b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6979      	ldr	r1, [r7, #20]
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	613b      	str	r3, [r7, #16]
   return(result);
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e5      	bne.n	8005b6a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005bac:	bf00      	nop
 8005bae:	3754      	adds	r7, #84	; 0x54
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f7ff fe70 	bl	80058b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bd8:	bf00      	nop
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b21      	cmp	r3, #33	; 0x21
 8005bf2:	d13e      	bne.n	8005c72 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bfc:	d114      	bne.n	8005c28 <UART_Transmit_IT+0x48>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d110      	bne.n	8005c28 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	881b      	ldrh	r3, [r3, #0]
 8005c10:	461a      	mov	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c1a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a1b      	ldr	r3, [r3, #32]
 8005c20:	1c9a      	adds	r2, r3, #2
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	621a      	str	r2, [r3, #32]
 8005c26:	e008      	b.n	8005c3a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	1c59      	adds	r1, r3, #1
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	6211      	str	r1, [r2, #32]
 8005c32:	781a      	ldrb	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3b01      	subs	r3, #1
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	4619      	mov	r1, r3
 8005c48:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10f      	bne.n	8005c6e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c5c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68da      	ldr	r2, [r3, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c6c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	e000      	b.n	8005c74 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c72:	2302      	movs	r3, #2
  }
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7ff fdf5 	bl	8005890 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3708      	adds	r7, #8
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08c      	sub	sp, #48	; 0x30
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b22      	cmp	r3, #34	; 0x22
 8005cc2:	f040 80ae 	bne.w	8005e22 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cce:	d117      	bne.n	8005d00 <UART_Receive_IT+0x50>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d113      	bne.n	8005d00 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf8:	1c9a      	adds	r2, r3, #2
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	629a      	str	r2, [r3, #40]	; 0x28
 8005cfe:	e026      	b.n	8005d4e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d12:	d007      	beq.n	8005d24 <UART_Receive_IT+0x74>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10a      	bne.n	8005d32 <UART_Receive_IT+0x82>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d106      	bne.n	8005d32 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2e:	701a      	strb	r2, [r3, #0]
 8005d30:	e008      	b.n	8005d44 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d42:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d15d      	bne.n	8005e1e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68da      	ldr	r2, [r3, #12]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 0220 	bic.w	r2, r2, #32
 8005d70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	695a      	ldr	r2, [r3, #20]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 0201 	bic.w	r2, r2, #1
 8005d90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2220      	movs	r2, #32
 8005d96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d135      	bne.n	8005e14 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	330c      	adds	r3, #12
 8005db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	e853 3f00 	ldrex	r3, [r3]
 8005dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f023 0310 	bic.w	r3, r3, #16
 8005dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	330c      	adds	r3, #12
 8005dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dce:	623a      	str	r2, [r7, #32]
 8005dd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd2:	69f9      	ldr	r1, [r7, #28]
 8005dd4:	6a3a      	ldr	r2, [r7, #32]
 8005dd6:	e841 2300 	strex	r3, r2, [r1]
 8005dda:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1e5      	bne.n	8005dae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0310 	and.w	r3, r3, #16
 8005dec:	2b10      	cmp	r3, #16
 8005dee:	d10a      	bne.n	8005e06 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005df0:	2300      	movs	r3, #0
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	60fb      	str	r3, [r7, #12]
 8005e04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7ff fd5d 	bl	80058cc <HAL_UARTEx_RxEventCallback>
 8005e12:	e002      	b.n	8005e1a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7fb fa89 	bl	800132c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	e002      	b.n	8005e24 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	e000      	b.n	8005e24 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e22:	2302      	movs	r3, #2
  }
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3730      	adds	r7, #48	; 0x30
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e30:	b0c0      	sub	sp, #256	; 0x100
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e48:	68d9      	ldr	r1, [r3, #12]
 8005e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	ea40 0301 	orr.w	r3, r0, r1
 8005e54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	431a      	orrs	r2, r3
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e84:	f021 010c 	bic.w	r1, r1, #12
 8005e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e92:	430b      	orrs	r3, r1
 8005e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea6:	6999      	ldr	r1, [r3, #24]
 8005ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	ea40 0301 	orr.w	r3, r0, r1
 8005eb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	4b8f      	ldr	r3, [pc, #572]	; (80060f8 <UART_SetConfig+0x2cc>)
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d005      	beq.n	8005ecc <UART_SetConfig+0xa0>
 8005ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	4b8d      	ldr	r3, [pc, #564]	; (80060fc <UART_SetConfig+0x2d0>)
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d104      	bne.n	8005ed6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ecc:	f7fe f816 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8005ed0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ed4:	e003      	b.n	8005ede <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ed6:	f7fd fffd 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8005eda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee8:	f040 810c 	bne.w	8006104 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ef6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005efa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005efe:	4622      	mov	r2, r4
 8005f00:	462b      	mov	r3, r5
 8005f02:	1891      	adds	r1, r2, r2
 8005f04:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f06:	415b      	adcs	r3, r3
 8005f08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005f0e:	4621      	mov	r1, r4
 8005f10:	eb12 0801 	adds.w	r8, r2, r1
 8005f14:	4629      	mov	r1, r5
 8005f16:	eb43 0901 	adc.w	r9, r3, r1
 8005f1a:	f04f 0200 	mov.w	r2, #0
 8005f1e:	f04f 0300 	mov.w	r3, #0
 8005f22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f2e:	4690      	mov	r8, r2
 8005f30:	4699      	mov	r9, r3
 8005f32:	4623      	mov	r3, r4
 8005f34:	eb18 0303 	adds.w	r3, r8, r3
 8005f38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f3c:	462b      	mov	r3, r5
 8005f3e:	eb49 0303 	adc.w	r3, r9, r3
 8005f42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	18db      	adds	r3, r3, r3
 8005f5e:	653b      	str	r3, [r7, #80]	; 0x50
 8005f60:	4613      	mov	r3, r2
 8005f62:	eb42 0303 	adc.w	r3, r2, r3
 8005f66:	657b      	str	r3, [r7, #84]	; 0x54
 8005f68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f70:	f7fa fea2 	bl	8000cb8 <__aeabi_uldivmod>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4b61      	ldr	r3, [pc, #388]	; (8006100 <UART_SetConfig+0x2d4>)
 8005f7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f7e:	095b      	lsrs	r3, r3, #5
 8005f80:	011c      	lsls	r4, r3, #4
 8005f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f86:	2200      	movs	r2, #0
 8005f88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f94:	4642      	mov	r2, r8
 8005f96:	464b      	mov	r3, r9
 8005f98:	1891      	adds	r1, r2, r2
 8005f9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f9c:	415b      	adcs	r3, r3
 8005f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005fa4:	4641      	mov	r1, r8
 8005fa6:	eb12 0a01 	adds.w	sl, r2, r1
 8005faa:	4649      	mov	r1, r9
 8005fac:	eb43 0b01 	adc.w	fp, r3, r1
 8005fb0:	f04f 0200 	mov.w	r2, #0
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fc4:	4692      	mov	sl, r2
 8005fc6:	469b      	mov	fp, r3
 8005fc8:	4643      	mov	r3, r8
 8005fca:	eb1a 0303 	adds.w	r3, sl, r3
 8005fce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005fd2:	464b      	mov	r3, r9
 8005fd4:	eb4b 0303 	adc.w	r3, fp, r3
 8005fd8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fe8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	18db      	adds	r3, r3, r3
 8005ff4:	643b      	str	r3, [r7, #64]	; 0x40
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	eb42 0303 	adc.w	r3, r2, r3
 8005ffc:	647b      	str	r3, [r7, #68]	; 0x44
 8005ffe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006002:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006006:	f7fa fe57 	bl	8000cb8 <__aeabi_uldivmod>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	4611      	mov	r1, r2
 8006010:	4b3b      	ldr	r3, [pc, #236]	; (8006100 <UART_SetConfig+0x2d4>)
 8006012:	fba3 2301 	umull	r2, r3, r3, r1
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	2264      	movs	r2, #100	; 0x64
 800601a:	fb02 f303 	mul.w	r3, r2, r3
 800601e:	1acb      	subs	r3, r1, r3
 8006020:	00db      	lsls	r3, r3, #3
 8006022:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006026:	4b36      	ldr	r3, [pc, #216]	; (8006100 <UART_SetConfig+0x2d4>)
 8006028:	fba3 2302 	umull	r2, r3, r3, r2
 800602c:	095b      	lsrs	r3, r3, #5
 800602e:	005b      	lsls	r3, r3, #1
 8006030:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006034:	441c      	add	r4, r3
 8006036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800603a:	2200      	movs	r2, #0
 800603c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006040:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006044:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006048:	4642      	mov	r2, r8
 800604a:	464b      	mov	r3, r9
 800604c:	1891      	adds	r1, r2, r2
 800604e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006050:	415b      	adcs	r3, r3
 8006052:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006054:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006058:	4641      	mov	r1, r8
 800605a:	1851      	adds	r1, r2, r1
 800605c:	6339      	str	r1, [r7, #48]	; 0x30
 800605e:	4649      	mov	r1, r9
 8006060:	414b      	adcs	r3, r1
 8006062:	637b      	str	r3, [r7, #52]	; 0x34
 8006064:	f04f 0200 	mov.w	r2, #0
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006070:	4659      	mov	r1, fp
 8006072:	00cb      	lsls	r3, r1, #3
 8006074:	4651      	mov	r1, sl
 8006076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800607a:	4651      	mov	r1, sl
 800607c:	00ca      	lsls	r2, r1, #3
 800607e:	4610      	mov	r0, r2
 8006080:	4619      	mov	r1, r3
 8006082:	4603      	mov	r3, r0
 8006084:	4642      	mov	r2, r8
 8006086:	189b      	adds	r3, r3, r2
 8006088:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800608c:	464b      	mov	r3, r9
 800608e:	460a      	mov	r2, r1
 8006090:	eb42 0303 	adc.w	r3, r2, r3
 8006094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80060a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80060a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80060ac:	460b      	mov	r3, r1
 80060ae:	18db      	adds	r3, r3, r3
 80060b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80060b2:	4613      	mov	r3, r2
 80060b4:	eb42 0303 	adc.w	r3, r2, r3
 80060b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80060c2:	f7fa fdf9 	bl	8000cb8 <__aeabi_uldivmod>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4b0d      	ldr	r3, [pc, #52]	; (8006100 <UART_SetConfig+0x2d4>)
 80060cc:	fba3 1302 	umull	r1, r3, r3, r2
 80060d0:	095b      	lsrs	r3, r3, #5
 80060d2:	2164      	movs	r1, #100	; 0x64
 80060d4:	fb01 f303 	mul.w	r3, r1, r3
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	3332      	adds	r3, #50	; 0x32
 80060de:	4a08      	ldr	r2, [pc, #32]	; (8006100 <UART_SetConfig+0x2d4>)
 80060e0:	fba2 2303 	umull	r2, r3, r2, r3
 80060e4:	095b      	lsrs	r3, r3, #5
 80060e6:	f003 0207 	and.w	r2, r3, #7
 80060ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4422      	add	r2, r4
 80060f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060f4:	e106      	b.n	8006304 <UART_SetConfig+0x4d8>
 80060f6:	bf00      	nop
 80060f8:	40011000 	.word	0x40011000
 80060fc:	40011400 	.word	0x40011400
 8006100:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006108:	2200      	movs	r2, #0
 800610a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800610e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006112:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006116:	4642      	mov	r2, r8
 8006118:	464b      	mov	r3, r9
 800611a:	1891      	adds	r1, r2, r2
 800611c:	6239      	str	r1, [r7, #32]
 800611e:	415b      	adcs	r3, r3
 8006120:	627b      	str	r3, [r7, #36]	; 0x24
 8006122:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006126:	4641      	mov	r1, r8
 8006128:	1854      	adds	r4, r2, r1
 800612a:	4649      	mov	r1, r9
 800612c:	eb43 0501 	adc.w	r5, r3, r1
 8006130:	f04f 0200 	mov.w	r2, #0
 8006134:	f04f 0300 	mov.w	r3, #0
 8006138:	00eb      	lsls	r3, r5, #3
 800613a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800613e:	00e2      	lsls	r2, r4, #3
 8006140:	4614      	mov	r4, r2
 8006142:	461d      	mov	r5, r3
 8006144:	4643      	mov	r3, r8
 8006146:	18e3      	adds	r3, r4, r3
 8006148:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800614c:	464b      	mov	r3, r9
 800614e:	eb45 0303 	adc.w	r3, r5, r3
 8006152:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006162:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006166:	f04f 0200 	mov.w	r2, #0
 800616a:	f04f 0300 	mov.w	r3, #0
 800616e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006172:	4629      	mov	r1, r5
 8006174:	008b      	lsls	r3, r1, #2
 8006176:	4621      	mov	r1, r4
 8006178:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617c:	4621      	mov	r1, r4
 800617e:	008a      	lsls	r2, r1, #2
 8006180:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006184:	f7fa fd98 	bl	8000cb8 <__aeabi_uldivmod>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	4b60      	ldr	r3, [pc, #384]	; (8006310 <UART_SetConfig+0x4e4>)
 800618e:	fba3 2302 	umull	r2, r3, r3, r2
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	011c      	lsls	r4, r3, #4
 8006196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800619a:	2200      	movs	r2, #0
 800619c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80061a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80061a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80061a8:	4642      	mov	r2, r8
 80061aa:	464b      	mov	r3, r9
 80061ac:	1891      	adds	r1, r2, r2
 80061ae:	61b9      	str	r1, [r7, #24]
 80061b0:	415b      	adcs	r3, r3
 80061b2:	61fb      	str	r3, [r7, #28]
 80061b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061b8:	4641      	mov	r1, r8
 80061ba:	1851      	adds	r1, r2, r1
 80061bc:	6139      	str	r1, [r7, #16]
 80061be:	4649      	mov	r1, r9
 80061c0:	414b      	adcs	r3, r1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061d0:	4659      	mov	r1, fp
 80061d2:	00cb      	lsls	r3, r1, #3
 80061d4:	4651      	mov	r1, sl
 80061d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061da:	4651      	mov	r1, sl
 80061dc:	00ca      	lsls	r2, r1, #3
 80061de:	4610      	mov	r0, r2
 80061e0:	4619      	mov	r1, r3
 80061e2:	4603      	mov	r3, r0
 80061e4:	4642      	mov	r2, r8
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061ec:	464b      	mov	r3, r9
 80061ee:	460a      	mov	r2, r1
 80061f0:	eb42 0303 	adc.w	r3, r2, r3
 80061f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	67bb      	str	r3, [r7, #120]	; 0x78
 8006202:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006210:	4649      	mov	r1, r9
 8006212:	008b      	lsls	r3, r1, #2
 8006214:	4641      	mov	r1, r8
 8006216:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800621a:	4641      	mov	r1, r8
 800621c:	008a      	lsls	r2, r1, #2
 800621e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006222:	f7fa fd49 	bl	8000cb8 <__aeabi_uldivmod>
 8006226:	4602      	mov	r2, r0
 8006228:	460b      	mov	r3, r1
 800622a:	4611      	mov	r1, r2
 800622c:	4b38      	ldr	r3, [pc, #224]	; (8006310 <UART_SetConfig+0x4e4>)
 800622e:	fba3 2301 	umull	r2, r3, r3, r1
 8006232:	095b      	lsrs	r3, r3, #5
 8006234:	2264      	movs	r2, #100	; 0x64
 8006236:	fb02 f303 	mul.w	r3, r2, r3
 800623a:	1acb      	subs	r3, r1, r3
 800623c:	011b      	lsls	r3, r3, #4
 800623e:	3332      	adds	r3, #50	; 0x32
 8006240:	4a33      	ldr	r2, [pc, #204]	; (8006310 <UART_SetConfig+0x4e4>)
 8006242:	fba2 2303 	umull	r2, r3, r2, r3
 8006246:	095b      	lsrs	r3, r3, #5
 8006248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800624c:	441c      	add	r4, r3
 800624e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006252:	2200      	movs	r2, #0
 8006254:	673b      	str	r3, [r7, #112]	; 0x70
 8006256:	677a      	str	r2, [r7, #116]	; 0x74
 8006258:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800625c:	4642      	mov	r2, r8
 800625e:	464b      	mov	r3, r9
 8006260:	1891      	adds	r1, r2, r2
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	415b      	adcs	r3, r3
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800626c:	4641      	mov	r1, r8
 800626e:	1851      	adds	r1, r2, r1
 8006270:	6039      	str	r1, [r7, #0]
 8006272:	4649      	mov	r1, r9
 8006274:	414b      	adcs	r3, r1
 8006276:	607b      	str	r3, [r7, #4]
 8006278:	f04f 0200 	mov.w	r2, #0
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006284:	4659      	mov	r1, fp
 8006286:	00cb      	lsls	r3, r1, #3
 8006288:	4651      	mov	r1, sl
 800628a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800628e:	4651      	mov	r1, sl
 8006290:	00ca      	lsls	r2, r1, #3
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	4603      	mov	r3, r0
 8006298:	4642      	mov	r2, r8
 800629a:	189b      	adds	r3, r3, r2
 800629c:	66bb      	str	r3, [r7, #104]	; 0x68
 800629e:	464b      	mov	r3, r9
 80062a0:	460a      	mov	r2, r1
 80062a2:	eb42 0303 	adc.w	r3, r2, r3
 80062a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	663b      	str	r3, [r7, #96]	; 0x60
 80062b2:	667a      	str	r2, [r7, #100]	; 0x64
 80062b4:	f04f 0200 	mov.w	r2, #0
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80062c0:	4649      	mov	r1, r9
 80062c2:	008b      	lsls	r3, r1, #2
 80062c4:	4641      	mov	r1, r8
 80062c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062ca:	4641      	mov	r1, r8
 80062cc:	008a      	lsls	r2, r1, #2
 80062ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062d2:	f7fa fcf1 	bl	8000cb8 <__aeabi_uldivmod>
 80062d6:	4602      	mov	r2, r0
 80062d8:	460b      	mov	r3, r1
 80062da:	4b0d      	ldr	r3, [pc, #52]	; (8006310 <UART_SetConfig+0x4e4>)
 80062dc:	fba3 1302 	umull	r1, r3, r3, r2
 80062e0:	095b      	lsrs	r3, r3, #5
 80062e2:	2164      	movs	r1, #100	; 0x64
 80062e4:	fb01 f303 	mul.w	r3, r1, r3
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	011b      	lsls	r3, r3, #4
 80062ec:	3332      	adds	r3, #50	; 0x32
 80062ee:	4a08      	ldr	r2, [pc, #32]	; (8006310 <UART_SetConfig+0x4e4>)
 80062f0:	fba2 2303 	umull	r2, r3, r2, r3
 80062f4:	095b      	lsrs	r3, r3, #5
 80062f6:	f003 020f 	and.w	r2, r3, #15
 80062fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4422      	add	r2, r4
 8006302:	609a      	str	r2, [r3, #8]
}
 8006304:	bf00      	nop
 8006306:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800630a:	46bd      	mov	sp, r7
 800630c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006310:	51eb851f 	.word	0x51eb851f

08006314 <__cvt>:
 8006314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006318:	ec55 4b10 	vmov	r4, r5, d0
 800631c:	2d00      	cmp	r5, #0
 800631e:	460e      	mov	r6, r1
 8006320:	4619      	mov	r1, r3
 8006322:	462b      	mov	r3, r5
 8006324:	bfbb      	ittet	lt
 8006326:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800632a:	461d      	movlt	r5, r3
 800632c:	2300      	movge	r3, #0
 800632e:	232d      	movlt	r3, #45	; 0x2d
 8006330:	700b      	strb	r3, [r1, #0]
 8006332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006334:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006338:	4691      	mov	r9, r2
 800633a:	f023 0820 	bic.w	r8, r3, #32
 800633e:	bfbc      	itt	lt
 8006340:	4622      	movlt	r2, r4
 8006342:	4614      	movlt	r4, r2
 8006344:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006348:	d005      	beq.n	8006356 <__cvt+0x42>
 800634a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800634e:	d100      	bne.n	8006352 <__cvt+0x3e>
 8006350:	3601      	adds	r6, #1
 8006352:	2102      	movs	r1, #2
 8006354:	e000      	b.n	8006358 <__cvt+0x44>
 8006356:	2103      	movs	r1, #3
 8006358:	ab03      	add	r3, sp, #12
 800635a:	9301      	str	r3, [sp, #4]
 800635c:	ab02      	add	r3, sp, #8
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	ec45 4b10 	vmov	d0, r4, r5
 8006364:	4653      	mov	r3, sl
 8006366:	4632      	mov	r2, r6
 8006368:	f001 f8b6 	bl	80074d8 <_dtoa_r>
 800636c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006370:	4607      	mov	r7, r0
 8006372:	d102      	bne.n	800637a <__cvt+0x66>
 8006374:	f019 0f01 	tst.w	r9, #1
 8006378:	d022      	beq.n	80063c0 <__cvt+0xac>
 800637a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800637e:	eb07 0906 	add.w	r9, r7, r6
 8006382:	d110      	bne.n	80063a6 <__cvt+0x92>
 8006384:	783b      	ldrb	r3, [r7, #0]
 8006386:	2b30      	cmp	r3, #48	; 0x30
 8006388:	d10a      	bne.n	80063a0 <__cvt+0x8c>
 800638a:	2200      	movs	r2, #0
 800638c:	2300      	movs	r3, #0
 800638e:	4620      	mov	r0, r4
 8006390:	4629      	mov	r1, r5
 8006392:	f7fa fbb1 	bl	8000af8 <__aeabi_dcmpeq>
 8006396:	b918      	cbnz	r0, 80063a0 <__cvt+0x8c>
 8006398:	f1c6 0601 	rsb	r6, r6, #1
 800639c:	f8ca 6000 	str.w	r6, [sl]
 80063a0:	f8da 3000 	ldr.w	r3, [sl]
 80063a4:	4499      	add	r9, r3
 80063a6:	2200      	movs	r2, #0
 80063a8:	2300      	movs	r3, #0
 80063aa:	4620      	mov	r0, r4
 80063ac:	4629      	mov	r1, r5
 80063ae:	f7fa fba3 	bl	8000af8 <__aeabi_dcmpeq>
 80063b2:	b108      	cbz	r0, 80063b8 <__cvt+0xa4>
 80063b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80063b8:	2230      	movs	r2, #48	; 0x30
 80063ba:	9b03      	ldr	r3, [sp, #12]
 80063bc:	454b      	cmp	r3, r9
 80063be:	d307      	bcc.n	80063d0 <__cvt+0xbc>
 80063c0:	9b03      	ldr	r3, [sp, #12]
 80063c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063c4:	1bdb      	subs	r3, r3, r7
 80063c6:	4638      	mov	r0, r7
 80063c8:	6013      	str	r3, [r2, #0]
 80063ca:	b004      	add	sp, #16
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	1c59      	adds	r1, r3, #1
 80063d2:	9103      	str	r1, [sp, #12]
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	e7f0      	b.n	80063ba <__cvt+0xa6>

080063d8 <__exponent>:
 80063d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063da:	4603      	mov	r3, r0
 80063dc:	2900      	cmp	r1, #0
 80063de:	bfb8      	it	lt
 80063e0:	4249      	neglt	r1, r1
 80063e2:	f803 2b02 	strb.w	r2, [r3], #2
 80063e6:	bfb4      	ite	lt
 80063e8:	222d      	movlt	r2, #45	; 0x2d
 80063ea:	222b      	movge	r2, #43	; 0x2b
 80063ec:	2909      	cmp	r1, #9
 80063ee:	7042      	strb	r2, [r0, #1]
 80063f0:	dd2a      	ble.n	8006448 <__exponent+0x70>
 80063f2:	f10d 0207 	add.w	r2, sp, #7
 80063f6:	4617      	mov	r7, r2
 80063f8:	260a      	movs	r6, #10
 80063fa:	4694      	mov	ip, r2
 80063fc:	fb91 f5f6 	sdiv	r5, r1, r6
 8006400:	fb06 1415 	mls	r4, r6, r5, r1
 8006404:	3430      	adds	r4, #48	; 0x30
 8006406:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800640a:	460c      	mov	r4, r1
 800640c:	2c63      	cmp	r4, #99	; 0x63
 800640e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006412:	4629      	mov	r1, r5
 8006414:	dcf1      	bgt.n	80063fa <__exponent+0x22>
 8006416:	3130      	adds	r1, #48	; 0x30
 8006418:	f1ac 0402 	sub.w	r4, ip, #2
 800641c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006420:	1c41      	adds	r1, r0, #1
 8006422:	4622      	mov	r2, r4
 8006424:	42ba      	cmp	r2, r7
 8006426:	d30a      	bcc.n	800643e <__exponent+0x66>
 8006428:	f10d 0209 	add.w	r2, sp, #9
 800642c:	eba2 020c 	sub.w	r2, r2, ip
 8006430:	42bc      	cmp	r4, r7
 8006432:	bf88      	it	hi
 8006434:	2200      	movhi	r2, #0
 8006436:	4413      	add	r3, r2
 8006438:	1a18      	subs	r0, r3, r0
 800643a:	b003      	add	sp, #12
 800643c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800643e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006442:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006446:	e7ed      	b.n	8006424 <__exponent+0x4c>
 8006448:	2330      	movs	r3, #48	; 0x30
 800644a:	3130      	adds	r1, #48	; 0x30
 800644c:	7083      	strb	r3, [r0, #2]
 800644e:	70c1      	strb	r1, [r0, #3]
 8006450:	1d03      	adds	r3, r0, #4
 8006452:	e7f1      	b.n	8006438 <__exponent+0x60>

08006454 <_printf_float>:
 8006454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006458:	ed2d 8b02 	vpush	{d8}
 800645c:	b08d      	sub	sp, #52	; 0x34
 800645e:	460c      	mov	r4, r1
 8006460:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006464:	4616      	mov	r6, r2
 8006466:	461f      	mov	r7, r3
 8006468:	4605      	mov	r5, r0
 800646a:	f000 ff25 	bl	80072b8 <_localeconv_r>
 800646e:	f8d0 a000 	ldr.w	sl, [r0]
 8006472:	4650      	mov	r0, sl
 8006474:	f7f9 ff14 	bl	80002a0 <strlen>
 8006478:	2300      	movs	r3, #0
 800647a:	930a      	str	r3, [sp, #40]	; 0x28
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	9305      	str	r3, [sp, #20]
 8006480:	f8d8 3000 	ldr.w	r3, [r8]
 8006484:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006488:	3307      	adds	r3, #7
 800648a:	f023 0307 	bic.w	r3, r3, #7
 800648e:	f103 0208 	add.w	r2, r3, #8
 8006492:	f8c8 2000 	str.w	r2, [r8]
 8006496:	e9d3 8900 	ldrd	r8, r9, [r3]
 800649a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800649e:	9307      	str	r3, [sp, #28]
 80064a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80064a4:	ee08 0a10 	vmov	s16, r0
 80064a8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80064ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064b0:	4b9e      	ldr	r3, [pc, #632]	; (800672c <_printf_float+0x2d8>)
 80064b2:	f04f 32ff 	mov.w	r2, #4294967295
 80064b6:	f7fa fb51 	bl	8000b5c <__aeabi_dcmpun>
 80064ba:	bb88      	cbnz	r0, 8006520 <_printf_float+0xcc>
 80064bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064c0:	4b9a      	ldr	r3, [pc, #616]	; (800672c <_printf_float+0x2d8>)
 80064c2:	f04f 32ff 	mov.w	r2, #4294967295
 80064c6:	f7fa fb2b 	bl	8000b20 <__aeabi_dcmple>
 80064ca:	bb48      	cbnz	r0, 8006520 <_printf_float+0xcc>
 80064cc:	2200      	movs	r2, #0
 80064ce:	2300      	movs	r3, #0
 80064d0:	4640      	mov	r0, r8
 80064d2:	4649      	mov	r1, r9
 80064d4:	f7fa fb1a 	bl	8000b0c <__aeabi_dcmplt>
 80064d8:	b110      	cbz	r0, 80064e0 <_printf_float+0x8c>
 80064da:	232d      	movs	r3, #45	; 0x2d
 80064dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064e0:	4a93      	ldr	r2, [pc, #588]	; (8006730 <_printf_float+0x2dc>)
 80064e2:	4b94      	ldr	r3, [pc, #592]	; (8006734 <_printf_float+0x2e0>)
 80064e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80064e8:	bf94      	ite	ls
 80064ea:	4690      	movls	r8, r2
 80064ec:	4698      	movhi	r8, r3
 80064ee:	2303      	movs	r3, #3
 80064f0:	6123      	str	r3, [r4, #16]
 80064f2:	9b05      	ldr	r3, [sp, #20]
 80064f4:	f023 0304 	bic.w	r3, r3, #4
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	f04f 0900 	mov.w	r9, #0
 80064fe:	9700      	str	r7, [sp, #0]
 8006500:	4633      	mov	r3, r6
 8006502:	aa0b      	add	r2, sp, #44	; 0x2c
 8006504:	4621      	mov	r1, r4
 8006506:	4628      	mov	r0, r5
 8006508:	f000 f9da 	bl	80068c0 <_printf_common>
 800650c:	3001      	adds	r0, #1
 800650e:	f040 8090 	bne.w	8006632 <_printf_float+0x1de>
 8006512:	f04f 30ff 	mov.w	r0, #4294967295
 8006516:	b00d      	add	sp, #52	; 0x34
 8006518:	ecbd 8b02 	vpop	{d8}
 800651c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006520:	4642      	mov	r2, r8
 8006522:	464b      	mov	r3, r9
 8006524:	4640      	mov	r0, r8
 8006526:	4649      	mov	r1, r9
 8006528:	f7fa fb18 	bl	8000b5c <__aeabi_dcmpun>
 800652c:	b140      	cbz	r0, 8006540 <_printf_float+0xec>
 800652e:	464b      	mov	r3, r9
 8006530:	2b00      	cmp	r3, #0
 8006532:	bfbc      	itt	lt
 8006534:	232d      	movlt	r3, #45	; 0x2d
 8006536:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800653a:	4a7f      	ldr	r2, [pc, #508]	; (8006738 <_printf_float+0x2e4>)
 800653c:	4b7f      	ldr	r3, [pc, #508]	; (800673c <_printf_float+0x2e8>)
 800653e:	e7d1      	b.n	80064e4 <_printf_float+0x90>
 8006540:	6863      	ldr	r3, [r4, #4]
 8006542:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006546:	9206      	str	r2, [sp, #24]
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	d13f      	bne.n	80065cc <_printf_float+0x178>
 800654c:	2306      	movs	r3, #6
 800654e:	6063      	str	r3, [r4, #4]
 8006550:	9b05      	ldr	r3, [sp, #20]
 8006552:	6861      	ldr	r1, [r4, #4]
 8006554:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006558:	2300      	movs	r3, #0
 800655a:	9303      	str	r3, [sp, #12]
 800655c:	ab0a      	add	r3, sp, #40	; 0x28
 800655e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006562:	ab09      	add	r3, sp, #36	; 0x24
 8006564:	ec49 8b10 	vmov	d0, r8, r9
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	6022      	str	r2, [r4, #0]
 800656c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006570:	4628      	mov	r0, r5
 8006572:	f7ff fecf 	bl	8006314 <__cvt>
 8006576:	9b06      	ldr	r3, [sp, #24]
 8006578:	9909      	ldr	r1, [sp, #36]	; 0x24
 800657a:	2b47      	cmp	r3, #71	; 0x47
 800657c:	4680      	mov	r8, r0
 800657e:	d108      	bne.n	8006592 <_printf_float+0x13e>
 8006580:	1cc8      	adds	r0, r1, #3
 8006582:	db02      	blt.n	800658a <_printf_float+0x136>
 8006584:	6863      	ldr	r3, [r4, #4]
 8006586:	4299      	cmp	r1, r3
 8006588:	dd41      	ble.n	800660e <_printf_float+0x1ba>
 800658a:	f1ab 0302 	sub.w	r3, fp, #2
 800658e:	fa5f fb83 	uxtb.w	fp, r3
 8006592:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006596:	d820      	bhi.n	80065da <_printf_float+0x186>
 8006598:	3901      	subs	r1, #1
 800659a:	465a      	mov	r2, fp
 800659c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80065a0:	9109      	str	r1, [sp, #36]	; 0x24
 80065a2:	f7ff ff19 	bl	80063d8 <__exponent>
 80065a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a8:	1813      	adds	r3, r2, r0
 80065aa:	2a01      	cmp	r2, #1
 80065ac:	4681      	mov	r9, r0
 80065ae:	6123      	str	r3, [r4, #16]
 80065b0:	dc02      	bgt.n	80065b8 <_printf_float+0x164>
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	07d2      	lsls	r2, r2, #31
 80065b6:	d501      	bpl.n	80065bc <_printf_float+0x168>
 80065b8:	3301      	adds	r3, #1
 80065ba:	6123      	str	r3, [r4, #16]
 80065bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d09c      	beq.n	80064fe <_printf_float+0xaa>
 80065c4:	232d      	movs	r3, #45	; 0x2d
 80065c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ca:	e798      	b.n	80064fe <_printf_float+0xaa>
 80065cc:	9a06      	ldr	r2, [sp, #24]
 80065ce:	2a47      	cmp	r2, #71	; 0x47
 80065d0:	d1be      	bne.n	8006550 <_printf_float+0xfc>
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1bc      	bne.n	8006550 <_printf_float+0xfc>
 80065d6:	2301      	movs	r3, #1
 80065d8:	e7b9      	b.n	800654e <_printf_float+0xfa>
 80065da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80065de:	d118      	bne.n	8006612 <_printf_float+0x1be>
 80065e0:	2900      	cmp	r1, #0
 80065e2:	6863      	ldr	r3, [r4, #4]
 80065e4:	dd0b      	ble.n	80065fe <_printf_float+0x1aa>
 80065e6:	6121      	str	r1, [r4, #16]
 80065e8:	b913      	cbnz	r3, 80065f0 <_printf_float+0x19c>
 80065ea:	6822      	ldr	r2, [r4, #0]
 80065ec:	07d0      	lsls	r0, r2, #31
 80065ee:	d502      	bpl.n	80065f6 <_printf_float+0x1a2>
 80065f0:	3301      	adds	r3, #1
 80065f2:	440b      	add	r3, r1
 80065f4:	6123      	str	r3, [r4, #16]
 80065f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80065f8:	f04f 0900 	mov.w	r9, #0
 80065fc:	e7de      	b.n	80065bc <_printf_float+0x168>
 80065fe:	b913      	cbnz	r3, 8006606 <_printf_float+0x1b2>
 8006600:	6822      	ldr	r2, [r4, #0]
 8006602:	07d2      	lsls	r2, r2, #31
 8006604:	d501      	bpl.n	800660a <_printf_float+0x1b6>
 8006606:	3302      	adds	r3, #2
 8006608:	e7f4      	b.n	80065f4 <_printf_float+0x1a0>
 800660a:	2301      	movs	r3, #1
 800660c:	e7f2      	b.n	80065f4 <_printf_float+0x1a0>
 800660e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006614:	4299      	cmp	r1, r3
 8006616:	db05      	blt.n	8006624 <_printf_float+0x1d0>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	6121      	str	r1, [r4, #16]
 800661c:	07d8      	lsls	r0, r3, #31
 800661e:	d5ea      	bpl.n	80065f6 <_printf_float+0x1a2>
 8006620:	1c4b      	adds	r3, r1, #1
 8006622:	e7e7      	b.n	80065f4 <_printf_float+0x1a0>
 8006624:	2900      	cmp	r1, #0
 8006626:	bfd4      	ite	le
 8006628:	f1c1 0202 	rsble	r2, r1, #2
 800662c:	2201      	movgt	r2, #1
 800662e:	4413      	add	r3, r2
 8006630:	e7e0      	b.n	80065f4 <_printf_float+0x1a0>
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	055a      	lsls	r2, r3, #21
 8006636:	d407      	bmi.n	8006648 <_printf_float+0x1f4>
 8006638:	6923      	ldr	r3, [r4, #16]
 800663a:	4642      	mov	r2, r8
 800663c:	4631      	mov	r1, r6
 800663e:	4628      	mov	r0, r5
 8006640:	47b8      	blx	r7
 8006642:	3001      	adds	r0, #1
 8006644:	d12c      	bne.n	80066a0 <_printf_float+0x24c>
 8006646:	e764      	b.n	8006512 <_printf_float+0xbe>
 8006648:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800664c:	f240 80e0 	bls.w	8006810 <_printf_float+0x3bc>
 8006650:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006654:	2200      	movs	r2, #0
 8006656:	2300      	movs	r3, #0
 8006658:	f7fa fa4e 	bl	8000af8 <__aeabi_dcmpeq>
 800665c:	2800      	cmp	r0, #0
 800665e:	d034      	beq.n	80066ca <_printf_float+0x276>
 8006660:	4a37      	ldr	r2, [pc, #220]	; (8006740 <_printf_float+0x2ec>)
 8006662:	2301      	movs	r3, #1
 8006664:	4631      	mov	r1, r6
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	f43f af51 	beq.w	8006512 <_printf_float+0xbe>
 8006670:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006674:	429a      	cmp	r2, r3
 8006676:	db02      	blt.n	800667e <_printf_float+0x22a>
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	07d8      	lsls	r0, r3, #31
 800667c:	d510      	bpl.n	80066a0 <_printf_float+0x24c>
 800667e:	ee18 3a10 	vmov	r3, s16
 8006682:	4652      	mov	r2, sl
 8006684:	4631      	mov	r1, r6
 8006686:	4628      	mov	r0, r5
 8006688:	47b8      	blx	r7
 800668a:	3001      	adds	r0, #1
 800668c:	f43f af41 	beq.w	8006512 <_printf_float+0xbe>
 8006690:	f04f 0800 	mov.w	r8, #0
 8006694:	f104 091a 	add.w	r9, r4, #26
 8006698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800669a:	3b01      	subs	r3, #1
 800669c:	4543      	cmp	r3, r8
 800669e:	dc09      	bgt.n	80066b4 <_printf_float+0x260>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	079b      	lsls	r3, r3, #30
 80066a4:	f100 8107 	bmi.w	80068b6 <_printf_float+0x462>
 80066a8:	68e0      	ldr	r0, [r4, #12]
 80066aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ac:	4298      	cmp	r0, r3
 80066ae:	bfb8      	it	lt
 80066b0:	4618      	movlt	r0, r3
 80066b2:	e730      	b.n	8006516 <_printf_float+0xc2>
 80066b4:	2301      	movs	r3, #1
 80066b6:	464a      	mov	r2, r9
 80066b8:	4631      	mov	r1, r6
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	f43f af27 	beq.w	8006512 <_printf_float+0xbe>
 80066c4:	f108 0801 	add.w	r8, r8, #1
 80066c8:	e7e6      	b.n	8006698 <_printf_float+0x244>
 80066ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	dc39      	bgt.n	8006744 <_printf_float+0x2f0>
 80066d0:	4a1b      	ldr	r2, [pc, #108]	; (8006740 <_printf_float+0x2ec>)
 80066d2:	2301      	movs	r3, #1
 80066d4:	4631      	mov	r1, r6
 80066d6:	4628      	mov	r0, r5
 80066d8:	47b8      	blx	r7
 80066da:	3001      	adds	r0, #1
 80066dc:	f43f af19 	beq.w	8006512 <_printf_float+0xbe>
 80066e0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80066e4:	4313      	orrs	r3, r2
 80066e6:	d102      	bne.n	80066ee <_printf_float+0x29a>
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	07d9      	lsls	r1, r3, #31
 80066ec:	d5d8      	bpl.n	80066a0 <_printf_float+0x24c>
 80066ee:	ee18 3a10 	vmov	r3, s16
 80066f2:	4652      	mov	r2, sl
 80066f4:	4631      	mov	r1, r6
 80066f6:	4628      	mov	r0, r5
 80066f8:	47b8      	blx	r7
 80066fa:	3001      	adds	r0, #1
 80066fc:	f43f af09 	beq.w	8006512 <_printf_float+0xbe>
 8006700:	f04f 0900 	mov.w	r9, #0
 8006704:	f104 0a1a 	add.w	sl, r4, #26
 8006708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670a:	425b      	negs	r3, r3
 800670c:	454b      	cmp	r3, r9
 800670e:	dc01      	bgt.n	8006714 <_printf_float+0x2c0>
 8006710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006712:	e792      	b.n	800663a <_printf_float+0x1e6>
 8006714:	2301      	movs	r3, #1
 8006716:	4652      	mov	r2, sl
 8006718:	4631      	mov	r1, r6
 800671a:	4628      	mov	r0, r5
 800671c:	47b8      	blx	r7
 800671e:	3001      	adds	r0, #1
 8006720:	f43f aef7 	beq.w	8006512 <_printf_float+0xbe>
 8006724:	f109 0901 	add.w	r9, r9, #1
 8006728:	e7ee      	b.n	8006708 <_printf_float+0x2b4>
 800672a:	bf00      	nop
 800672c:	7fefffff 	.word	0x7fefffff
 8006730:	0800cbec 	.word	0x0800cbec
 8006734:	0800cbf0 	.word	0x0800cbf0
 8006738:	0800cbf4 	.word	0x0800cbf4
 800673c:	0800cbf8 	.word	0x0800cbf8
 8006740:	0800cf88 	.word	0x0800cf88
 8006744:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006746:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006748:	429a      	cmp	r2, r3
 800674a:	bfa8      	it	ge
 800674c:	461a      	movge	r2, r3
 800674e:	2a00      	cmp	r2, #0
 8006750:	4691      	mov	r9, r2
 8006752:	dc37      	bgt.n	80067c4 <_printf_float+0x370>
 8006754:	f04f 0b00 	mov.w	fp, #0
 8006758:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800675c:	f104 021a 	add.w	r2, r4, #26
 8006760:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006762:	9305      	str	r3, [sp, #20]
 8006764:	eba3 0309 	sub.w	r3, r3, r9
 8006768:	455b      	cmp	r3, fp
 800676a:	dc33      	bgt.n	80067d4 <_printf_float+0x380>
 800676c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006770:	429a      	cmp	r2, r3
 8006772:	db3b      	blt.n	80067ec <_printf_float+0x398>
 8006774:	6823      	ldr	r3, [r4, #0]
 8006776:	07da      	lsls	r2, r3, #31
 8006778:	d438      	bmi.n	80067ec <_printf_float+0x398>
 800677a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800677e:	eba2 0903 	sub.w	r9, r2, r3
 8006782:	9b05      	ldr	r3, [sp, #20]
 8006784:	1ad2      	subs	r2, r2, r3
 8006786:	4591      	cmp	r9, r2
 8006788:	bfa8      	it	ge
 800678a:	4691      	movge	r9, r2
 800678c:	f1b9 0f00 	cmp.w	r9, #0
 8006790:	dc35      	bgt.n	80067fe <_printf_float+0x3aa>
 8006792:	f04f 0800 	mov.w	r8, #0
 8006796:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800679a:	f104 0a1a 	add.w	sl, r4, #26
 800679e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067a2:	1a9b      	subs	r3, r3, r2
 80067a4:	eba3 0309 	sub.w	r3, r3, r9
 80067a8:	4543      	cmp	r3, r8
 80067aa:	f77f af79 	ble.w	80066a0 <_printf_float+0x24c>
 80067ae:	2301      	movs	r3, #1
 80067b0:	4652      	mov	r2, sl
 80067b2:	4631      	mov	r1, r6
 80067b4:	4628      	mov	r0, r5
 80067b6:	47b8      	blx	r7
 80067b8:	3001      	adds	r0, #1
 80067ba:	f43f aeaa 	beq.w	8006512 <_printf_float+0xbe>
 80067be:	f108 0801 	add.w	r8, r8, #1
 80067c2:	e7ec      	b.n	800679e <_printf_float+0x34a>
 80067c4:	4613      	mov	r3, r2
 80067c6:	4631      	mov	r1, r6
 80067c8:	4642      	mov	r2, r8
 80067ca:	4628      	mov	r0, r5
 80067cc:	47b8      	blx	r7
 80067ce:	3001      	adds	r0, #1
 80067d0:	d1c0      	bne.n	8006754 <_printf_float+0x300>
 80067d2:	e69e      	b.n	8006512 <_printf_float+0xbe>
 80067d4:	2301      	movs	r3, #1
 80067d6:	4631      	mov	r1, r6
 80067d8:	4628      	mov	r0, r5
 80067da:	9205      	str	r2, [sp, #20]
 80067dc:	47b8      	blx	r7
 80067de:	3001      	adds	r0, #1
 80067e0:	f43f ae97 	beq.w	8006512 <_printf_float+0xbe>
 80067e4:	9a05      	ldr	r2, [sp, #20]
 80067e6:	f10b 0b01 	add.w	fp, fp, #1
 80067ea:	e7b9      	b.n	8006760 <_printf_float+0x30c>
 80067ec:	ee18 3a10 	vmov	r3, s16
 80067f0:	4652      	mov	r2, sl
 80067f2:	4631      	mov	r1, r6
 80067f4:	4628      	mov	r0, r5
 80067f6:	47b8      	blx	r7
 80067f8:	3001      	adds	r0, #1
 80067fa:	d1be      	bne.n	800677a <_printf_float+0x326>
 80067fc:	e689      	b.n	8006512 <_printf_float+0xbe>
 80067fe:	9a05      	ldr	r2, [sp, #20]
 8006800:	464b      	mov	r3, r9
 8006802:	4442      	add	r2, r8
 8006804:	4631      	mov	r1, r6
 8006806:	4628      	mov	r0, r5
 8006808:	47b8      	blx	r7
 800680a:	3001      	adds	r0, #1
 800680c:	d1c1      	bne.n	8006792 <_printf_float+0x33e>
 800680e:	e680      	b.n	8006512 <_printf_float+0xbe>
 8006810:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006812:	2a01      	cmp	r2, #1
 8006814:	dc01      	bgt.n	800681a <_printf_float+0x3c6>
 8006816:	07db      	lsls	r3, r3, #31
 8006818:	d53a      	bpl.n	8006890 <_printf_float+0x43c>
 800681a:	2301      	movs	r3, #1
 800681c:	4642      	mov	r2, r8
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	f43f ae74 	beq.w	8006512 <_printf_float+0xbe>
 800682a:	ee18 3a10 	vmov	r3, s16
 800682e:	4652      	mov	r2, sl
 8006830:	4631      	mov	r1, r6
 8006832:	4628      	mov	r0, r5
 8006834:	47b8      	blx	r7
 8006836:	3001      	adds	r0, #1
 8006838:	f43f ae6b 	beq.w	8006512 <_printf_float+0xbe>
 800683c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006840:	2200      	movs	r2, #0
 8006842:	2300      	movs	r3, #0
 8006844:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006848:	f7fa f956 	bl	8000af8 <__aeabi_dcmpeq>
 800684c:	b9d8      	cbnz	r0, 8006886 <_printf_float+0x432>
 800684e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006852:	f108 0201 	add.w	r2, r8, #1
 8006856:	4631      	mov	r1, r6
 8006858:	4628      	mov	r0, r5
 800685a:	47b8      	blx	r7
 800685c:	3001      	adds	r0, #1
 800685e:	d10e      	bne.n	800687e <_printf_float+0x42a>
 8006860:	e657      	b.n	8006512 <_printf_float+0xbe>
 8006862:	2301      	movs	r3, #1
 8006864:	4652      	mov	r2, sl
 8006866:	4631      	mov	r1, r6
 8006868:	4628      	mov	r0, r5
 800686a:	47b8      	blx	r7
 800686c:	3001      	adds	r0, #1
 800686e:	f43f ae50 	beq.w	8006512 <_printf_float+0xbe>
 8006872:	f108 0801 	add.w	r8, r8, #1
 8006876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006878:	3b01      	subs	r3, #1
 800687a:	4543      	cmp	r3, r8
 800687c:	dcf1      	bgt.n	8006862 <_printf_float+0x40e>
 800687e:	464b      	mov	r3, r9
 8006880:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006884:	e6da      	b.n	800663c <_printf_float+0x1e8>
 8006886:	f04f 0800 	mov.w	r8, #0
 800688a:	f104 0a1a 	add.w	sl, r4, #26
 800688e:	e7f2      	b.n	8006876 <_printf_float+0x422>
 8006890:	2301      	movs	r3, #1
 8006892:	4642      	mov	r2, r8
 8006894:	e7df      	b.n	8006856 <_printf_float+0x402>
 8006896:	2301      	movs	r3, #1
 8006898:	464a      	mov	r2, r9
 800689a:	4631      	mov	r1, r6
 800689c:	4628      	mov	r0, r5
 800689e:	47b8      	blx	r7
 80068a0:	3001      	adds	r0, #1
 80068a2:	f43f ae36 	beq.w	8006512 <_printf_float+0xbe>
 80068a6:	f108 0801 	add.w	r8, r8, #1
 80068aa:	68e3      	ldr	r3, [r4, #12]
 80068ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068ae:	1a5b      	subs	r3, r3, r1
 80068b0:	4543      	cmp	r3, r8
 80068b2:	dcf0      	bgt.n	8006896 <_printf_float+0x442>
 80068b4:	e6f8      	b.n	80066a8 <_printf_float+0x254>
 80068b6:	f04f 0800 	mov.w	r8, #0
 80068ba:	f104 0919 	add.w	r9, r4, #25
 80068be:	e7f4      	b.n	80068aa <_printf_float+0x456>

080068c0 <_printf_common>:
 80068c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068c4:	4616      	mov	r6, r2
 80068c6:	4699      	mov	r9, r3
 80068c8:	688a      	ldr	r2, [r1, #8]
 80068ca:	690b      	ldr	r3, [r1, #16]
 80068cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068d0:	4293      	cmp	r3, r2
 80068d2:	bfb8      	it	lt
 80068d4:	4613      	movlt	r3, r2
 80068d6:	6033      	str	r3, [r6, #0]
 80068d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068dc:	4607      	mov	r7, r0
 80068de:	460c      	mov	r4, r1
 80068e0:	b10a      	cbz	r2, 80068e6 <_printf_common+0x26>
 80068e2:	3301      	adds	r3, #1
 80068e4:	6033      	str	r3, [r6, #0]
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	0699      	lsls	r1, r3, #26
 80068ea:	bf42      	ittt	mi
 80068ec:	6833      	ldrmi	r3, [r6, #0]
 80068ee:	3302      	addmi	r3, #2
 80068f0:	6033      	strmi	r3, [r6, #0]
 80068f2:	6825      	ldr	r5, [r4, #0]
 80068f4:	f015 0506 	ands.w	r5, r5, #6
 80068f8:	d106      	bne.n	8006908 <_printf_common+0x48>
 80068fa:	f104 0a19 	add.w	sl, r4, #25
 80068fe:	68e3      	ldr	r3, [r4, #12]
 8006900:	6832      	ldr	r2, [r6, #0]
 8006902:	1a9b      	subs	r3, r3, r2
 8006904:	42ab      	cmp	r3, r5
 8006906:	dc26      	bgt.n	8006956 <_printf_common+0x96>
 8006908:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800690c:	1e13      	subs	r3, r2, #0
 800690e:	6822      	ldr	r2, [r4, #0]
 8006910:	bf18      	it	ne
 8006912:	2301      	movne	r3, #1
 8006914:	0692      	lsls	r2, r2, #26
 8006916:	d42b      	bmi.n	8006970 <_printf_common+0xb0>
 8006918:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800691c:	4649      	mov	r1, r9
 800691e:	4638      	mov	r0, r7
 8006920:	47c0      	blx	r8
 8006922:	3001      	adds	r0, #1
 8006924:	d01e      	beq.n	8006964 <_printf_common+0xa4>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	6922      	ldr	r2, [r4, #16]
 800692a:	f003 0306 	and.w	r3, r3, #6
 800692e:	2b04      	cmp	r3, #4
 8006930:	bf02      	ittt	eq
 8006932:	68e5      	ldreq	r5, [r4, #12]
 8006934:	6833      	ldreq	r3, [r6, #0]
 8006936:	1aed      	subeq	r5, r5, r3
 8006938:	68a3      	ldr	r3, [r4, #8]
 800693a:	bf0c      	ite	eq
 800693c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006940:	2500      	movne	r5, #0
 8006942:	4293      	cmp	r3, r2
 8006944:	bfc4      	itt	gt
 8006946:	1a9b      	subgt	r3, r3, r2
 8006948:	18ed      	addgt	r5, r5, r3
 800694a:	2600      	movs	r6, #0
 800694c:	341a      	adds	r4, #26
 800694e:	42b5      	cmp	r5, r6
 8006950:	d11a      	bne.n	8006988 <_printf_common+0xc8>
 8006952:	2000      	movs	r0, #0
 8006954:	e008      	b.n	8006968 <_printf_common+0xa8>
 8006956:	2301      	movs	r3, #1
 8006958:	4652      	mov	r2, sl
 800695a:	4649      	mov	r1, r9
 800695c:	4638      	mov	r0, r7
 800695e:	47c0      	blx	r8
 8006960:	3001      	adds	r0, #1
 8006962:	d103      	bne.n	800696c <_printf_common+0xac>
 8006964:	f04f 30ff 	mov.w	r0, #4294967295
 8006968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696c:	3501      	adds	r5, #1
 800696e:	e7c6      	b.n	80068fe <_printf_common+0x3e>
 8006970:	18e1      	adds	r1, r4, r3
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	2030      	movs	r0, #48	; 0x30
 8006976:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800697a:	4422      	add	r2, r4
 800697c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006980:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006984:	3302      	adds	r3, #2
 8006986:	e7c7      	b.n	8006918 <_printf_common+0x58>
 8006988:	2301      	movs	r3, #1
 800698a:	4622      	mov	r2, r4
 800698c:	4649      	mov	r1, r9
 800698e:	4638      	mov	r0, r7
 8006990:	47c0      	blx	r8
 8006992:	3001      	adds	r0, #1
 8006994:	d0e6      	beq.n	8006964 <_printf_common+0xa4>
 8006996:	3601      	adds	r6, #1
 8006998:	e7d9      	b.n	800694e <_printf_common+0x8e>
	...

0800699c <_printf_i>:
 800699c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069a0:	7e0f      	ldrb	r7, [r1, #24]
 80069a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80069a4:	2f78      	cmp	r7, #120	; 0x78
 80069a6:	4691      	mov	r9, r2
 80069a8:	4680      	mov	r8, r0
 80069aa:	460c      	mov	r4, r1
 80069ac:	469a      	mov	sl, r3
 80069ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069b2:	d807      	bhi.n	80069c4 <_printf_i+0x28>
 80069b4:	2f62      	cmp	r7, #98	; 0x62
 80069b6:	d80a      	bhi.n	80069ce <_printf_i+0x32>
 80069b8:	2f00      	cmp	r7, #0
 80069ba:	f000 80d4 	beq.w	8006b66 <_printf_i+0x1ca>
 80069be:	2f58      	cmp	r7, #88	; 0x58
 80069c0:	f000 80c0 	beq.w	8006b44 <_printf_i+0x1a8>
 80069c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80069cc:	e03a      	b.n	8006a44 <_printf_i+0xa8>
 80069ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80069d2:	2b15      	cmp	r3, #21
 80069d4:	d8f6      	bhi.n	80069c4 <_printf_i+0x28>
 80069d6:	a101      	add	r1, pc, #4	; (adr r1, 80069dc <_printf_i+0x40>)
 80069d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069dc:	08006a35 	.word	0x08006a35
 80069e0:	08006a49 	.word	0x08006a49
 80069e4:	080069c5 	.word	0x080069c5
 80069e8:	080069c5 	.word	0x080069c5
 80069ec:	080069c5 	.word	0x080069c5
 80069f0:	080069c5 	.word	0x080069c5
 80069f4:	08006a49 	.word	0x08006a49
 80069f8:	080069c5 	.word	0x080069c5
 80069fc:	080069c5 	.word	0x080069c5
 8006a00:	080069c5 	.word	0x080069c5
 8006a04:	080069c5 	.word	0x080069c5
 8006a08:	08006b4d 	.word	0x08006b4d
 8006a0c:	08006a75 	.word	0x08006a75
 8006a10:	08006b07 	.word	0x08006b07
 8006a14:	080069c5 	.word	0x080069c5
 8006a18:	080069c5 	.word	0x080069c5
 8006a1c:	08006b6f 	.word	0x08006b6f
 8006a20:	080069c5 	.word	0x080069c5
 8006a24:	08006a75 	.word	0x08006a75
 8006a28:	080069c5 	.word	0x080069c5
 8006a2c:	080069c5 	.word	0x080069c5
 8006a30:	08006b0f 	.word	0x08006b0f
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	1d1a      	adds	r2, r3, #4
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	602a      	str	r2, [r5, #0]
 8006a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a44:	2301      	movs	r3, #1
 8006a46:	e09f      	b.n	8006b88 <_printf_i+0x1ec>
 8006a48:	6820      	ldr	r0, [r4, #0]
 8006a4a:	682b      	ldr	r3, [r5, #0]
 8006a4c:	0607      	lsls	r7, r0, #24
 8006a4e:	f103 0104 	add.w	r1, r3, #4
 8006a52:	6029      	str	r1, [r5, #0]
 8006a54:	d501      	bpl.n	8006a5a <_printf_i+0xbe>
 8006a56:	681e      	ldr	r6, [r3, #0]
 8006a58:	e003      	b.n	8006a62 <_printf_i+0xc6>
 8006a5a:	0646      	lsls	r6, r0, #25
 8006a5c:	d5fb      	bpl.n	8006a56 <_printf_i+0xba>
 8006a5e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006a62:	2e00      	cmp	r6, #0
 8006a64:	da03      	bge.n	8006a6e <_printf_i+0xd2>
 8006a66:	232d      	movs	r3, #45	; 0x2d
 8006a68:	4276      	negs	r6, r6
 8006a6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a6e:	485a      	ldr	r0, [pc, #360]	; (8006bd8 <_printf_i+0x23c>)
 8006a70:	230a      	movs	r3, #10
 8006a72:	e012      	b.n	8006a9a <_printf_i+0xfe>
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	6820      	ldr	r0, [r4, #0]
 8006a78:	1d19      	adds	r1, r3, #4
 8006a7a:	6029      	str	r1, [r5, #0]
 8006a7c:	0605      	lsls	r5, r0, #24
 8006a7e:	d501      	bpl.n	8006a84 <_printf_i+0xe8>
 8006a80:	681e      	ldr	r6, [r3, #0]
 8006a82:	e002      	b.n	8006a8a <_printf_i+0xee>
 8006a84:	0641      	lsls	r1, r0, #25
 8006a86:	d5fb      	bpl.n	8006a80 <_printf_i+0xe4>
 8006a88:	881e      	ldrh	r6, [r3, #0]
 8006a8a:	4853      	ldr	r0, [pc, #332]	; (8006bd8 <_printf_i+0x23c>)
 8006a8c:	2f6f      	cmp	r7, #111	; 0x6f
 8006a8e:	bf0c      	ite	eq
 8006a90:	2308      	moveq	r3, #8
 8006a92:	230a      	movne	r3, #10
 8006a94:	2100      	movs	r1, #0
 8006a96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a9a:	6865      	ldr	r5, [r4, #4]
 8006a9c:	60a5      	str	r5, [r4, #8]
 8006a9e:	2d00      	cmp	r5, #0
 8006aa0:	bfa2      	ittt	ge
 8006aa2:	6821      	ldrge	r1, [r4, #0]
 8006aa4:	f021 0104 	bicge.w	r1, r1, #4
 8006aa8:	6021      	strge	r1, [r4, #0]
 8006aaa:	b90e      	cbnz	r6, 8006ab0 <_printf_i+0x114>
 8006aac:	2d00      	cmp	r5, #0
 8006aae:	d04b      	beq.n	8006b48 <_printf_i+0x1ac>
 8006ab0:	4615      	mov	r5, r2
 8006ab2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ab6:	fb03 6711 	mls	r7, r3, r1, r6
 8006aba:	5dc7      	ldrb	r7, [r0, r7]
 8006abc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ac0:	4637      	mov	r7, r6
 8006ac2:	42bb      	cmp	r3, r7
 8006ac4:	460e      	mov	r6, r1
 8006ac6:	d9f4      	bls.n	8006ab2 <_printf_i+0x116>
 8006ac8:	2b08      	cmp	r3, #8
 8006aca:	d10b      	bne.n	8006ae4 <_printf_i+0x148>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	07de      	lsls	r6, r3, #31
 8006ad0:	d508      	bpl.n	8006ae4 <_printf_i+0x148>
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	6861      	ldr	r1, [r4, #4]
 8006ad6:	4299      	cmp	r1, r3
 8006ad8:	bfde      	ittt	le
 8006ada:	2330      	movle	r3, #48	; 0x30
 8006adc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ae0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ae4:	1b52      	subs	r2, r2, r5
 8006ae6:	6122      	str	r2, [r4, #16]
 8006ae8:	f8cd a000 	str.w	sl, [sp]
 8006aec:	464b      	mov	r3, r9
 8006aee:	aa03      	add	r2, sp, #12
 8006af0:	4621      	mov	r1, r4
 8006af2:	4640      	mov	r0, r8
 8006af4:	f7ff fee4 	bl	80068c0 <_printf_common>
 8006af8:	3001      	adds	r0, #1
 8006afa:	d14a      	bne.n	8006b92 <_printf_i+0x1f6>
 8006afc:	f04f 30ff 	mov.w	r0, #4294967295
 8006b00:	b004      	add	sp, #16
 8006b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	f043 0320 	orr.w	r3, r3, #32
 8006b0c:	6023      	str	r3, [r4, #0]
 8006b0e:	4833      	ldr	r0, [pc, #204]	; (8006bdc <_printf_i+0x240>)
 8006b10:	2778      	movs	r7, #120	; 0x78
 8006b12:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	6829      	ldr	r1, [r5, #0]
 8006b1a:	061f      	lsls	r7, r3, #24
 8006b1c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b20:	d402      	bmi.n	8006b28 <_printf_i+0x18c>
 8006b22:	065f      	lsls	r7, r3, #25
 8006b24:	bf48      	it	mi
 8006b26:	b2b6      	uxthmi	r6, r6
 8006b28:	07df      	lsls	r7, r3, #31
 8006b2a:	bf48      	it	mi
 8006b2c:	f043 0320 	orrmi.w	r3, r3, #32
 8006b30:	6029      	str	r1, [r5, #0]
 8006b32:	bf48      	it	mi
 8006b34:	6023      	strmi	r3, [r4, #0]
 8006b36:	b91e      	cbnz	r6, 8006b40 <_printf_i+0x1a4>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	f023 0320 	bic.w	r3, r3, #32
 8006b3e:	6023      	str	r3, [r4, #0]
 8006b40:	2310      	movs	r3, #16
 8006b42:	e7a7      	b.n	8006a94 <_printf_i+0xf8>
 8006b44:	4824      	ldr	r0, [pc, #144]	; (8006bd8 <_printf_i+0x23c>)
 8006b46:	e7e4      	b.n	8006b12 <_printf_i+0x176>
 8006b48:	4615      	mov	r5, r2
 8006b4a:	e7bd      	b.n	8006ac8 <_printf_i+0x12c>
 8006b4c:	682b      	ldr	r3, [r5, #0]
 8006b4e:	6826      	ldr	r6, [r4, #0]
 8006b50:	6961      	ldr	r1, [r4, #20]
 8006b52:	1d18      	adds	r0, r3, #4
 8006b54:	6028      	str	r0, [r5, #0]
 8006b56:	0635      	lsls	r5, r6, #24
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	d501      	bpl.n	8006b60 <_printf_i+0x1c4>
 8006b5c:	6019      	str	r1, [r3, #0]
 8006b5e:	e002      	b.n	8006b66 <_printf_i+0x1ca>
 8006b60:	0670      	lsls	r0, r6, #25
 8006b62:	d5fb      	bpl.n	8006b5c <_printf_i+0x1c0>
 8006b64:	8019      	strh	r1, [r3, #0]
 8006b66:	2300      	movs	r3, #0
 8006b68:	6123      	str	r3, [r4, #16]
 8006b6a:	4615      	mov	r5, r2
 8006b6c:	e7bc      	b.n	8006ae8 <_printf_i+0x14c>
 8006b6e:	682b      	ldr	r3, [r5, #0]
 8006b70:	1d1a      	adds	r2, r3, #4
 8006b72:	602a      	str	r2, [r5, #0]
 8006b74:	681d      	ldr	r5, [r3, #0]
 8006b76:	6862      	ldr	r2, [r4, #4]
 8006b78:	2100      	movs	r1, #0
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	f7f9 fb40 	bl	8000200 <memchr>
 8006b80:	b108      	cbz	r0, 8006b86 <_printf_i+0x1ea>
 8006b82:	1b40      	subs	r0, r0, r5
 8006b84:	6060      	str	r0, [r4, #4]
 8006b86:	6863      	ldr	r3, [r4, #4]
 8006b88:	6123      	str	r3, [r4, #16]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b90:	e7aa      	b.n	8006ae8 <_printf_i+0x14c>
 8006b92:	6923      	ldr	r3, [r4, #16]
 8006b94:	462a      	mov	r2, r5
 8006b96:	4649      	mov	r1, r9
 8006b98:	4640      	mov	r0, r8
 8006b9a:	47d0      	blx	sl
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	d0ad      	beq.n	8006afc <_printf_i+0x160>
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	079b      	lsls	r3, r3, #30
 8006ba4:	d413      	bmi.n	8006bce <_printf_i+0x232>
 8006ba6:	68e0      	ldr	r0, [r4, #12]
 8006ba8:	9b03      	ldr	r3, [sp, #12]
 8006baa:	4298      	cmp	r0, r3
 8006bac:	bfb8      	it	lt
 8006bae:	4618      	movlt	r0, r3
 8006bb0:	e7a6      	b.n	8006b00 <_printf_i+0x164>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	4632      	mov	r2, r6
 8006bb6:	4649      	mov	r1, r9
 8006bb8:	4640      	mov	r0, r8
 8006bba:	47d0      	blx	sl
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d09d      	beq.n	8006afc <_printf_i+0x160>
 8006bc0:	3501      	adds	r5, #1
 8006bc2:	68e3      	ldr	r3, [r4, #12]
 8006bc4:	9903      	ldr	r1, [sp, #12]
 8006bc6:	1a5b      	subs	r3, r3, r1
 8006bc8:	42ab      	cmp	r3, r5
 8006bca:	dcf2      	bgt.n	8006bb2 <_printf_i+0x216>
 8006bcc:	e7eb      	b.n	8006ba6 <_printf_i+0x20a>
 8006bce:	2500      	movs	r5, #0
 8006bd0:	f104 0619 	add.w	r6, r4, #25
 8006bd4:	e7f5      	b.n	8006bc2 <_printf_i+0x226>
 8006bd6:	bf00      	nop
 8006bd8:	0800cbfc 	.word	0x0800cbfc
 8006bdc:	0800cc0d 	.word	0x0800cc0d

08006be0 <_scanf_float>:
 8006be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be4:	b087      	sub	sp, #28
 8006be6:	4617      	mov	r7, r2
 8006be8:	9303      	str	r3, [sp, #12]
 8006bea:	688b      	ldr	r3, [r1, #8]
 8006bec:	1e5a      	subs	r2, r3, #1
 8006bee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006bf2:	bf83      	ittte	hi
 8006bf4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006bf8:	195b      	addhi	r3, r3, r5
 8006bfa:	9302      	strhi	r3, [sp, #8]
 8006bfc:	2300      	movls	r3, #0
 8006bfe:	bf86      	itte	hi
 8006c00:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006c04:	608b      	strhi	r3, [r1, #8]
 8006c06:	9302      	strls	r3, [sp, #8]
 8006c08:	680b      	ldr	r3, [r1, #0]
 8006c0a:	468b      	mov	fp, r1
 8006c0c:	2500      	movs	r5, #0
 8006c0e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006c12:	f84b 3b1c 	str.w	r3, [fp], #28
 8006c16:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006c1a:	4680      	mov	r8, r0
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	465e      	mov	r6, fp
 8006c20:	46aa      	mov	sl, r5
 8006c22:	46a9      	mov	r9, r5
 8006c24:	9501      	str	r5, [sp, #4]
 8006c26:	68a2      	ldr	r2, [r4, #8]
 8006c28:	b152      	cbz	r2, 8006c40 <_scanf_float+0x60>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	2b4e      	cmp	r3, #78	; 0x4e
 8006c30:	d864      	bhi.n	8006cfc <_scanf_float+0x11c>
 8006c32:	2b40      	cmp	r3, #64	; 0x40
 8006c34:	d83c      	bhi.n	8006cb0 <_scanf_float+0xd0>
 8006c36:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006c3a:	b2c8      	uxtb	r0, r1
 8006c3c:	280e      	cmp	r0, #14
 8006c3e:	d93a      	bls.n	8006cb6 <_scanf_float+0xd6>
 8006c40:	f1b9 0f00 	cmp.w	r9, #0
 8006c44:	d003      	beq.n	8006c4e <_scanf_float+0x6e>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c52:	f1ba 0f01 	cmp.w	sl, #1
 8006c56:	f200 8113 	bhi.w	8006e80 <_scanf_float+0x2a0>
 8006c5a:	455e      	cmp	r6, fp
 8006c5c:	f200 8105 	bhi.w	8006e6a <_scanf_float+0x28a>
 8006c60:	2501      	movs	r5, #1
 8006c62:	4628      	mov	r0, r5
 8006c64:	b007      	add	sp, #28
 8006c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006c6e:	2a0d      	cmp	r2, #13
 8006c70:	d8e6      	bhi.n	8006c40 <_scanf_float+0x60>
 8006c72:	a101      	add	r1, pc, #4	; (adr r1, 8006c78 <_scanf_float+0x98>)
 8006c74:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006c78:	08006db7 	.word	0x08006db7
 8006c7c:	08006c41 	.word	0x08006c41
 8006c80:	08006c41 	.word	0x08006c41
 8006c84:	08006c41 	.word	0x08006c41
 8006c88:	08006e17 	.word	0x08006e17
 8006c8c:	08006def 	.word	0x08006def
 8006c90:	08006c41 	.word	0x08006c41
 8006c94:	08006c41 	.word	0x08006c41
 8006c98:	08006dc5 	.word	0x08006dc5
 8006c9c:	08006c41 	.word	0x08006c41
 8006ca0:	08006c41 	.word	0x08006c41
 8006ca4:	08006c41 	.word	0x08006c41
 8006ca8:	08006c41 	.word	0x08006c41
 8006cac:	08006d7d 	.word	0x08006d7d
 8006cb0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006cb4:	e7db      	b.n	8006c6e <_scanf_float+0x8e>
 8006cb6:	290e      	cmp	r1, #14
 8006cb8:	d8c2      	bhi.n	8006c40 <_scanf_float+0x60>
 8006cba:	a001      	add	r0, pc, #4	; (adr r0, 8006cc0 <_scanf_float+0xe0>)
 8006cbc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006cc0:	08006d6f 	.word	0x08006d6f
 8006cc4:	08006c41 	.word	0x08006c41
 8006cc8:	08006d6f 	.word	0x08006d6f
 8006ccc:	08006e03 	.word	0x08006e03
 8006cd0:	08006c41 	.word	0x08006c41
 8006cd4:	08006d1d 	.word	0x08006d1d
 8006cd8:	08006d59 	.word	0x08006d59
 8006cdc:	08006d59 	.word	0x08006d59
 8006ce0:	08006d59 	.word	0x08006d59
 8006ce4:	08006d59 	.word	0x08006d59
 8006ce8:	08006d59 	.word	0x08006d59
 8006cec:	08006d59 	.word	0x08006d59
 8006cf0:	08006d59 	.word	0x08006d59
 8006cf4:	08006d59 	.word	0x08006d59
 8006cf8:	08006d59 	.word	0x08006d59
 8006cfc:	2b6e      	cmp	r3, #110	; 0x6e
 8006cfe:	d809      	bhi.n	8006d14 <_scanf_float+0x134>
 8006d00:	2b60      	cmp	r3, #96	; 0x60
 8006d02:	d8b2      	bhi.n	8006c6a <_scanf_float+0x8a>
 8006d04:	2b54      	cmp	r3, #84	; 0x54
 8006d06:	d077      	beq.n	8006df8 <_scanf_float+0x218>
 8006d08:	2b59      	cmp	r3, #89	; 0x59
 8006d0a:	d199      	bne.n	8006c40 <_scanf_float+0x60>
 8006d0c:	2d07      	cmp	r5, #7
 8006d0e:	d197      	bne.n	8006c40 <_scanf_float+0x60>
 8006d10:	2508      	movs	r5, #8
 8006d12:	e029      	b.n	8006d68 <_scanf_float+0x188>
 8006d14:	2b74      	cmp	r3, #116	; 0x74
 8006d16:	d06f      	beq.n	8006df8 <_scanf_float+0x218>
 8006d18:	2b79      	cmp	r3, #121	; 0x79
 8006d1a:	e7f6      	b.n	8006d0a <_scanf_float+0x12a>
 8006d1c:	6821      	ldr	r1, [r4, #0]
 8006d1e:	05c8      	lsls	r0, r1, #23
 8006d20:	d51a      	bpl.n	8006d58 <_scanf_float+0x178>
 8006d22:	9b02      	ldr	r3, [sp, #8]
 8006d24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006d28:	6021      	str	r1, [r4, #0]
 8006d2a:	f109 0901 	add.w	r9, r9, #1
 8006d2e:	b11b      	cbz	r3, 8006d38 <_scanf_float+0x158>
 8006d30:	3b01      	subs	r3, #1
 8006d32:	3201      	adds	r2, #1
 8006d34:	9302      	str	r3, [sp, #8]
 8006d36:	60a2      	str	r2, [r4, #8]
 8006d38:	68a3      	ldr	r3, [r4, #8]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	60a3      	str	r3, [r4, #8]
 8006d3e:	6923      	ldr	r3, [r4, #16]
 8006d40:	3301      	adds	r3, #1
 8006d42:	6123      	str	r3, [r4, #16]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	3b01      	subs	r3, #1
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	607b      	str	r3, [r7, #4]
 8006d4c:	f340 8084 	ble.w	8006e58 <_scanf_float+0x278>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	3301      	adds	r3, #1
 8006d54:	603b      	str	r3, [r7, #0]
 8006d56:	e766      	b.n	8006c26 <_scanf_float+0x46>
 8006d58:	eb1a 0f05 	cmn.w	sl, r5
 8006d5c:	f47f af70 	bne.w	8006c40 <_scanf_float+0x60>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006d66:	6022      	str	r2, [r4, #0]
 8006d68:	f806 3b01 	strb.w	r3, [r6], #1
 8006d6c:	e7e4      	b.n	8006d38 <_scanf_float+0x158>
 8006d6e:	6822      	ldr	r2, [r4, #0]
 8006d70:	0610      	lsls	r0, r2, #24
 8006d72:	f57f af65 	bpl.w	8006c40 <_scanf_float+0x60>
 8006d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d7a:	e7f4      	b.n	8006d66 <_scanf_float+0x186>
 8006d7c:	f1ba 0f00 	cmp.w	sl, #0
 8006d80:	d10e      	bne.n	8006da0 <_scanf_float+0x1c0>
 8006d82:	f1b9 0f00 	cmp.w	r9, #0
 8006d86:	d10e      	bne.n	8006da6 <_scanf_float+0x1c6>
 8006d88:	6822      	ldr	r2, [r4, #0]
 8006d8a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006d8e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006d92:	d108      	bne.n	8006da6 <_scanf_float+0x1c6>
 8006d94:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	f04f 0a01 	mov.w	sl, #1
 8006d9e:	e7e3      	b.n	8006d68 <_scanf_float+0x188>
 8006da0:	f1ba 0f02 	cmp.w	sl, #2
 8006da4:	d055      	beq.n	8006e52 <_scanf_float+0x272>
 8006da6:	2d01      	cmp	r5, #1
 8006da8:	d002      	beq.n	8006db0 <_scanf_float+0x1d0>
 8006daa:	2d04      	cmp	r5, #4
 8006dac:	f47f af48 	bne.w	8006c40 <_scanf_float+0x60>
 8006db0:	3501      	adds	r5, #1
 8006db2:	b2ed      	uxtb	r5, r5
 8006db4:	e7d8      	b.n	8006d68 <_scanf_float+0x188>
 8006db6:	f1ba 0f01 	cmp.w	sl, #1
 8006dba:	f47f af41 	bne.w	8006c40 <_scanf_float+0x60>
 8006dbe:	f04f 0a02 	mov.w	sl, #2
 8006dc2:	e7d1      	b.n	8006d68 <_scanf_float+0x188>
 8006dc4:	b97d      	cbnz	r5, 8006de6 <_scanf_float+0x206>
 8006dc6:	f1b9 0f00 	cmp.w	r9, #0
 8006dca:	f47f af3c 	bne.w	8006c46 <_scanf_float+0x66>
 8006dce:	6822      	ldr	r2, [r4, #0]
 8006dd0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006dd4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006dd8:	f47f af39 	bne.w	8006c4e <_scanf_float+0x6e>
 8006ddc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006de0:	6022      	str	r2, [r4, #0]
 8006de2:	2501      	movs	r5, #1
 8006de4:	e7c0      	b.n	8006d68 <_scanf_float+0x188>
 8006de6:	2d03      	cmp	r5, #3
 8006de8:	d0e2      	beq.n	8006db0 <_scanf_float+0x1d0>
 8006dea:	2d05      	cmp	r5, #5
 8006dec:	e7de      	b.n	8006dac <_scanf_float+0x1cc>
 8006dee:	2d02      	cmp	r5, #2
 8006df0:	f47f af26 	bne.w	8006c40 <_scanf_float+0x60>
 8006df4:	2503      	movs	r5, #3
 8006df6:	e7b7      	b.n	8006d68 <_scanf_float+0x188>
 8006df8:	2d06      	cmp	r5, #6
 8006dfa:	f47f af21 	bne.w	8006c40 <_scanf_float+0x60>
 8006dfe:	2507      	movs	r5, #7
 8006e00:	e7b2      	b.n	8006d68 <_scanf_float+0x188>
 8006e02:	6822      	ldr	r2, [r4, #0]
 8006e04:	0591      	lsls	r1, r2, #22
 8006e06:	f57f af1b 	bpl.w	8006c40 <_scanf_float+0x60>
 8006e0a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006e0e:	6022      	str	r2, [r4, #0]
 8006e10:	f8cd 9004 	str.w	r9, [sp, #4]
 8006e14:	e7a8      	b.n	8006d68 <_scanf_float+0x188>
 8006e16:	6822      	ldr	r2, [r4, #0]
 8006e18:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006e1c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006e20:	d006      	beq.n	8006e30 <_scanf_float+0x250>
 8006e22:	0550      	lsls	r0, r2, #21
 8006e24:	f57f af0c 	bpl.w	8006c40 <_scanf_float+0x60>
 8006e28:	f1b9 0f00 	cmp.w	r9, #0
 8006e2c:	f43f af0f 	beq.w	8006c4e <_scanf_float+0x6e>
 8006e30:	0591      	lsls	r1, r2, #22
 8006e32:	bf58      	it	pl
 8006e34:	9901      	ldrpl	r1, [sp, #4]
 8006e36:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e3a:	bf58      	it	pl
 8006e3c:	eba9 0101 	subpl.w	r1, r9, r1
 8006e40:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006e44:	bf58      	it	pl
 8006e46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006e4a:	6022      	str	r2, [r4, #0]
 8006e4c:	f04f 0900 	mov.w	r9, #0
 8006e50:	e78a      	b.n	8006d68 <_scanf_float+0x188>
 8006e52:	f04f 0a03 	mov.w	sl, #3
 8006e56:	e787      	b.n	8006d68 <_scanf_float+0x188>
 8006e58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006e5c:	4639      	mov	r1, r7
 8006e5e:	4640      	mov	r0, r8
 8006e60:	4798      	blx	r3
 8006e62:	2800      	cmp	r0, #0
 8006e64:	f43f aedf 	beq.w	8006c26 <_scanf_float+0x46>
 8006e68:	e6ea      	b.n	8006c40 <_scanf_float+0x60>
 8006e6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e72:	463a      	mov	r2, r7
 8006e74:	4640      	mov	r0, r8
 8006e76:	4798      	blx	r3
 8006e78:	6923      	ldr	r3, [r4, #16]
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	6123      	str	r3, [r4, #16]
 8006e7e:	e6ec      	b.n	8006c5a <_scanf_float+0x7a>
 8006e80:	1e6b      	subs	r3, r5, #1
 8006e82:	2b06      	cmp	r3, #6
 8006e84:	d825      	bhi.n	8006ed2 <_scanf_float+0x2f2>
 8006e86:	2d02      	cmp	r5, #2
 8006e88:	d836      	bhi.n	8006ef8 <_scanf_float+0x318>
 8006e8a:	455e      	cmp	r6, fp
 8006e8c:	f67f aee8 	bls.w	8006c60 <_scanf_float+0x80>
 8006e90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e94:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e98:	463a      	mov	r2, r7
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	4798      	blx	r3
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	6123      	str	r3, [r4, #16]
 8006ea4:	e7f1      	b.n	8006e8a <_scanf_float+0x2aa>
 8006ea6:	9802      	ldr	r0, [sp, #8]
 8006ea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006eac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006eb0:	9002      	str	r0, [sp, #8]
 8006eb2:	463a      	mov	r2, r7
 8006eb4:	4640      	mov	r0, r8
 8006eb6:	4798      	blx	r3
 8006eb8:	6923      	ldr	r3, [r4, #16]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	6123      	str	r3, [r4, #16]
 8006ebe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ec2:	fa5f fa8a 	uxtb.w	sl, sl
 8006ec6:	f1ba 0f02 	cmp.w	sl, #2
 8006eca:	d1ec      	bne.n	8006ea6 <_scanf_float+0x2c6>
 8006ecc:	3d03      	subs	r5, #3
 8006ece:	b2ed      	uxtb	r5, r5
 8006ed0:	1b76      	subs	r6, r6, r5
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	05da      	lsls	r2, r3, #23
 8006ed6:	d52f      	bpl.n	8006f38 <_scanf_float+0x358>
 8006ed8:	055b      	lsls	r3, r3, #21
 8006eda:	d510      	bpl.n	8006efe <_scanf_float+0x31e>
 8006edc:	455e      	cmp	r6, fp
 8006ede:	f67f aebf 	bls.w	8006c60 <_scanf_float+0x80>
 8006ee2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ee6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006eea:	463a      	mov	r2, r7
 8006eec:	4640      	mov	r0, r8
 8006eee:	4798      	blx	r3
 8006ef0:	6923      	ldr	r3, [r4, #16]
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	6123      	str	r3, [r4, #16]
 8006ef6:	e7f1      	b.n	8006edc <_scanf_float+0x2fc>
 8006ef8:	46aa      	mov	sl, r5
 8006efa:	9602      	str	r6, [sp, #8]
 8006efc:	e7df      	b.n	8006ebe <_scanf_float+0x2de>
 8006efe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006f02:	6923      	ldr	r3, [r4, #16]
 8006f04:	2965      	cmp	r1, #101	; 0x65
 8006f06:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	d00c      	beq.n	8006f2c <_scanf_float+0x34c>
 8006f12:	2945      	cmp	r1, #69	; 0x45
 8006f14:	d00a      	beq.n	8006f2c <_scanf_float+0x34c>
 8006f16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f1a:	463a      	mov	r2, r7
 8006f1c:	4640      	mov	r0, r8
 8006f1e:	4798      	blx	r3
 8006f20:	6923      	ldr	r3, [r4, #16]
 8006f22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006f26:	3b01      	subs	r3, #1
 8006f28:	1eb5      	subs	r5, r6, #2
 8006f2a:	6123      	str	r3, [r4, #16]
 8006f2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f30:	463a      	mov	r2, r7
 8006f32:	4640      	mov	r0, r8
 8006f34:	4798      	blx	r3
 8006f36:	462e      	mov	r6, r5
 8006f38:	6825      	ldr	r5, [r4, #0]
 8006f3a:	f015 0510 	ands.w	r5, r5, #16
 8006f3e:	d158      	bne.n	8006ff2 <_scanf_float+0x412>
 8006f40:	7035      	strb	r5, [r6, #0]
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f4c:	d11c      	bne.n	8006f88 <_scanf_float+0x3a8>
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	454b      	cmp	r3, r9
 8006f52:	eba3 0209 	sub.w	r2, r3, r9
 8006f56:	d124      	bne.n	8006fa2 <_scanf_float+0x3c2>
 8006f58:	2200      	movs	r2, #0
 8006f5a:	4659      	mov	r1, fp
 8006f5c:	4640      	mov	r0, r8
 8006f5e:	f002 fc67 	bl	8009830 <_strtod_r>
 8006f62:	9b03      	ldr	r3, [sp, #12]
 8006f64:	6821      	ldr	r1, [r4, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f011 0f02 	tst.w	r1, #2
 8006f6c:	ec57 6b10 	vmov	r6, r7, d0
 8006f70:	f103 0204 	add.w	r2, r3, #4
 8006f74:	d020      	beq.n	8006fb8 <_scanf_float+0x3d8>
 8006f76:	9903      	ldr	r1, [sp, #12]
 8006f78:	600a      	str	r2, [r1, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	e9c3 6700 	strd	r6, r7, [r3]
 8006f80:	68e3      	ldr	r3, [r4, #12]
 8006f82:	3301      	adds	r3, #1
 8006f84:	60e3      	str	r3, [r4, #12]
 8006f86:	e66c      	b.n	8006c62 <_scanf_float+0x82>
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d0e4      	beq.n	8006f58 <_scanf_float+0x378>
 8006f8e:	9905      	ldr	r1, [sp, #20]
 8006f90:	230a      	movs	r3, #10
 8006f92:	462a      	mov	r2, r5
 8006f94:	3101      	adds	r1, #1
 8006f96:	4640      	mov	r0, r8
 8006f98:	f002 fcd2 	bl	8009940 <_strtol_r>
 8006f9c:	9b04      	ldr	r3, [sp, #16]
 8006f9e:	9e05      	ldr	r6, [sp, #20]
 8006fa0:	1ac2      	subs	r2, r0, r3
 8006fa2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006fa6:	429e      	cmp	r6, r3
 8006fa8:	bf28      	it	cs
 8006faa:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006fae:	4912      	ldr	r1, [pc, #72]	; (8006ff8 <_scanf_float+0x418>)
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f000 f8e7 	bl	8007184 <siprintf>
 8006fb6:	e7cf      	b.n	8006f58 <_scanf_float+0x378>
 8006fb8:	f011 0f04 	tst.w	r1, #4
 8006fbc:	9903      	ldr	r1, [sp, #12]
 8006fbe:	600a      	str	r2, [r1, #0]
 8006fc0:	d1db      	bne.n	8006f7a <_scanf_float+0x39a>
 8006fc2:	f8d3 8000 	ldr.w	r8, [r3]
 8006fc6:	ee10 2a10 	vmov	r2, s0
 8006fca:	ee10 0a10 	vmov	r0, s0
 8006fce:	463b      	mov	r3, r7
 8006fd0:	4639      	mov	r1, r7
 8006fd2:	f7f9 fdc3 	bl	8000b5c <__aeabi_dcmpun>
 8006fd6:	b128      	cbz	r0, 8006fe4 <_scanf_float+0x404>
 8006fd8:	4808      	ldr	r0, [pc, #32]	; (8006ffc <_scanf_float+0x41c>)
 8006fda:	f000 f9ed 	bl	80073b8 <nanf>
 8006fde:	ed88 0a00 	vstr	s0, [r8]
 8006fe2:	e7cd      	b.n	8006f80 <_scanf_float+0x3a0>
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	4639      	mov	r1, r7
 8006fe8:	f7f9 fe16 	bl	8000c18 <__aeabi_d2f>
 8006fec:	f8c8 0000 	str.w	r0, [r8]
 8006ff0:	e7c6      	b.n	8006f80 <_scanf_float+0x3a0>
 8006ff2:	2500      	movs	r5, #0
 8006ff4:	e635      	b.n	8006c62 <_scanf_float+0x82>
 8006ff6:	bf00      	nop
 8006ff8:	0800cc1e 	.word	0x0800cc1e
 8006ffc:	0800cfd0 	.word	0x0800cfd0

08007000 <std>:
 8007000:	2300      	movs	r3, #0
 8007002:	b510      	push	{r4, lr}
 8007004:	4604      	mov	r4, r0
 8007006:	e9c0 3300 	strd	r3, r3, [r0]
 800700a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800700e:	6083      	str	r3, [r0, #8]
 8007010:	8181      	strh	r1, [r0, #12]
 8007012:	6643      	str	r3, [r0, #100]	; 0x64
 8007014:	81c2      	strh	r2, [r0, #14]
 8007016:	6183      	str	r3, [r0, #24]
 8007018:	4619      	mov	r1, r3
 800701a:	2208      	movs	r2, #8
 800701c:	305c      	adds	r0, #92	; 0x5c
 800701e:	f000 f942 	bl	80072a6 <memset>
 8007022:	4b0d      	ldr	r3, [pc, #52]	; (8007058 <std+0x58>)
 8007024:	6263      	str	r3, [r4, #36]	; 0x24
 8007026:	4b0d      	ldr	r3, [pc, #52]	; (800705c <std+0x5c>)
 8007028:	62a3      	str	r3, [r4, #40]	; 0x28
 800702a:	4b0d      	ldr	r3, [pc, #52]	; (8007060 <std+0x60>)
 800702c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800702e:	4b0d      	ldr	r3, [pc, #52]	; (8007064 <std+0x64>)
 8007030:	6323      	str	r3, [r4, #48]	; 0x30
 8007032:	4b0d      	ldr	r3, [pc, #52]	; (8007068 <std+0x68>)
 8007034:	6224      	str	r4, [r4, #32]
 8007036:	429c      	cmp	r4, r3
 8007038:	d006      	beq.n	8007048 <std+0x48>
 800703a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800703e:	4294      	cmp	r4, r2
 8007040:	d002      	beq.n	8007048 <std+0x48>
 8007042:	33d0      	adds	r3, #208	; 0xd0
 8007044:	429c      	cmp	r4, r3
 8007046:	d105      	bne.n	8007054 <std+0x54>
 8007048:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800704c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007050:	f000 b9a6 	b.w	80073a0 <__retarget_lock_init_recursive>
 8007054:	bd10      	pop	{r4, pc}
 8007056:	bf00      	nop
 8007058:	0800721d 	.word	0x0800721d
 800705c:	08007243 	.word	0x08007243
 8007060:	0800727b 	.word	0x0800727b
 8007064:	0800729f 	.word	0x0800729f
 8007068:	20000510 	.word	0x20000510

0800706c <stdio_exit_handler>:
 800706c:	4a02      	ldr	r2, [pc, #8]	; (8007078 <stdio_exit_handler+0xc>)
 800706e:	4903      	ldr	r1, [pc, #12]	; (800707c <stdio_exit_handler+0x10>)
 8007070:	4803      	ldr	r0, [pc, #12]	; (8007080 <stdio_exit_handler+0x14>)
 8007072:	f000 b869 	b.w	8007148 <_fwalk_sglue>
 8007076:	bf00      	nop
 8007078:	2000000c 	.word	0x2000000c
 800707c:	0800a341 	.word	0x0800a341
 8007080:	20000018 	.word	0x20000018

08007084 <cleanup_stdio>:
 8007084:	6841      	ldr	r1, [r0, #4]
 8007086:	4b0c      	ldr	r3, [pc, #48]	; (80070b8 <cleanup_stdio+0x34>)
 8007088:	4299      	cmp	r1, r3
 800708a:	b510      	push	{r4, lr}
 800708c:	4604      	mov	r4, r0
 800708e:	d001      	beq.n	8007094 <cleanup_stdio+0x10>
 8007090:	f003 f956 	bl	800a340 <_fflush_r>
 8007094:	68a1      	ldr	r1, [r4, #8]
 8007096:	4b09      	ldr	r3, [pc, #36]	; (80070bc <cleanup_stdio+0x38>)
 8007098:	4299      	cmp	r1, r3
 800709a:	d002      	beq.n	80070a2 <cleanup_stdio+0x1e>
 800709c:	4620      	mov	r0, r4
 800709e:	f003 f94f 	bl	800a340 <_fflush_r>
 80070a2:	68e1      	ldr	r1, [r4, #12]
 80070a4:	4b06      	ldr	r3, [pc, #24]	; (80070c0 <cleanup_stdio+0x3c>)
 80070a6:	4299      	cmp	r1, r3
 80070a8:	d004      	beq.n	80070b4 <cleanup_stdio+0x30>
 80070aa:	4620      	mov	r0, r4
 80070ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b0:	f003 b946 	b.w	800a340 <_fflush_r>
 80070b4:	bd10      	pop	{r4, pc}
 80070b6:	bf00      	nop
 80070b8:	20000510 	.word	0x20000510
 80070bc:	20000578 	.word	0x20000578
 80070c0:	200005e0 	.word	0x200005e0

080070c4 <global_stdio_init.part.0>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4b0b      	ldr	r3, [pc, #44]	; (80070f4 <global_stdio_init.part.0+0x30>)
 80070c8:	4c0b      	ldr	r4, [pc, #44]	; (80070f8 <global_stdio_init.part.0+0x34>)
 80070ca:	4a0c      	ldr	r2, [pc, #48]	; (80070fc <global_stdio_init.part.0+0x38>)
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	4620      	mov	r0, r4
 80070d0:	2200      	movs	r2, #0
 80070d2:	2104      	movs	r1, #4
 80070d4:	f7ff ff94 	bl	8007000 <std>
 80070d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80070dc:	2201      	movs	r2, #1
 80070de:	2109      	movs	r1, #9
 80070e0:	f7ff ff8e 	bl	8007000 <std>
 80070e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80070e8:	2202      	movs	r2, #2
 80070ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ee:	2112      	movs	r1, #18
 80070f0:	f7ff bf86 	b.w	8007000 <std>
 80070f4:	20000648 	.word	0x20000648
 80070f8:	20000510 	.word	0x20000510
 80070fc:	0800706d 	.word	0x0800706d

08007100 <__sfp_lock_acquire>:
 8007100:	4801      	ldr	r0, [pc, #4]	; (8007108 <__sfp_lock_acquire+0x8>)
 8007102:	f000 b94e 	b.w	80073a2 <__retarget_lock_acquire_recursive>
 8007106:	bf00      	nop
 8007108:	20000651 	.word	0x20000651

0800710c <__sfp_lock_release>:
 800710c:	4801      	ldr	r0, [pc, #4]	; (8007114 <__sfp_lock_release+0x8>)
 800710e:	f000 b949 	b.w	80073a4 <__retarget_lock_release_recursive>
 8007112:	bf00      	nop
 8007114:	20000651 	.word	0x20000651

08007118 <__sinit>:
 8007118:	b510      	push	{r4, lr}
 800711a:	4604      	mov	r4, r0
 800711c:	f7ff fff0 	bl	8007100 <__sfp_lock_acquire>
 8007120:	6a23      	ldr	r3, [r4, #32]
 8007122:	b11b      	cbz	r3, 800712c <__sinit+0x14>
 8007124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007128:	f7ff bff0 	b.w	800710c <__sfp_lock_release>
 800712c:	4b04      	ldr	r3, [pc, #16]	; (8007140 <__sinit+0x28>)
 800712e:	6223      	str	r3, [r4, #32]
 8007130:	4b04      	ldr	r3, [pc, #16]	; (8007144 <__sinit+0x2c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1f5      	bne.n	8007124 <__sinit+0xc>
 8007138:	f7ff ffc4 	bl	80070c4 <global_stdio_init.part.0>
 800713c:	e7f2      	b.n	8007124 <__sinit+0xc>
 800713e:	bf00      	nop
 8007140:	08007085 	.word	0x08007085
 8007144:	20000648 	.word	0x20000648

08007148 <_fwalk_sglue>:
 8007148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800714c:	4607      	mov	r7, r0
 800714e:	4688      	mov	r8, r1
 8007150:	4614      	mov	r4, r2
 8007152:	2600      	movs	r6, #0
 8007154:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007158:	f1b9 0901 	subs.w	r9, r9, #1
 800715c:	d505      	bpl.n	800716a <_fwalk_sglue+0x22>
 800715e:	6824      	ldr	r4, [r4, #0]
 8007160:	2c00      	cmp	r4, #0
 8007162:	d1f7      	bne.n	8007154 <_fwalk_sglue+0xc>
 8007164:	4630      	mov	r0, r6
 8007166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800716a:	89ab      	ldrh	r3, [r5, #12]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d907      	bls.n	8007180 <_fwalk_sglue+0x38>
 8007170:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007174:	3301      	adds	r3, #1
 8007176:	d003      	beq.n	8007180 <_fwalk_sglue+0x38>
 8007178:	4629      	mov	r1, r5
 800717a:	4638      	mov	r0, r7
 800717c:	47c0      	blx	r8
 800717e:	4306      	orrs	r6, r0
 8007180:	3568      	adds	r5, #104	; 0x68
 8007182:	e7e9      	b.n	8007158 <_fwalk_sglue+0x10>

08007184 <siprintf>:
 8007184:	b40e      	push	{r1, r2, r3}
 8007186:	b500      	push	{lr}
 8007188:	b09c      	sub	sp, #112	; 0x70
 800718a:	ab1d      	add	r3, sp, #116	; 0x74
 800718c:	9002      	str	r0, [sp, #8]
 800718e:	9006      	str	r0, [sp, #24]
 8007190:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007194:	4809      	ldr	r0, [pc, #36]	; (80071bc <siprintf+0x38>)
 8007196:	9107      	str	r1, [sp, #28]
 8007198:	9104      	str	r1, [sp, #16]
 800719a:	4909      	ldr	r1, [pc, #36]	; (80071c0 <siprintf+0x3c>)
 800719c:	f853 2b04 	ldr.w	r2, [r3], #4
 80071a0:	9105      	str	r1, [sp, #20]
 80071a2:	6800      	ldr	r0, [r0, #0]
 80071a4:	9301      	str	r3, [sp, #4]
 80071a6:	a902      	add	r1, sp, #8
 80071a8:	f002 fc26 	bl	80099f8 <_svfiprintf_r>
 80071ac:	9b02      	ldr	r3, [sp, #8]
 80071ae:	2200      	movs	r2, #0
 80071b0:	701a      	strb	r2, [r3, #0]
 80071b2:	b01c      	add	sp, #112	; 0x70
 80071b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071b8:	b003      	add	sp, #12
 80071ba:	4770      	bx	lr
 80071bc:	20000064 	.word	0x20000064
 80071c0:	ffff0208 	.word	0xffff0208

080071c4 <siscanf>:
 80071c4:	b40e      	push	{r1, r2, r3}
 80071c6:	b510      	push	{r4, lr}
 80071c8:	b09f      	sub	sp, #124	; 0x7c
 80071ca:	ac21      	add	r4, sp, #132	; 0x84
 80071cc:	f44f 7101 	mov.w	r1, #516	; 0x204
 80071d0:	f854 2b04 	ldr.w	r2, [r4], #4
 80071d4:	9201      	str	r2, [sp, #4]
 80071d6:	f8ad 101c 	strh.w	r1, [sp, #28]
 80071da:	9004      	str	r0, [sp, #16]
 80071dc:	9008      	str	r0, [sp, #32]
 80071de:	f7f9 f85f 	bl	80002a0 <strlen>
 80071e2:	4b0c      	ldr	r3, [pc, #48]	; (8007214 <siscanf+0x50>)
 80071e4:	9005      	str	r0, [sp, #20]
 80071e6:	9009      	str	r0, [sp, #36]	; 0x24
 80071e8:	930d      	str	r3, [sp, #52]	; 0x34
 80071ea:	480b      	ldr	r0, [pc, #44]	; (8007218 <siscanf+0x54>)
 80071ec:	9a01      	ldr	r2, [sp, #4]
 80071ee:	6800      	ldr	r0, [r0, #0]
 80071f0:	9403      	str	r4, [sp, #12]
 80071f2:	2300      	movs	r3, #0
 80071f4:	9311      	str	r3, [sp, #68]	; 0x44
 80071f6:	9316      	str	r3, [sp, #88]	; 0x58
 80071f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80071fc:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007200:	a904      	add	r1, sp, #16
 8007202:	4623      	mov	r3, r4
 8007204:	f002 fd50 	bl	8009ca8 <__ssvfiscanf_r>
 8007208:	b01f      	add	sp, #124	; 0x7c
 800720a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800720e:	b003      	add	sp, #12
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	0800723f 	.word	0x0800723f
 8007218:	20000064 	.word	0x20000064

0800721c <__sread>:
 800721c:	b510      	push	{r4, lr}
 800721e:	460c      	mov	r4, r1
 8007220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007224:	f000 f86e 	bl	8007304 <_read_r>
 8007228:	2800      	cmp	r0, #0
 800722a:	bfab      	itete	ge
 800722c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800722e:	89a3      	ldrhlt	r3, [r4, #12]
 8007230:	181b      	addge	r3, r3, r0
 8007232:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007236:	bfac      	ite	ge
 8007238:	6563      	strge	r3, [r4, #84]	; 0x54
 800723a:	81a3      	strhlt	r3, [r4, #12]
 800723c:	bd10      	pop	{r4, pc}

0800723e <__seofread>:
 800723e:	2000      	movs	r0, #0
 8007240:	4770      	bx	lr

08007242 <__swrite>:
 8007242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007246:	461f      	mov	r7, r3
 8007248:	898b      	ldrh	r3, [r1, #12]
 800724a:	05db      	lsls	r3, r3, #23
 800724c:	4605      	mov	r5, r0
 800724e:	460c      	mov	r4, r1
 8007250:	4616      	mov	r6, r2
 8007252:	d505      	bpl.n	8007260 <__swrite+0x1e>
 8007254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007258:	2302      	movs	r3, #2
 800725a:	2200      	movs	r2, #0
 800725c:	f000 f840 	bl	80072e0 <_lseek_r>
 8007260:	89a3      	ldrh	r3, [r4, #12]
 8007262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007266:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800726a:	81a3      	strh	r3, [r4, #12]
 800726c:	4632      	mov	r2, r6
 800726e:	463b      	mov	r3, r7
 8007270:	4628      	mov	r0, r5
 8007272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007276:	f000 b857 	b.w	8007328 <_write_r>

0800727a <__sseek>:
 800727a:	b510      	push	{r4, lr}
 800727c:	460c      	mov	r4, r1
 800727e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007282:	f000 f82d 	bl	80072e0 <_lseek_r>
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	bf15      	itete	ne
 800728c:	6560      	strne	r0, [r4, #84]	; 0x54
 800728e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007292:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007296:	81a3      	strheq	r3, [r4, #12]
 8007298:	bf18      	it	ne
 800729a:	81a3      	strhne	r3, [r4, #12]
 800729c:	bd10      	pop	{r4, pc}

0800729e <__sclose>:
 800729e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a2:	f000 b80d 	b.w	80072c0 <_close_r>

080072a6 <memset>:
 80072a6:	4402      	add	r2, r0
 80072a8:	4603      	mov	r3, r0
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d100      	bne.n	80072b0 <memset+0xa>
 80072ae:	4770      	bx	lr
 80072b0:	f803 1b01 	strb.w	r1, [r3], #1
 80072b4:	e7f9      	b.n	80072aa <memset+0x4>
	...

080072b8 <_localeconv_r>:
 80072b8:	4800      	ldr	r0, [pc, #0]	; (80072bc <_localeconv_r+0x4>)
 80072ba:	4770      	bx	lr
 80072bc:	20000158 	.word	0x20000158

080072c0 <_close_r>:
 80072c0:	b538      	push	{r3, r4, r5, lr}
 80072c2:	4d06      	ldr	r5, [pc, #24]	; (80072dc <_close_r+0x1c>)
 80072c4:	2300      	movs	r3, #0
 80072c6:	4604      	mov	r4, r0
 80072c8:	4608      	mov	r0, r1
 80072ca:	602b      	str	r3, [r5, #0]
 80072cc:	f7fb f9e3 	bl	8002696 <_close>
 80072d0:	1c43      	adds	r3, r0, #1
 80072d2:	d102      	bne.n	80072da <_close_r+0x1a>
 80072d4:	682b      	ldr	r3, [r5, #0]
 80072d6:	b103      	cbz	r3, 80072da <_close_r+0x1a>
 80072d8:	6023      	str	r3, [r4, #0]
 80072da:	bd38      	pop	{r3, r4, r5, pc}
 80072dc:	2000064c 	.word	0x2000064c

080072e0 <_lseek_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4d07      	ldr	r5, [pc, #28]	; (8007300 <_lseek_r+0x20>)
 80072e4:	4604      	mov	r4, r0
 80072e6:	4608      	mov	r0, r1
 80072e8:	4611      	mov	r1, r2
 80072ea:	2200      	movs	r2, #0
 80072ec:	602a      	str	r2, [r5, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	f7fb f9f8 	bl	80026e4 <_lseek>
 80072f4:	1c43      	adds	r3, r0, #1
 80072f6:	d102      	bne.n	80072fe <_lseek_r+0x1e>
 80072f8:	682b      	ldr	r3, [r5, #0]
 80072fa:	b103      	cbz	r3, 80072fe <_lseek_r+0x1e>
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	bd38      	pop	{r3, r4, r5, pc}
 8007300:	2000064c 	.word	0x2000064c

08007304 <_read_r>:
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4d07      	ldr	r5, [pc, #28]	; (8007324 <_read_r+0x20>)
 8007308:	4604      	mov	r4, r0
 800730a:	4608      	mov	r0, r1
 800730c:	4611      	mov	r1, r2
 800730e:	2200      	movs	r2, #0
 8007310:	602a      	str	r2, [r5, #0]
 8007312:	461a      	mov	r2, r3
 8007314:	f7fb f986 	bl	8002624 <_read>
 8007318:	1c43      	adds	r3, r0, #1
 800731a:	d102      	bne.n	8007322 <_read_r+0x1e>
 800731c:	682b      	ldr	r3, [r5, #0]
 800731e:	b103      	cbz	r3, 8007322 <_read_r+0x1e>
 8007320:	6023      	str	r3, [r4, #0]
 8007322:	bd38      	pop	{r3, r4, r5, pc}
 8007324:	2000064c 	.word	0x2000064c

08007328 <_write_r>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	4d07      	ldr	r5, [pc, #28]	; (8007348 <_write_r+0x20>)
 800732c:	4604      	mov	r4, r0
 800732e:	4608      	mov	r0, r1
 8007330:	4611      	mov	r1, r2
 8007332:	2200      	movs	r2, #0
 8007334:	602a      	str	r2, [r5, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	f7fb f991 	bl	800265e <_write>
 800733c:	1c43      	adds	r3, r0, #1
 800733e:	d102      	bne.n	8007346 <_write_r+0x1e>
 8007340:	682b      	ldr	r3, [r5, #0]
 8007342:	b103      	cbz	r3, 8007346 <_write_r+0x1e>
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	bd38      	pop	{r3, r4, r5, pc}
 8007348:	2000064c 	.word	0x2000064c

0800734c <__errno>:
 800734c:	4b01      	ldr	r3, [pc, #4]	; (8007354 <__errno+0x8>)
 800734e:	6818      	ldr	r0, [r3, #0]
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	20000064 	.word	0x20000064

08007358 <__libc_init_array>:
 8007358:	b570      	push	{r4, r5, r6, lr}
 800735a:	4d0d      	ldr	r5, [pc, #52]	; (8007390 <__libc_init_array+0x38>)
 800735c:	4c0d      	ldr	r4, [pc, #52]	; (8007394 <__libc_init_array+0x3c>)
 800735e:	1b64      	subs	r4, r4, r5
 8007360:	10a4      	asrs	r4, r4, #2
 8007362:	2600      	movs	r6, #0
 8007364:	42a6      	cmp	r6, r4
 8007366:	d109      	bne.n	800737c <__libc_init_array+0x24>
 8007368:	4d0b      	ldr	r5, [pc, #44]	; (8007398 <__libc_init_array+0x40>)
 800736a:	4c0c      	ldr	r4, [pc, #48]	; (800739c <__libc_init_array+0x44>)
 800736c:	f005 fbf4 	bl	800cb58 <_init>
 8007370:	1b64      	subs	r4, r4, r5
 8007372:	10a4      	asrs	r4, r4, #2
 8007374:	2600      	movs	r6, #0
 8007376:	42a6      	cmp	r6, r4
 8007378:	d105      	bne.n	8007386 <__libc_init_array+0x2e>
 800737a:	bd70      	pop	{r4, r5, r6, pc}
 800737c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007380:	4798      	blx	r3
 8007382:	3601      	adds	r6, #1
 8007384:	e7ee      	b.n	8007364 <__libc_init_array+0xc>
 8007386:	f855 3b04 	ldr.w	r3, [r5], #4
 800738a:	4798      	blx	r3
 800738c:	3601      	adds	r6, #1
 800738e:	e7f2      	b.n	8007376 <__libc_init_array+0x1e>
 8007390:	0800d288 	.word	0x0800d288
 8007394:	0800d288 	.word	0x0800d288
 8007398:	0800d288 	.word	0x0800d288
 800739c:	0800d28c 	.word	0x0800d28c

080073a0 <__retarget_lock_init_recursive>:
 80073a0:	4770      	bx	lr

080073a2 <__retarget_lock_acquire_recursive>:
 80073a2:	4770      	bx	lr

080073a4 <__retarget_lock_release_recursive>:
 80073a4:	4770      	bx	lr

080073a6 <strcpy>:
 80073a6:	4603      	mov	r3, r0
 80073a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073ac:	f803 2b01 	strb.w	r2, [r3], #1
 80073b0:	2a00      	cmp	r2, #0
 80073b2:	d1f9      	bne.n	80073a8 <strcpy+0x2>
 80073b4:	4770      	bx	lr
	...

080073b8 <nanf>:
 80073b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80073c0 <nanf+0x8>
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	7fc00000 	.word	0x7fc00000

080073c4 <quorem>:
 80073c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c8:	6903      	ldr	r3, [r0, #16]
 80073ca:	690c      	ldr	r4, [r1, #16]
 80073cc:	42a3      	cmp	r3, r4
 80073ce:	4607      	mov	r7, r0
 80073d0:	db7e      	blt.n	80074d0 <quorem+0x10c>
 80073d2:	3c01      	subs	r4, #1
 80073d4:	f101 0814 	add.w	r8, r1, #20
 80073d8:	f100 0514 	add.w	r5, r0, #20
 80073dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073e0:	9301      	str	r3, [sp, #4]
 80073e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073ea:	3301      	adds	r3, #1
 80073ec:	429a      	cmp	r2, r3
 80073ee:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80073fa:	d331      	bcc.n	8007460 <quorem+0x9c>
 80073fc:	f04f 0e00 	mov.w	lr, #0
 8007400:	4640      	mov	r0, r8
 8007402:	46ac      	mov	ip, r5
 8007404:	46f2      	mov	sl, lr
 8007406:	f850 2b04 	ldr.w	r2, [r0], #4
 800740a:	b293      	uxth	r3, r2
 800740c:	fb06 e303 	mla	r3, r6, r3, lr
 8007410:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007414:	0c1a      	lsrs	r2, r3, #16
 8007416:	b29b      	uxth	r3, r3
 8007418:	ebaa 0303 	sub.w	r3, sl, r3
 800741c:	f8dc a000 	ldr.w	sl, [ip]
 8007420:	fa13 f38a 	uxtah	r3, r3, sl
 8007424:	fb06 220e 	mla	r2, r6, lr, r2
 8007428:	9300      	str	r3, [sp, #0]
 800742a:	9b00      	ldr	r3, [sp, #0]
 800742c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007430:	b292      	uxth	r2, r2
 8007432:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007436:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800743a:	f8bd 3000 	ldrh.w	r3, [sp]
 800743e:	4581      	cmp	r9, r0
 8007440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007444:	f84c 3b04 	str.w	r3, [ip], #4
 8007448:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800744c:	d2db      	bcs.n	8007406 <quorem+0x42>
 800744e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007452:	b92b      	cbnz	r3, 8007460 <quorem+0x9c>
 8007454:	9b01      	ldr	r3, [sp, #4]
 8007456:	3b04      	subs	r3, #4
 8007458:	429d      	cmp	r5, r3
 800745a:	461a      	mov	r2, r3
 800745c:	d32c      	bcc.n	80074b8 <quorem+0xf4>
 800745e:	613c      	str	r4, [r7, #16]
 8007460:	4638      	mov	r0, r7
 8007462:	f001 f9f1 	bl	8008848 <__mcmp>
 8007466:	2800      	cmp	r0, #0
 8007468:	db22      	blt.n	80074b0 <quorem+0xec>
 800746a:	3601      	adds	r6, #1
 800746c:	4629      	mov	r1, r5
 800746e:	2000      	movs	r0, #0
 8007470:	f858 2b04 	ldr.w	r2, [r8], #4
 8007474:	f8d1 c000 	ldr.w	ip, [r1]
 8007478:	b293      	uxth	r3, r2
 800747a:	1ac3      	subs	r3, r0, r3
 800747c:	0c12      	lsrs	r2, r2, #16
 800747e:	fa13 f38c 	uxtah	r3, r3, ip
 8007482:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007486:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800748a:	b29b      	uxth	r3, r3
 800748c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007490:	45c1      	cmp	r9, r8
 8007492:	f841 3b04 	str.w	r3, [r1], #4
 8007496:	ea4f 4022 	mov.w	r0, r2, asr #16
 800749a:	d2e9      	bcs.n	8007470 <quorem+0xac>
 800749c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074a4:	b922      	cbnz	r2, 80074b0 <quorem+0xec>
 80074a6:	3b04      	subs	r3, #4
 80074a8:	429d      	cmp	r5, r3
 80074aa:	461a      	mov	r2, r3
 80074ac:	d30a      	bcc.n	80074c4 <quorem+0x100>
 80074ae:	613c      	str	r4, [r7, #16]
 80074b0:	4630      	mov	r0, r6
 80074b2:	b003      	add	sp, #12
 80074b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b8:	6812      	ldr	r2, [r2, #0]
 80074ba:	3b04      	subs	r3, #4
 80074bc:	2a00      	cmp	r2, #0
 80074be:	d1ce      	bne.n	800745e <quorem+0x9a>
 80074c0:	3c01      	subs	r4, #1
 80074c2:	e7c9      	b.n	8007458 <quorem+0x94>
 80074c4:	6812      	ldr	r2, [r2, #0]
 80074c6:	3b04      	subs	r3, #4
 80074c8:	2a00      	cmp	r2, #0
 80074ca:	d1f0      	bne.n	80074ae <quorem+0xea>
 80074cc:	3c01      	subs	r4, #1
 80074ce:	e7eb      	b.n	80074a8 <quorem+0xe4>
 80074d0:	2000      	movs	r0, #0
 80074d2:	e7ee      	b.n	80074b2 <quorem+0xee>
 80074d4:	0000      	movs	r0, r0
	...

080074d8 <_dtoa_r>:
 80074d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074dc:	ed2d 8b04 	vpush	{d8-d9}
 80074e0:	69c5      	ldr	r5, [r0, #28]
 80074e2:	b093      	sub	sp, #76	; 0x4c
 80074e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80074e8:	ec57 6b10 	vmov	r6, r7, d0
 80074ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80074f0:	9107      	str	r1, [sp, #28]
 80074f2:	4604      	mov	r4, r0
 80074f4:	920a      	str	r2, [sp, #40]	; 0x28
 80074f6:	930d      	str	r3, [sp, #52]	; 0x34
 80074f8:	b975      	cbnz	r5, 8007518 <_dtoa_r+0x40>
 80074fa:	2010      	movs	r0, #16
 80074fc:	f000 fe2a 	bl	8008154 <malloc>
 8007500:	4602      	mov	r2, r0
 8007502:	61e0      	str	r0, [r4, #28]
 8007504:	b920      	cbnz	r0, 8007510 <_dtoa_r+0x38>
 8007506:	4bae      	ldr	r3, [pc, #696]	; (80077c0 <_dtoa_r+0x2e8>)
 8007508:	21ef      	movs	r1, #239	; 0xef
 800750a:	48ae      	ldr	r0, [pc, #696]	; (80077c4 <_dtoa_r+0x2ec>)
 800750c:	f003 f808 	bl	800a520 <__assert_func>
 8007510:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007514:	6005      	str	r5, [r0, #0]
 8007516:	60c5      	str	r5, [r0, #12]
 8007518:	69e3      	ldr	r3, [r4, #28]
 800751a:	6819      	ldr	r1, [r3, #0]
 800751c:	b151      	cbz	r1, 8007534 <_dtoa_r+0x5c>
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	604a      	str	r2, [r1, #4]
 8007522:	2301      	movs	r3, #1
 8007524:	4093      	lsls	r3, r2
 8007526:	608b      	str	r3, [r1, #8]
 8007528:	4620      	mov	r0, r4
 800752a:	f000 ff07 	bl	800833c <_Bfree>
 800752e:	69e3      	ldr	r3, [r4, #28]
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	1e3b      	subs	r3, r7, #0
 8007536:	bfbb      	ittet	lt
 8007538:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800753c:	9303      	strlt	r3, [sp, #12]
 800753e:	2300      	movge	r3, #0
 8007540:	2201      	movlt	r2, #1
 8007542:	bfac      	ite	ge
 8007544:	f8c8 3000 	strge.w	r3, [r8]
 8007548:	f8c8 2000 	strlt.w	r2, [r8]
 800754c:	4b9e      	ldr	r3, [pc, #632]	; (80077c8 <_dtoa_r+0x2f0>)
 800754e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007552:	ea33 0308 	bics.w	r3, r3, r8
 8007556:	d11b      	bne.n	8007590 <_dtoa_r+0xb8>
 8007558:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800755a:	f242 730f 	movw	r3, #9999	; 0x270f
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007564:	4333      	orrs	r3, r6
 8007566:	f000 8593 	beq.w	8008090 <_dtoa_r+0xbb8>
 800756a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800756c:	b963      	cbnz	r3, 8007588 <_dtoa_r+0xb0>
 800756e:	4b97      	ldr	r3, [pc, #604]	; (80077cc <_dtoa_r+0x2f4>)
 8007570:	e027      	b.n	80075c2 <_dtoa_r+0xea>
 8007572:	4b97      	ldr	r3, [pc, #604]	; (80077d0 <_dtoa_r+0x2f8>)
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	3308      	adds	r3, #8
 8007578:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	9800      	ldr	r0, [sp, #0]
 800757e:	b013      	add	sp, #76	; 0x4c
 8007580:	ecbd 8b04 	vpop	{d8-d9}
 8007584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007588:	4b90      	ldr	r3, [pc, #576]	; (80077cc <_dtoa_r+0x2f4>)
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	3303      	adds	r3, #3
 800758e:	e7f3      	b.n	8007578 <_dtoa_r+0xa0>
 8007590:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007594:	2200      	movs	r2, #0
 8007596:	ec51 0b17 	vmov	r0, r1, d7
 800759a:	eeb0 8a47 	vmov.f32	s16, s14
 800759e:	eef0 8a67 	vmov.f32	s17, s15
 80075a2:	2300      	movs	r3, #0
 80075a4:	f7f9 faa8 	bl	8000af8 <__aeabi_dcmpeq>
 80075a8:	4681      	mov	r9, r0
 80075aa:	b160      	cbz	r0, 80075c6 <_dtoa_r+0xee>
 80075ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075ae:	2301      	movs	r3, #1
 80075b0:	6013      	str	r3, [r2, #0]
 80075b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 8568 	beq.w	800808a <_dtoa_r+0xbb2>
 80075ba:	4b86      	ldr	r3, [pc, #536]	; (80077d4 <_dtoa_r+0x2fc>)
 80075bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075be:	6013      	str	r3, [r2, #0]
 80075c0:	3b01      	subs	r3, #1
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	e7da      	b.n	800757c <_dtoa_r+0xa4>
 80075c6:	aa10      	add	r2, sp, #64	; 0x40
 80075c8:	a911      	add	r1, sp, #68	; 0x44
 80075ca:	4620      	mov	r0, r4
 80075cc:	eeb0 0a48 	vmov.f32	s0, s16
 80075d0:	eef0 0a68 	vmov.f32	s1, s17
 80075d4:	f001 fa4e 	bl	8008a74 <__d2b>
 80075d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80075dc:	4682      	mov	sl, r0
 80075de:	2d00      	cmp	r5, #0
 80075e0:	d07f      	beq.n	80076e2 <_dtoa_r+0x20a>
 80075e2:	ee18 3a90 	vmov	r3, s17
 80075e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80075ee:	ec51 0b18 	vmov	r0, r1, d8
 80075f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80075f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80075fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80075fe:	4619      	mov	r1, r3
 8007600:	2200      	movs	r2, #0
 8007602:	4b75      	ldr	r3, [pc, #468]	; (80077d8 <_dtoa_r+0x300>)
 8007604:	f7f8 fe58 	bl	80002b8 <__aeabi_dsub>
 8007608:	a367      	add	r3, pc, #412	; (adr r3, 80077a8 <_dtoa_r+0x2d0>)
 800760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760e:	f7f9 f80b 	bl	8000628 <__aeabi_dmul>
 8007612:	a367      	add	r3, pc, #412	; (adr r3, 80077b0 <_dtoa_r+0x2d8>)
 8007614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007618:	f7f8 fe50 	bl	80002bc <__adddf3>
 800761c:	4606      	mov	r6, r0
 800761e:	4628      	mov	r0, r5
 8007620:	460f      	mov	r7, r1
 8007622:	f7f8 ff97 	bl	8000554 <__aeabi_i2d>
 8007626:	a364      	add	r3, pc, #400	; (adr r3, 80077b8 <_dtoa_r+0x2e0>)
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	f7f8 fffc 	bl	8000628 <__aeabi_dmul>
 8007630:	4602      	mov	r2, r0
 8007632:	460b      	mov	r3, r1
 8007634:	4630      	mov	r0, r6
 8007636:	4639      	mov	r1, r7
 8007638:	f7f8 fe40 	bl	80002bc <__adddf3>
 800763c:	4606      	mov	r6, r0
 800763e:	460f      	mov	r7, r1
 8007640:	f7f9 faa2 	bl	8000b88 <__aeabi_d2iz>
 8007644:	2200      	movs	r2, #0
 8007646:	4683      	mov	fp, r0
 8007648:	2300      	movs	r3, #0
 800764a:	4630      	mov	r0, r6
 800764c:	4639      	mov	r1, r7
 800764e:	f7f9 fa5d 	bl	8000b0c <__aeabi_dcmplt>
 8007652:	b148      	cbz	r0, 8007668 <_dtoa_r+0x190>
 8007654:	4658      	mov	r0, fp
 8007656:	f7f8 ff7d 	bl	8000554 <__aeabi_i2d>
 800765a:	4632      	mov	r2, r6
 800765c:	463b      	mov	r3, r7
 800765e:	f7f9 fa4b 	bl	8000af8 <__aeabi_dcmpeq>
 8007662:	b908      	cbnz	r0, 8007668 <_dtoa_r+0x190>
 8007664:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007668:	f1bb 0f16 	cmp.w	fp, #22
 800766c:	d857      	bhi.n	800771e <_dtoa_r+0x246>
 800766e:	4b5b      	ldr	r3, [pc, #364]	; (80077dc <_dtoa_r+0x304>)
 8007670:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	ec51 0b18 	vmov	r0, r1, d8
 800767c:	f7f9 fa46 	bl	8000b0c <__aeabi_dcmplt>
 8007680:	2800      	cmp	r0, #0
 8007682:	d04e      	beq.n	8007722 <_dtoa_r+0x24a>
 8007684:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007688:	2300      	movs	r3, #0
 800768a:	930c      	str	r3, [sp, #48]	; 0x30
 800768c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800768e:	1b5b      	subs	r3, r3, r5
 8007690:	1e5a      	subs	r2, r3, #1
 8007692:	bf45      	ittet	mi
 8007694:	f1c3 0301 	rsbmi	r3, r3, #1
 8007698:	9305      	strmi	r3, [sp, #20]
 800769a:	2300      	movpl	r3, #0
 800769c:	2300      	movmi	r3, #0
 800769e:	9206      	str	r2, [sp, #24]
 80076a0:	bf54      	ite	pl
 80076a2:	9305      	strpl	r3, [sp, #20]
 80076a4:	9306      	strmi	r3, [sp, #24]
 80076a6:	f1bb 0f00 	cmp.w	fp, #0
 80076aa:	db3c      	blt.n	8007726 <_dtoa_r+0x24e>
 80076ac:	9b06      	ldr	r3, [sp, #24]
 80076ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80076b2:	445b      	add	r3, fp
 80076b4:	9306      	str	r3, [sp, #24]
 80076b6:	2300      	movs	r3, #0
 80076b8:	9308      	str	r3, [sp, #32]
 80076ba:	9b07      	ldr	r3, [sp, #28]
 80076bc:	2b09      	cmp	r3, #9
 80076be:	d868      	bhi.n	8007792 <_dtoa_r+0x2ba>
 80076c0:	2b05      	cmp	r3, #5
 80076c2:	bfc4      	itt	gt
 80076c4:	3b04      	subgt	r3, #4
 80076c6:	9307      	strgt	r3, [sp, #28]
 80076c8:	9b07      	ldr	r3, [sp, #28]
 80076ca:	f1a3 0302 	sub.w	r3, r3, #2
 80076ce:	bfcc      	ite	gt
 80076d0:	2500      	movgt	r5, #0
 80076d2:	2501      	movle	r5, #1
 80076d4:	2b03      	cmp	r3, #3
 80076d6:	f200 8085 	bhi.w	80077e4 <_dtoa_r+0x30c>
 80076da:	e8df f003 	tbb	[pc, r3]
 80076de:	3b2e      	.short	0x3b2e
 80076e0:	5839      	.short	0x5839
 80076e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80076e6:	441d      	add	r5, r3
 80076e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80076ec:	2b20      	cmp	r3, #32
 80076ee:	bfc1      	itttt	gt
 80076f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80076f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80076f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80076fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007700:	bfd6      	itet	le
 8007702:	f1c3 0320 	rsble	r3, r3, #32
 8007706:	ea48 0003 	orrgt.w	r0, r8, r3
 800770a:	fa06 f003 	lslle.w	r0, r6, r3
 800770e:	f7f8 ff11 	bl	8000534 <__aeabi_ui2d>
 8007712:	2201      	movs	r2, #1
 8007714:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007718:	3d01      	subs	r5, #1
 800771a:	920e      	str	r2, [sp, #56]	; 0x38
 800771c:	e76f      	b.n	80075fe <_dtoa_r+0x126>
 800771e:	2301      	movs	r3, #1
 8007720:	e7b3      	b.n	800768a <_dtoa_r+0x1b2>
 8007722:	900c      	str	r0, [sp, #48]	; 0x30
 8007724:	e7b2      	b.n	800768c <_dtoa_r+0x1b4>
 8007726:	9b05      	ldr	r3, [sp, #20]
 8007728:	eba3 030b 	sub.w	r3, r3, fp
 800772c:	9305      	str	r3, [sp, #20]
 800772e:	f1cb 0300 	rsb	r3, fp, #0
 8007732:	9308      	str	r3, [sp, #32]
 8007734:	2300      	movs	r3, #0
 8007736:	930b      	str	r3, [sp, #44]	; 0x2c
 8007738:	e7bf      	b.n	80076ba <_dtoa_r+0x1e2>
 800773a:	2300      	movs	r3, #0
 800773c:	9309      	str	r3, [sp, #36]	; 0x24
 800773e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007740:	2b00      	cmp	r3, #0
 8007742:	dc52      	bgt.n	80077ea <_dtoa_r+0x312>
 8007744:	2301      	movs	r3, #1
 8007746:	9301      	str	r3, [sp, #4]
 8007748:	9304      	str	r3, [sp, #16]
 800774a:	461a      	mov	r2, r3
 800774c:	920a      	str	r2, [sp, #40]	; 0x28
 800774e:	e00b      	b.n	8007768 <_dtoa_r+0x290>
 8007750:	2301      	movs	r3, #1
 8007752:	e7f3      	b.n	800773c <_dtoa_r+0x264>
 8007754:	2300      	movs	r3, #0
 8007756:	9309      	str	r3, [sp, #36]	; 0x24
 8007758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800775a:	445b      	add	r3, fp
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	3301      	adds	r3, #1
 8007760:	2b01      	cmp	r3, #1
 8007762:	9304      	str	r3, [sp, #16]
 8007764:	bfb8      	it	lt
 8007766:	2301      	movlt	r3, #1
 8007768:	69e0      	ldr	r0, [r4, #28]
 800776a:	2100      	movs	r1, #0
 800776c:	2204      	movs	r2, #4
 800776e:	f102 0614 	add.w	r6, r2, #20
 8007772:	429e      	cmp	r6, r3
 8007774:	d93d      	bls.n	80077f2 <_dtoa_r+0x31a>
 8007776:	6041      	str	r1, [r0, #4]
 8007778:	4620      	mov	r0, r4
 800777a:	f000 fd9f 	bl	80082bc <_Balloc>
 800777e:	9000      	str	r0, [sp, #0]
 8007780:	2800      	cmp	r0, #0
 8007782:	d139      	bne.n	80077f8 <_dtoa_r+0x320>
 8007784:	4b16      	ldr	r3, [pc, #88]	; (80077e0 <_dtoa_r+0x308>)
 8007786:	4602      	mov	r2, r0
 8007788:	f240 11af 	movw	r1, #431	; 0x1af
 800778c:	e6bd      	b.n	800750a <_dtoa_r+0x32>
 800778e:	2301      	movs	r3, #1
 8007790:	e7e1      	b.n	8007756 <_dtoa_r+0x27e>
 8007792:	2501      	movs	r5, #1
 8007794:	2300      	movs	r3, #0
 8007796:	9307      	str	r3, [sp, #28]
 8007798:	9509      	str	r5, [sp, #36]	; 0x24
 800779a:	f04f 33ff 	mov.w	r3, #4294967295
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	9304      	str	r3, [sp, #16]
 80077a2:	2200      	movs	r2, #0
 80077a4:	2312      	movs	r3, #18
 80077a6:	e7d1      	b.n	800774c <_dtoa_r+0x274>
 80077a8:	636f4361 	.word	0x636f4361
 80077ac:	3fd287a7 	.word	0x3fd287a7
 80077b0:	8b60c8b3 	.word	0x8b60c8b3
 80077b4:	3fc68a28 	.word	0x3fc68a28
 80077b8:	509f79fb 	.word	0x509f79fb
 80077bc:	3fd34413 	.word	0x3fd34413
 80077c0:	0800cc30 	.word	0x0800cc30
 80077c4:	0800cc47 	.word	0x0800cc47
 80077c8:	7ff00000 	.word	0x7ff00000
 80077cc:	0800cc2c 	.word	0x0800cc2c
 80077d0:	0800cc23 	.word	0x0800cc23
 80077d4:	0800cf89 	.word	0x0800cf89
 80077d8:	3ff80000 	.word	0x3ff80000
 80077dc:	0800cd38 	.word	0x0800cd38
 80077e0:	0800cc9f 	.word	0x0800cc9f
 80077e4:	2301      	movs	r3, #1
 80077e6:	9309      	str	r3, [sp, #36]	; 0x24
 80077e8:	e7d7      	b.n	800779a <_dtoa_r+0x2c2>
 80077ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	9304      	str	r3, [sp, #16]
 80077f0:	e7ba      	b.n	8007768 <_dtoa_r+0x290>
 80077f2:	3101      	adds	r1, #1
 80077f4:	0052      	lsls	r2, r2, #1
 80077f6:	e7ba      	b.n	800776e <_dtoa_r+0x296>
 80077f8:	69e3      	ldr	r3, [r4, #28]
 80077fa:	9a00      	ldr	r2, [sp, #0]
 80077fc:	601a      	str	r2, [r3, #0]
 80077fe:	9b04      	ldr	r3, [sp, #16]
 8007800:	2b0e      	cmp	r3, #14
 8007802:	f200 80a8 	bhi.w	8007956 <_dtoa_r+0x47e>
 8007806:	2d00      	cmp	r5, #0
 8007808:	f000 80a5 	beq.w	8007956 <_dtoa_r+0x47e>
 800780c:	f1bb 0f00 	cmp.w	fp, #0
 8007810:	dd38      	ble.n	8007884 <_dtoa_r+0x3ac>
 8007812:	4bc0      	ldr	r3, [pc, #768]	; (8007b14 <_dtoa_r+0x63c>)
 8007814:	f00b 020f 	and.w	r2, fp, #15
 8007818:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800781c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007820:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007824:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007828:	d019      	beq.n	800785e <_dtoa_r+0x386>
 800782a:	4bbb      	ldr	r3, [pc, #748]	; (8007b18 <_dtoa_r+0x640>)
 800782c:	ec51 0b18 	vmov	r0, r1, d8
 8007830:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007834:	f7f9 f822 	bl	800087c <__aeabi_ddiv>
 8007838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800783c:	f008 080f 	and.w	r8, r8, #15
 8007840:	2503      	movs	r5, #3
 8007842:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007b18 <_dtoa_r+0x640>
 8007846:	f1b8 0f00 	cmp.w	r8, #0
 800784a:	d10a      	bne.n	8007862 <_dtoa_r+0x38a>
 800784c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007850:	4632      	mov	r2, r6
 8007852:	463b      	mov	r3, r7
 8007854:	f7f9 f812 	bl	800087c <__aeabi_ddiv>
 8007858:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800785c:	e02b      	b.n	80078b6 <_dtoa_r+0x3de>
 800785e:	2502      	movs	r5, #2
 8007860:	e7ef      	b.n	8007842 <_dtoa_r+0x36a>
 8007862:	f018 0f01 	tst.w	r8, #1
 8007866:	d008      	beq.n	800787a <_dtoa_r+0x3a2>
 8007868:	4630      	mov	r0, r6
 800786a:	4639      	mov	r1, r7
 800786c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007870:	f7f8 feda 	bl	8000628 <__aeabi_dmul>
 8007874:	3501      	adds	r5, #1
 8007876:	4606      	mov	r6, r0
 8007878:	460f      	mov	r7, r1
 800787a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800787e:	f109 0908 	add.w	r9, r9, #8
 8007882:	e7e0      	b.n	8007846 <_dtoa_r+0x36e>
 8007884:	f000 809f 	beq.w	80079c6 <_dtoa_r+0x4ee>
 8007888:	f1cb 0600 	rsb	r6, fp, #0
 800788c:	4ba1      	ldr	r3, [pc, #644]	; (8007b14 <_dtoa_r+0x63c>)
 800788e:	4fa2      	ldr	r7, [pc, #648]	; (8007b18 <_dtoa_r+0x640>)
 8007890:	f006 020f 	and.w	r2, r6, #15
 8007894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789c:	ec51 0b18 	vmov	r0, r1, d8
 80078a0:	f7f8 fec2 	bl	8000628 <__aeabi_dmul>
 80078a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a8:	1136      	asrs	r6, r6, #4
 80078aa:	2300      	movs	r3, #0
 80078ac:	2502      	movs	r5, #2
 80078ae:	2e00      	cmp	r6, #0
 80078b0:	d17e      	bne.n	80079b0 <_dtoa_r+0x4d8>
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1d0      	bne.n	8007858 <_dtoa_r+0x380>
 80078b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 8084 	beq.w	80079ca <_dtoa_r+0x4f2>
 80078c2:	4b96      	ldr	r3, [pc, #600]	; (8007b1c <_dtoa_r+0x644>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	4640      	mov	r0, r8
 80078c8:	4649      	mov	r1, r9
 80078ca:	f7f9 f91f 	bl	8000b0c <__aeabi_dcmplt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d07b      	beq.n	80079ca <_dtoa_r+0x4f2>
 80078d2:	9b04      	ldr	r3, [sp, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d078      	beq.n	80079ca <_dtoa_r+0x4f2>
 80078d8:	9b01      	ldr	r3, [sp, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	dd39      	ble.n	8007952 <_dtoa_r+0x47a>
 80078de:	4b90      	ldr	r3, [pc, #576]	; (8007b20 <_dtoa_r+0x648>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	4640      	mov	r0, r8
 80078e4:	4649      	mov	r1, r9
 80078e6:	f7f8 fe9f 	bl	8000628 <__aeabi_dmul>
 80078ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078ee:	9e01      	ldr	r6, [sp, #4]
 80078f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80078f4:	3501      	adds	r5, #1
 80078f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80078fa:	4628      	mov	r0, r5
 80078fc:	f7f8 fe2a 	bl	8000554 <__aeabi_i2d>
 8007900:	4642      	mov	r2, r8
 8007902:	464b      	mov	r3, r9
 8007904:	f7f8 fe90 	bl	8000628 <__aeabi_dmul>
 8007908:	4b86      	ldr	r3, [pc, #536]	; (8007b24 <_dtoa_r+0x64c>)
 800790a:	2200      	movs	r2, #0
 800790c:	f7f8 fcd6 	bl	80002bc <__adddf3>
 8007910:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007918:	9303      	str	r3, [sp, #12]
 800791a:	2e00      	cmp	r6, #0
 800791c:	d158      	bne.n	80079d0 <_dtoa_r+0x4f8>
 800791e:	4b82      	ldr	r3, [pc, #520]	; (8007b28 <_dtoa_r+0x650>)
 8007920:	2200      	movs	r2, #0
 8007922:	4640      	mov	r0, r8
 8007924:	4649      	mov	r1, r9
 8007926:	f7f8 fcc7 	bl	80002b8 <__aeabi_dsub>
 800792a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800792e:	4680      	mov	r8, r0
 8007930:	4689      	mov	r9, r1
 8007932:	f7f9 f909 	bl	8000b48 <__aeabi_dcmpgt>
 8007936:	2800      	cmp	r0, #0
 8007938:	f040 8296 	bne.w	8007e68 <_dtoa_r+0x990>
 800793c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007940:	4640      	mov	r0, r8
 8007942:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007946:	4649      	mov	r1, r9
 8007948:	f7f9 f8e0 	bl	8000b0c <__aeabi_dcmplt>
 800794c:	2800      	cmp	r0, #0
 800794e:	f040 8289 	bne.w	8007e64 <_dtoa_r+0x98c>
 8007952:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007956:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007958:	2b00      	cmp	r3, #0
 800795a:	f2c0 814e 	blt.w	8007bfa <_dtoa_r+0x722>
 800795e:	f1bb 0f0e 	cmp.w	fp, #14
 8007962:	f300 814a 	bgt.w	8007bfa <_dtoa_r+0x722>
 8007966:	4b6b      	ldr	r3, [pc, #428]	; (8007b14 <_dtoa_r+0x63c>)
 8007968:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800796c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007972:	2b00      	cmp	r3, #0
 8007974:	f280 80dc 	bge.w	8007b30 <_dtoa_r+0x658>
 8007978:	9b04      	ldr	r3, [sp, #16]
 800797a:	2b00      	cmp	r3, #0
 800797c:	f300 80d8 	bgt.w	8007b30 <_dtoa_r+0x658>
 8007980:	f040 826f 	bne.w	8007e62 <_dtoa_r+0x98a>
 8007984:	4b68      	ldr	r3, [pc, #416]	; (8007b28 <_dtoa_r+0x650>)
 8007986:	2200      	movs	r2, #0
 8007988:	4640      	mov	r0, r8
 800798a:	4649      	mov	r1, r9
 800798c:	f7f8 fe4c 	bl	8000628 <__aeabi_dmul>
 8007990:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007994:	f7f9 f8ce 	bl	8000b34 <__aeabi_dcmpge>
 8007998:	9e04      	ldr	r6, [sp, #16]
 800799a:	4637      	mov	r7, r6
 800799c:	2800      	cmp	r0, #0
 800799e:	f040 8245 	bne.w	8007e2c <_dtoa_r+0x954>
 80079a2:	9d00      	ldr	r5, [sp, #0]
 80079a4:	2331      	movs	r3, #49	; 0x31
 80079a6:	f805 3b01 	strb.w	r3, [r5], #1
 80079aa:	f10b 0b01 	add.w	fp, fp, #1
 80079ae:	e241      	b.n	8007e34 <_dtoa_r+0x95c>
 80079b0:	07f2      	lsls	r2, r6, #31
 80079b2:	d505      	bpl.n	80079c0 <_dtoa_r+0x4e8>
 80079b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079b8:	f7f8 fe36 	bl	8000628 <__aeabi_dmul>
 80079bc:	3501      	adds	r5, #1
 80079be:	2301      	movs	r3, #1
 80079c0:	1076      	asrs	r6, r6, #1
 80079c2:	3708      	adds	r7, #8
 80079c4:	e773      	b.n	80078ae <_dtoa_r+0x3d6>
 80079c6:	2502      	movs	r5, #2
 80079c8:	e775      	b.n	80078b6 <_dtoa_r+0x3de>
 80079ca:	9e04      	ldr	r6, [sp, #16]
 80079cc:	465f      	mov	r7, fp
 80079ce:	e792      	b.n	80078f6 <_dtoa_r+0x41e>
 80079d0:	9900      	ldr	r1, [sp, #0]
 80079d2:	4b50      	ldr	r3, [pc, #320]	; (8007b14 <_dtoa_r+0x63c>)
 80079d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079d8:	4431      	add	r1, r6
 80079da:	9102      	str	r1, [sp, #8]
 80079dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079de:	eeb0 9a47 	vmov.f32	s18, s14
 80079e2:	eef0 9a67 	vmov.f32	s19, s15
 80079e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80079ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079ee:	2900      	cmp	r1, #0
 80079f0:	d044      	beq.n	8007a7c <_dtoa_r+0x5a4>
 80079f2:	494e      	ldr	r1, [pc, #312]	; (8007b2c <_dtoa_r+0x654>)
 80079f4:	2000      	movs	r0, #0
 80079f6:	f7f8 ff41 	bl	800087c <__aeabi_ddiv>
 80079fa:	ec53 2b19 	vmov	r2, r3, d9
 80079fe:	f7f8 fc5b 	bl	80002b8 <__aeabi_dsub>
 8007a02:	9d00      	ldr	r5, [sp, #0]
 8007a04:	ec41 0b19 	vmov	d9, r0, r1
 8007a08:	4649      	mov	r1, r9
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	f7f9 f8bc 	bl	8000b88 <__aeabi_d2iz>
 8007a10:	4606      	mov	r6, r0
 8007a12:	f7f8 fd9f 	bl	8000554 <__aeabi_i2d>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	4649      	mov	r1, r9
 8007a1e:	f7f8 fc4b 	bl	80002b8 <__aeabi_dsub>
 8007a22:	3630      	adds	r6, #48	; 0x30
 8007a24:	f805 6b01 	strb.w	r6, [r5], #1
 8007a28:	ec53 2b19 	vmov	r2, r3, d9
 8007a2c:	4680      	mov	r8, r0
 8007a2e:	4689      	mov	r9, r1
 8007a30:	f7f9 f86c 	bl	8000b0c <__aeabi_dcmplt>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d164      	bne.n	8007b02 <_dtoa_r+0x62a>
 8007a38:	4642      	mov	r2, r8
 8007a3a:	464b      	mov	r3, r9
 8007a3c:	4937      	ldr	r1, [pc, #220]	; (8007b1c <_dtoa_r+0x644>)
 8007a3e:	2000      	movs	r0, #0
 8007a40:	f7f8 fc3a 	bl	80002b8 <__aeabi_dsub>
 8007a44:	ec53 2b19 	vmov	r2, r3, d9
 8007a48:	f7f9 f860 	bl	8000b0c <__aeabi_dcmplt>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	f040 80b6 	bne.w	8007bbe <_dtoa_r+0x6e6>
 8007a52:	9b02      	ldr	r3, [sp, #8]
 8007a54:	429d      	cmp	r5, r3
 8007a56:	f43f af7c 	beq.w	8007952 <_dtoa_r+0x47a>
 8007a5a:	4b31      	ldr	r3, [pc, #196]	; (8007b20 <_dtoa_r+0x648>)
 8007a5c:	ec51 0b19 	vmov	r0, r1, d9
 8007a60:	2200      	movs	r2, #0
 8007a62:	f7f8 fde1 	bl	8000628 <__aeabi_dmul>
 8007a66:	4b2e      	ldr	r3, [pc, #184]	; (8007b20 <_dtoa_r+0x648>)
 8007a68:	ec41 0b19 	vmov	d9, r0, r1
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4640      	mov	r0, r8
 8007a70:	4649      	mov	r1, r9
 8007a72:	f7f8 fdd9 	bl	8000628 <__aeabi_dmul>
 8007a76:	4680      	mov	r8, r0
 8007a78:	4689      	mov	r9, r1
 8007a7a:	e7c5      	b.n	8007a08 <_dtoa_r+0x530>
 8007a7c:	ec51 0b17 	vmov	r0, r1, d7
 8007a80:	f7f8 fdd2 	bl	8000628 <__aeabi_dmul>
 8007a84:	9b02      	ldr	r3, [sp, #8]
 8007a86:	9d00      	ldr	r5, [sp, #0]
 8007a88:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a8a:	ec41 0b19 	vmov	d9, r0, r1
 8007a8e:	4649      	mov	r1, r9
 8007a90:	4640      	mov	r0, r8
 8007a92:	f7f9 f879 	bl	8000b88 <__aeabi_d2iz>
 8007a96:	4606      	mov	r6, r0
 8007a98:	f7f8 fd5c 	bl	8000554 <__aeabi_i2d>
 8007a9c:	3630      	adds	r6, #48	; 0x30
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4640      	mov	r0, r8
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	f7f8 fc07 	bl	80002b8 <__aeabi_dsub>
 8007aaa:	f805 6b01 	strb.w	r6, [r5], #1
 8007aae:	9b02      	ldr	r3, [sp, #8]
 8007ab0:	429d      	cmp	r5, r3
 8007ab2:	4680      	mov	r8, r0
 8007ab4:	4689      	mov	r9, r1
 8007ab6:	f04f 0200 	mov.w	r2, #0
 8007aba:	d124      	bne.n	8007b06 <_dtoa_r+0x62e>
 8007abc:	4b1b      	ldr	r3, [pc, #108]	; (8007b2c <_dtoa_r+0x654>)
 8007abe:	ec51 0b19 	vmov	r0, r1, d9
 8007ac2:	f7f8 fbfb 	bl	80002bc <__adddf3>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4640      	mov	r0, r8
 8007acc:	4649      	mov	r1, r9
 8007ace:	f7f9 f83b 	bl	8000b48 <__aeabi_dcmpgt>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	d173      	bne.n	8007bbe <_dtoa_r+0x6e6>
 8007ad6:	ec53 2b19 	vmov	r2, r3, d9
 8007ada:	4914      	ldr	r1, [pc, #80]	; (8007b2c <_dtoa_r+0x654>)
 8007adc:	2000      	movs	r0, #0
 8007ade:	f7f8 fbeb 	bl	80002b8 <__aeabi_dsub>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	4649      	mov	r1, r9
 8007aea:	f7f9 f80f 	bl	8000b0c <__aeabi_dcmplt>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f43f af2f 	beq.w	8007952 <_dtoa_r+0x47a>
 8007af4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007af6:	1e6b      	subs	r3, r5, #1
 8007af8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007afa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007afe:	2b30      	cmp	r3, #48	; 0x30
 8007b00:	d0f8      	beq.n	8007af4 <_dtoa_r+0x61c>
 8007b02:	46bb      	mov	fp, r7
 8007b04:	e04a      	b.n	8007b9c <_dtoa_r+0x6c4>
 8007b06:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <_dtoa_r+0x648>)
 8007b08:	f7f8 fd8e 	bl	8000628 <__aeabi_dmul>
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4689      	mov	r9, r1
 8007b10:	e7bd      	b.n	8007a8e <_dtoa_r+0x5b6>
 8007b12:	bf00      	nop
 8007b14:	0800cd38 	.word	0x0800cd38
 8007b18:	0800cd10 	.word	0x0800cd10
 8007b1c:	3ff00000 	.word	0x3ff00000
 8007b20:	40240000 	.word	0x40240000
 8007b24:	401c0000 	.word	0x401c0000
 8007b28:	40140000 	.word	0x40140000
 8007b2c:	3fe00000 	.word	0x3fe00000
 8007b30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b34:	9d00      	ldr	r5, [sp, #0]
 8007b36:	4642      	mov	r2, r8
 8007b38:	464b      	mov	r3, r9
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	4639      	mov	r1, r7
 8007b3e:	f7f8 fe9d 	bl	800087c <__aeabi_ddiv>
 8007b42:	f7f9 f821 	bl	8000b88 <__aeabi_d2iz>
 8007b46:	9001      	str	r0, [sp, #4]
 8007b48:	f7f8 fd04 	bl	8000554 <__aeabi_i2d>
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	f7f8 fd6a 	bl	8000628 <__aeabi_dmul>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4630      	mov	r0, r6
 8007b5a:	4639      	mov	r1, r7
 8007b5c:	f7f8 fbac 	bl	80002b8 <__aeabi_dsub>
 8007b60:	9e01      	ldr	r6, [sp, #4]
 8007b62:	9f04      	ldr	r7, [sp, #16]
 8007b64:	3630      	adds	r6, #48	; 0x30
 8007b66:	f805 6b01 	strb.w	r6, [r5], #1
 8007b6a:	9e00      	ldr	r6, [sp, #0]
 8007b6c:	1bae      	subs	r6, r5, r6
 8007b6e:	42b7      	cmp	r7, r6
 8007b70:	4602      	mov	r2, r0
 8007b72:	460b      	mov	r3, r1
 8007b74:	d134      	bne.n	8007be0 <_dtoa_r+0x708>
 8007b76:	f7f8 fba1 	bl	80002bc <__adddf3>
 8007b7a:	4642      	mov	r2, r8
 8007b7c:	464b      	mov	r3, r9
 8007b7e:	4606      	mov	r6, r0
 8007b80:	460f      	mov	r7, r1
 8007b82:	f7f8 ffe1 	bl	8000b48 <__aeabi_dcmpgt>
 8007b86:	b9c8      	cbnz	r0, 8007bbc <_dtoa_r+0x6e4>
 8007b88:	4642      	mov	r2, r8
 8007b8a:	464b      	mov	r3, r9
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	4639      	mov	r1, r7
 8007b90:	f7f8 ffb2 	bl	8000af8 <__aeabi_dcmpeq>
 8007b94:	b110      	cbz	r0, 8007b9c <_dtoa_r+0x6c4>
 8007b96:	9b01      	ldr	r3, [sp, #4]
 8007b98:	07db      	lsls	r3, r3, #31
 8007b9a:	d40f      	bmi.n	8007bbc <_dtoa_r+0x6e4>
 8007b9c:	4651      	mov	r1, sl
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	f000 fbcc 	bl	800833c <_Bfree>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ba8:	702b      	strb	r3, [r5, #0]
 8007baa:	f10b 0301 	add.w	r3, fp, #1
 8007bae:	6013      	str	r3, [r2, #0]
 8007bb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	f43f ace2 	beq.w	800757c <_dtoa_r+0xa4>
 8007bb8:	601d      	str	r5, [r3, #0]
 8007bba:	e4df      	b.n	800757c <_dtoa_r+0xa4>
 8007bbc:	465f      	mov	r7, fp
 8007bbe:	462b      	mov	r3, r5
 8007bc0:	461d      	mov	r5, r3
 8007bc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bc6:	2a39      	cmp	r2, #57	; 0x39
 8007bc8:	d106      	bne.n	8007bd8 <_dtoa_r+0x700>
 8007bca:	9a00      	ldr	r2, [sp, #0]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d1f7      	bne.n	8007bc0 <_dtoa_r+0x6e8>
 8007bd0:	9900      	ldr	r1, [sp, #0]
 8007bd2:	2230      	movs	r2, #48	; 0x30
 8007bd4:	3701      	adds	r7, #1
 8007bd6:	700a      	strb	r2, [r1, #0]
 8007bd8:	781a      	ldrb	r2, [r3, #0]
 8007bda:	3201      	adds	r2, #1
 8007bdc:	701a      	strb	r2, [r3, #0]
 8007bde:	e790      	b.n	8007b02 <_dtoa_r+0x62a>
 8007be0:	4ba3      	ldr	r3, [pc, #652]	; (8007e70 <_dtoa_r+0x998>)
 8007be2:	2200      	movs	r2, #0
 8007be4:	f7f8 fd20 	bl	8000628 <__aeabi_dmul>
 8007be8:	2200      	movs	r2, #0
 8007bea:	2300      	movs	r3, #0
 8007bec:	4606      	mov	r6, r0
 8007bee:	460f      	mov	r7, r1
 8007bf0:	f7f8 ff82 	bl	8000af8 <__aeabi_dcmpeq>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d09e      	beq.n	8007b36 <_dtoa_r+0x65e>
 8007bf8:	e7d0      	b.n	8007b9c <_dtoa_r+0x6c4>
 8007bfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bfc:	2a00      	cmp	r2, #0
 8007bfe:	f000 80ca 	beq.w	8007d96 <_dtoa_r+0x8be>
 8007c02:	9a07      	ldr	r2, [sp, #28]
 8007c04:	2a01      	cmp	r2, #1
 8007c06:	f300 80ad 	bgt.w	8007d64 <_dtoa_r+0x88c>
 8007c0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	f000 80a5 	beq.w	8007d5c <_dtoa_r+0x884>
 8007c12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c16:	9e08      	ldr	r6, [sp, #32]
 8007c18:	9d05      	ldr	r5, [sp, #20]
 8007c1a:	9a05      	ldr	r2, [sp, #20]
 8007c1c:	441a      	add	r2, r3
 8007c1e:	9205      	str	r2, [sp, #20]
 8007c20:	9a06      	ldr	r2, [sp, #24]
 8007c22:	2101      	movs	r1, #1
 8007c24:	441a      	add	r2, r3
 8007c26:	4620      	mov	r0, r4
 8007c28:	9206      	str	r2, [sp, #24]
 8007c2a:	f000 fc87 	bl	800853c <__i2b>
 8007c2e:	4607      	mov	r7, r0
 8007c30:	b165      	cbz	r5, 8007c4c <_dtoa_r+0x774>
 8007c32:	9b06      	ldr	r3, [sp, #24]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	dd09      	ble.n	8007c4c <_dtoa_r+0x774>
 8007c38:	42ab      	cmp	r3, r5
 8007c3a:	9a05      	ldr	r2, [sp, #20]
 8007c3c:	bfa8      	it	ge
 8007c3e:	462b      	movge	r3, r5
 8007c40:	1ad2      	subs	r2, r2, r3
 8007c42:	9205      	str	r2, [sp, #20]
 8007c44:	9a06      	ldr	r2, [sp, #24]
 8007c46:	1aed      	subs	r5, r5, r3
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	9306      	str	r3, [sp, #24]
 8007c4c:	9b08      	ldr	r3, [sp, #32]
 8007c4e:	b1f3      	cbz	r3, 8007c8e <_dtoa_r+0x7b6>
 8007c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 80a3 	beq.w	8007d9e <_dtoa_r+0x8c6>
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	dd10      	ble.n	8007c7e <_dtoa_r+0x7a6>
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	4632      	mov	r2, r6
 8007c60:	4620      	mov	r0, r4
 8007c62:	f000 fd2b 	bl	80086bc <__pow5mult>
 8007c66:	4652      	mov	r2, sl
 8007c68:	4601      	mov	r1, r0
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 fc7b 	bl	8008568 <__multiply>
 8007c72:	4651      	mov	r1, sl
 8007c74:	4680      	mov	r8, r0
 8007c76:	4620      	mov	r0, r4
 8007c78:	f000 fb60 	bl	800833c <_Bfree>
 8007c7c:	46c2      	mov	sl, r8
 8007c7e:	9b08      	ldr	r3, [sp, #32]
 8007c80:	1b9a      	subs	r2, r3, r6
 8007c82:	d004      	beq.n	8007c8e <_dtoa_r+0x7b6>
 8007c84:	4651      	mov	r1, sl
 8007c86:	4620      	mov	r0, r4
 8007c88:	f000 fd18 	bl	80086bc <__pow5mult>
 8007c8c:	4682      	mov	sl, r0
 8007c8e:	2101      	movs	r1, #1
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fc53 	bl	800853c <__i2b>
 8007c96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	f340 8081 	ble.w	8007da2 <_dtoa_r+0x8ca>
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4601      	mov	r1, r0
 8007ca4:	4620      	mov	r0, r4
 8007ca6:	f000 fd09 	bl	80086bc <__pow5mult>
 8007caa:	9b07      	ldr	r3, [sp, #28]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	4606      	mov	r6, r0
 8007cb0:	dd7a      	ble.n	8007da8 <_dtoa_r+0x8d0>
 8007cb2:	f04f 0800 	mov.w	r8, #0
 8007cb6:	6933      	ldr	r3, [r6, #16]
 8007cb8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007cbc:	6918      	ldr	r0, [r3, #16]
 8007cbe:	f000 fbef 	bl	80084a0 <__hi0bits>
 8007cc2:	f1c0 0020 	rsb	r0, r0, #32
 8007cc6:	9b06      	ldr	r3, [sp, #24]
 8007cc8:	4418      	add	r0, r3
 8007cca:	f010 001f 	ands.w	r0, r0, #31
 8007cce:	f000 8094 	beq.w	8007dfa <_dtoa_r+0x922>
 8007cd2:	f1c0 0320 	rsb	r3, r0, #32
 8007cd6:	2b04      	cmp	r3, #4
 8007cd8:	f340 8085 	ble.w	8007de6 <_dtoa_r+0x90e>
 8007cdc:	9b05      	ldr	r3, [sp, #20]
 8007cde:	f1c0 001c 	rsb	r0, r0, #28
 8007ce2:	4403      	add	r3, r0
 8007ce4:	9305      	str	r3, [sp, #20]
 8007ce6:	9b06      	ldr	r3, [sp, #24]
 8007ce8:	4403      	add	r3, r0
 8007cea:	4405      	add	r5, r0
 8007cec:	9306      	str	r3, [sp, #24]
 8007cee:	9b05      	ldr	r3, [sp, #20]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	dd05      	ble.n	8007d00 <_dtoa_r+0x828>
 8007cf4:	4651      	mov	r1, sl
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f000 fd39 	bl	8008770 <__lshift>
 8007cfe:	4682      	mov	sl, r0
 8007d00:	9b06      	ldr	r3, [sp, #24]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	dd05      	ble.n	8007d12 <_dtoa_r+0x83a>
 8007d06:	4631      	mov	r1, r6
 8007d08:	461a      	mov	r2, r3
 8007d0a:	4620      	mov	r0, r4
 8007d0c:	f000 fd30 	bl	8008770 <__lshift>
 8007d10:	4606      	mov	r6, r0
 8007d12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d072      	beq.n	8007dfe <_dtoa_r+0x926>
 8007d18:	4631      	mov	r1, r6
 8007d1a:	4650      	mov	r0, sl
 8007d1c:	f000 fd94 	bl	8008848 <__mcmp>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	da6c      	bge.n	8007dfe <_dtoa_r+0x926>
 8007d24:	2300      	movs	r3, #0
 8007d26:	4651      	mov	r1, sl
 8007d28:	220a      	movs	r2, #10
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f000 fb28 	bl	8008380 <__multadd>
 8007d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d36:	4682      	mov	sl, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f000 81b0 	beq.w	800809e <_dtoa_r+0xbc6>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	4639      	mov	r1, r7
 8007d42:	220a      	movs	r2, #10
 8007d44:	4620      	mov	r0, r4
 8007d46:	f000 fb1b 	bl	8008380 <__multadd>
 8007d4a:	9b01      	ldr	r3, [sp, #4]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	4607      	mov	r7, r0
 8007d50:	f300 8096 	bgt.w	8007e80 <_dtoa_r+0x9a8>
 8007d54:	9b07      	ldr	r3, [sp, #28]
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	dc59      	bgt.n	8007e0e <_dtoa_r+0x936>
 8007d5a:	e091      	b.n	8007e80 <_dtoa_r+0x9a8>
 8007d5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d62:	e758      	b.n	8007c16 <_dtoa_r+0x73e>
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	1e5e      	subs	r6, r3, #1
 8007d68:	9b08      	ldr	r3, [sp, #32]
 8007d6a:	42b3      	cmp	r3, r6
 8007d6c:	bfbf      	itttt	lt
 8007d6e:	9b08      	ldrlt	r3, [sp, #32]
 8007d70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007d72:	9608      	strlt	r6, [sp, #32]
 8007d74:	1af3      	sublt	r3, r6, r3
 8007d76:	bfb4      	ite	lt
 8007d78:	18d2      	addlt	r2, r2, r3
 8007d7a:	1b9e      	subge	r6, r3, r6
 8007d7c:	9b04      	ldr	r3, [sp, #16]
 8007d7e:	bfbc      	itt	lt
 8007d80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007d82:	2600      	movlt	r6, #0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	bfb7      	itett	lt
 8007d88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007d8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007d90:	1a9d      	sublt	r5, r3, r2
 8007d92:	2300      	movlt	r3, #0
 8007d94:	e741      	b.n	8007c1a <_dtoa_r+0x742>
 8007d96:	9e08      	ldr	r6, [sp, #32]
 8007d98:	9d05      	ldr	r5, [sp, #20]
 8007d9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d9c:	e748      	b.n	8007c30 <_dtoa_r+0x758>
 8007d9e:	9a08      	ldr	r2, [sp, #32]
 8007da0:	e770      	b.n	8007c84 <_dtoa_r+0x7ac>
 8007da2:	9b07      	ldr	r3, [sp, #28]
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	dc19      	bgt.n	8007ddc <_dtoa_r+0x904>
 8007da8:	9b02      	ldr	r3, [sp, #8]
 8007daa:	b9bb      	cbnz	r3, 8007ddc <_dtoa_r+0x904>
 8007dac:	9b03      	ldr	r3, [sp, #12]
 8007dae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007db2:	b99b      	cbnz	r3, 8007ddc <_dtoa_r+0x904>
 8007db4:	9b03      	ldr	r3, [sp, #12]
 8007db6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dba:	0d1b      	lsrs	r3, r3, #20
 8007dbc:	051b      	lsls	r3, r3, #20
 8007dbe:	b183      	cbz	r3, 8007de2 <_dtoa_r+0x90a>
 8007dc0:	9b05      	ldr	r3, [sp, #20]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	9305      	str	r3, [sp, #20]
 8007dc6:	9b06      	ldr	r3, [sp, #24]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	9306      	str	r3, [sp, #24]
 8007dcc:	f04f 0801 	mov.w	r8, #1
 8007dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f47f af6f 	bne.w	8007cb6 <_dtoa_r+0x7de>
 8007dd8:	2001      	movs	r0, #1
 8007dda:	e774      	b.n	8007cc6 <_dtoa_r+0x7ee>
 8007ddc:	f04f 0800 	mov.w	r8, #0
 8007de0:	e7f6      	b.n	8007dd0 <_dtoa_r+0x8f8>
 8007de2:	4698      	mov	r8, r3
 8007de4:	e7f4      	b.n	8007dd0 <_dtoa_r+0x8f8>
 8007de6:	d082      	beq.n	8007cee <_dtoa_r+0x816>
 8007de8:	9a05      	ldr	r2, [sp, #20]
 8007dea:	331c      	adds	r3, #28
 8007dec:	441a      	add	r2, r3
 8007dee:	9205      	str	r2, [sp, #20]
 8007df0:	9a06      	ldr	r2, [sp, #24]
 8007df2:	441a      	add	r2, r3
 8007df4:	441d      	add	r5, r3
 8007df6:	9206      	str	r2, [sp, #24]
 8007df8:	e779      	b.n	8007cee <_dtoa_r+0x816>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	e7f4      	b.n	8007de8 <_dtoa_r+0x910>
 8007dfe:	9b04      	ldr	r3, [sp, #16]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	dc37      	bgt.n	8007e74 <_dtoa_r+0x99c>
 8007e04:	9b07      	ldr	r3, [sp, #28]
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	dd34      	ble.n	8007e74 <_dtoa_r+0x99c>
 8007e0a:	9b04      	ldr	r3, [sp, #16]
 8007e0c:	9301      	str	r3, [sp, #4]
 8007e0e:	9b01      	ldr	r3, [sp, #4]
 8007e10:	b963      	cbnz	r3, 8007e2c <_dtoa_r+0x954>
 8007e12:	4631      	mov	r1, r6
 8007e14:	2205      	movs	r2, #5
 8007e16:	4620      	mov	r0, r4
 8007e18:	f000 fab2 	bl	8008380 <__multadd>
 8007e1c:	4601      	mov	r1, r0
 8007e1e:	4606      	mov	r6, r0
 8007e20:	4650      	mov	r0, sl
 8007e22:	f000 fd11 	bl	8008848 <__mcmp>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f73f adbb 	bgt.w	80079a2 <_dtoa_r+0x4ca>
 8007e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e2e:	9d00      	ldr	r5, [sp, #0]
 8007e30:	ea6f 0b03 	mvn.w	fp, r3
 8007e34:	f04f 0800 	mov.w	r8, #0
 8007e38:	4631      	mov	r1, r6
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f000 fa7e 	bl	800833c <_Bfree>
 8007e40:	2f00      	cmp	r7, #0
 8007e42:	f43f aeab 	beq.w	8007b9c <_dtoa_r+0x6c4>
 8007e46:	f1b8 0f00 	cmp.w	r8, #0
 8007e4a:	d005      	beq.n	8007e58 <_dtoa_r+0x980>
 8007e4c:	45b8      	cmp	r8, r7
 8007e4e:	d003      	beq.n	8007e58 <_dtoa_r+0x980>
 8007e50:	4641      	mov	r1, r8
 8007e52:	4620      	mov	r0, r4
 8007e54:	f000 fa72 	bl	800833c <_Bfree>
 8007e58:	4639      	mov	r1, r7
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fa6e 	bl	800833c <_Bfree>
 8007e60:	e69c      	b.n	8007b9c <_dtoa_r+0x6c4>
 8007e62:	2600      	movs	r6, #0
 8007e64:	4637      	mov	r7, r6
 8007e66:	e7e1      	b.n	8007e2c <_dtoa_r+0x954>
 8007e68:	46bb      	mov	fp, r7
 8007e6a:	4637      	mov	r7, r6
 8007e6c:	e599      	b.n	80079a2 <_dtoa_r+0x4ca>
 8007e6e:	bf00      	nop
 8007e70:	40240000 	.word	0x40240000
 8007e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 80c8 	beq.w	800800c <_dtoa_r+0xb34>
 8007e7c:	9b04      	ldr	r3, [sp, #16]
 8007e7e:	9301      	str	r3, [sp, #4]
 8007e80:	2d00      	cmp	r5, #0
 8007e82:	dd05      	ble.n	8007e90 <_dtoa_r+0x9b8>
 8007e84:	4639      	mov	r1, r7
 8007e86:	462a      	mov	r2, r5
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 fc71 	bl	8008770 <__lshift>
 8007e8e:	4607      	mov	r7, r0
 8007e90:	f1b8 0f00 	cmp.w	r8, #0
 8007e94:	d05b      	beq.n	8007f4e <_dtoa_r+0xa76>
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f000 fa0f 	bl	80082bc <_Balloc>
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	b928      	cbnz	r0, 8007eae <_dtoa_r+0x9d6>
 8007ea2:	4b83      	ldr	r3, [pc, #524]	; (80080b0 <_dtoa_r+0xbd8>)
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007eaa:	f7ff bb2e 	b.w	800750a <_dtoa_r+0x32>
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	3202      	adds	r2, #2
 8007eb2:	0092      	lsls	r2, r2, #2
 8007eb4:	f107 010c 	add.w	r1, r7, #12
 8007eb8:	300c      	adds	r0, #12
 8007eba:	f002 fb19 	bl	800a4f0 <memcpy>
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	f000 fc54 	bl	8008770 <__lshift>
 8007ec8:	9b00      	ldr	r3, [sp, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	9308      	str	r3, [sp, #32]
 8007ed6:	9b02      	ldr	r3, [sp, #8]
 8007ed8:	f003 0301 	and.w	r3, r3, #1
 8007edc:	46b8      	mov	r8, r7
 8007ede:	9306      	str	r3, [sp, #24]
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	9b04      	ldr	r3, [sp, #16]
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	4650      	mov	r0, sl
 8007eea:	9301      	str	r3, [sp, #4]
 8007eec:	f7ff fa6a 	bl	80073c4 <quorem>
 8007ef0:	4641      	mov	r1, r8
 8007ef2:	9002      	str	r0, [sp, #8]
 8007ef4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ef8:	4650      	mov	r0, sl
 8007efa:	f000 fca5 	bl	8008848 <__mcmp>
 8007efe:	463a      	mov	r2, r7
 8007f00:	9005      	str	r0, [sp, #20]
 8007f02:	4631      	mov	r1, r6
 8007f04:	4620      	mov	r0, r4
 8007f06:	f000 fcbb 	bl	8008880 <__mdiff>
 8007f0a:	68c2      	ldr	r2, [r0, #12]
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	bb02      	cbnz	r2, 8007f52 <_dtoa_r+0xa7a>
 8007f10:	4601      	mov	r1, r0
 8007f12:	4650      	mov	r0, sl
 8007f14:	f000 fc98 	bl	8008848 <__mcmp>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f20:	f000 fa0c 	bl	800833c <_Bfree>
 8007f24:	9b07      	ldr	r3, [sp, #28]
 8007f26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f28:	9d04      	ldr	r5, [sp, #16]
 8007f2a:	ea43 0102 	orr.w	r1, r3, r2
 8007f2e:	9b06      	ldr	r3, [sp, #24]
 8007f30:	4319      	orrs	r1, r3
 8007f32:	d110      	bne.n	8007f56 <_dtoa_r+0xa7e>
 8007f34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f38:	d029      	beq.n	8007f8e <_dtoa_r+0xab6>
 8007f3a:	9b05      	ldr	r3, [sp, #20]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	dd02      	ble.n	8007f46 <_dtoa_r+0xa6e>
 8007f40:	9b02      	ldr	r3, [sp, #8]
 8007f42:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007f46:	9b01      	ldr	r3, [sp, #4]
 8007f48:	f883 9000 	strb.w	r9, [r3]
 8007f4c:	e774      	b.n	8007e38 <_dtoa_r+0x960>
 8007f4e:	4638      	mov	r0, r7
 8007f50:	e7ba      	b.n	8007ec8 <_dtoa_r+0x9f0>
 8007f52:	2201      	movs	r2, #1
 8007f54:	e7e1      	b.n	8007f1a <_dtoa_r+0xa42>
 8007f56:	9b05      	ldr	r3, [sp, #20]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	db04      	blt.n	8007f66 <_dtoa_r+0xa8e>
 8007f5c:	9907      	ldr	r1, [sp, #28]
 8007f5e:	430b      	orrs	r3, r1
 8007f60:	9906      	ldr	r1, [sp, #24]
 8007f62:	430b      	orrs	r3, r1
 8007f64:	d120      	bne.n	8007fa8 <_dtoa_r+0xad0>
 8007f66:	2a00      	cmp	r2, #0
 8007f68:	dded      	ble.n	8007f46 <_dtoa_r+0xa6e>
 8007f6a:	4651      	mov	r1, sl
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	4620      	mov	r0, r4
 8007f70:	f000 fbfe 	bl	8008770 <__lshift>
 8007f74:	4631      	mov	r1, r6
 8007f76:	4682      	mov	sl, r0
 8007f78:	f000 fc66 	bl	8008848 <__mcmp>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	dc03      	bgt.n	8007f88 <_dtoa_r+0xab0>
 8007f80:	d1e1      	bne.n	8007f46 <_dtoa_r+0xa6e>
 8007f82:	f019 0f01 	tst.w	r9, #1
 8007f86:	d0de      	beq.n	8007f46 <_dtoa_r+0xa6e>
 8007f88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f8c:	d1d8      	bne.n	8007f40 <_dtoa_r+0xa68>
 8007f8e:	9a01      	ldr	r2, [sp, #4]
 8007f90:	2339      	movs	r3, #57	; 0x39
 8007f92:	7013      	strb	r3, [r2, #0]
 8007f94:	462b      	mov	r3, r5
 8007f96:	461d      	mov	r5, r3
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f9e:	2a39      	cmp	r2, #57	; 0x39
 8007fa0:	d06c      	beq.n	800807c <_dtoa_r+0xba4>
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	701a      	strb	r2, [r3, #0]
 8007fa6:	e747      	b.n	8007e38 <_dtoa_r+0x960>
 8007fa8:	2a00      	cmp	r2, #0
 8007faa:	dd07      	ble.n	8007fbc <_dtoa_r+0xae4>
 8007fac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fb0:	d0ed      	beq.n	8007f8e <_dtoa_r+0xab6>
 8007fb2:	9a01      	ldr	r2, [sp, #4]
 8007fb4:	f109 0301 	add.w	r3, r9, #1
 8007fb8:	7013      	strb	r3, [r2, #0]
 8007fba:	e73d      	b.n	8007e38 <_dtoa_r+0x960>
 8007fbc:	9b04      	ldr	r3, [sp, #16]
 8007fbe:	9a08      	ldr	r2, [sp, #32]
 8007fc0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d043      	beq.n	8008050 <_dtoa_r+0xb78>
 8007fc8:	4651      	mov	r1, sl
 8007fca:	2300      	movs	r3, #0
 8007fcc:	220a      	movs	r2, #10
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f000 f9d6 	bl	8008380 <__multadd>
 8007fd4:	45b8      	cmp	r8, r7
 8007fd6:	4682      	mov	sl, r0
 8007fd8:	f04f 0300 	mov.w	r3, #0
 8007fdc:	f04f 020a 	mov.w	r2, #10
 8007fe0:	4641      	mov	r1, r8
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	d107      	bne.n	8007ff6 <_dtoa_r+0xb1e>
 8007fe6:	f000 f9cb 	bl	8008380 <__multadd>
 8007fea:	4680      	mov	r8, r0
 8007fec:	4607      	mov	r7, r0
 8007fee:	9b04      	ldr	r3, [sp, #16]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	9304      	str	r3, [sp, #16]
 8007ff4:	e775      	b.n	8007ee2 <_dtoa_r+0xa0a>
 8007ff6:	f000 f9c3 	bl	8008380 <__multadd>
 8007ffa:	4639      	mov	r1, r7
 8007ffc:	4680      	mov	r8, r0
 8007ffe:	2300      	movs	r3, #0
 8008000:	220a      	movs	r2, #10
 8008002:	4620      	mov	r0, r4
 8008004:	f000 f9bc 	bl	8008380 <__multadd>
 8008008:	4607      	mov	r7, r0
 800800a:	e7f0      	b.n	8007fee <_dtoa_r+0xb16>
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	9301      	str	r3, [sp, #4]
 8008010:	9d00      	ldr	r5, [sp, #0]
 8008012:	4631      	mov	r1, r6
 8008014:	4650      	mov	r0, sl
 8008016:	f7ff f9d5 	bl	80073c4 <quorem>
 800801a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800801e:	9b00      	ldr	r3, [sp, #0]
 8008020:	f805 9b01 	strb.w	r9, [r5], #1
 8008024:	1aea      	subs	r2, r5, r3
 8008026:	9b01      	ldr	r3, [sp, #4]
 8008028:	4293      	cmp	r3, r2
 800802a:	dd07      	ble.n	800803c <_dtoa_r+0xb64>
 800802c:	4651      	mov	r1, sl
 800802e:	2300      	movs	r3, #0
 8008030:	220a      	movs	r2, #10
 8008032:	4620      	mov	r0, r4
 8008034:	f000 f9a4 	bl	8008380 <__multadd>
 8008038:	4682      	mov	sl, r0
 800803a:	e7ea      	b.n	8008012 <_dtoa_r+0xb3a>
 800803c:	9b01      	ldr	r3, [sp, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	bfc8      	it	gt
 8008042:	461d      	movgt	r5, r3
 8008044:	9b00      	ldr	r3, [sp, #0]
 8008046:	bfd8      	it	le
 8008048:	2501      	movle	r5, #1
 800804a:	441d      	add	r5, r3
 800804c:	f04f 0800 	mov.w	r8, #0
 8008050:	4651      	mov	r1, sl
 8008052:	2201      	movs	r2, #1
 8008054:	4620      	mov	r0, r4
 8008056:	f000 fb8b 	bl	8008770 <__lshift>
 800805a:	4631      	mov	r1, r6
 800805c:	4682      	mov	sl, r0
 800805e:	f000 fbf3 	bl	8008848 <__mcmp>
 8008062:	2800      	cmp	r0, #0
 8008064:	dc96      	bgt.n	8007f94 <_dtoa_r+0xabc>
 8008066:	d102      	bne.n	800806e <_dtoa_r+0xb96>
 8008068:	f019 0f01 	tst.w	r9, #1
 800806c:	d192      	bne.n	8007f94 <_dtoa_r+0xabc>
 800806e:	462b      	mov	r3, r5
 8008070:	461d      	mov	r5, r3
 8008072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008076:	2a30      	cmp	r2, #48	; 0x30
 8008078:	d0fa      	beq.n	8008070 <_dtoa_r+0xb98>
 800807a:	e6dd      	b.n	8007e38 <_dtoa_r+0x960>
 800807c:	9a00      	ldr	r2, [sp, #0]
 800807e:	429a      	cmp	r2, r3
 8008080:	d189      	bne.n	8007f96 <_dtoa_r+0xabe>
 8008082:	f10b 0b01 	add.w	fp, fp, #1
 8008086:	2331      	movs	r3, #49	; 0x31
 8008088:	e796      	b.n	8007fb8 <_dtoa_r+0xae0>
 800808a:	4b0a      	ldr	r3, [pc, #40]	; (80080b4 <_dtoa_r+0xbdc>)
 800808c:	f7ff ba99 	b.w	80075c2 <_dtoa_r+0xea>
 8008090:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008092:	2b00      	cmp	r3, #0
 8008094:	f47f aa6d 	bne.w	8007572 <_dtoa_r+0x9a>
 8008098:	4b07      	ldr	r3, [pc, #28]	; (80080b8 <_dtoa_r+0xbe0>)
 800809a:	f7ff ba92 	b.w	80075c2 <_dtoa_r+0xea>
 800809e:	9b01      	ldr	r3, [sp, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	dcb5      	bgt.n	8008010 <_dtoa_r+0xb38>
 80080a4:	9b07      	ldr	r3, [sp, #28]
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	f73f aeb1 	bgt.w	8007e0e <_dtoa_r+0x936>
 80080ac:	e7b0      	b.n	8008010 <_dtoa_r+0xb38>
 80080ae:	bf00      	nop
 80080b0:	0800cc9f 	.word	0x0800cc9f
 80080b4:	0800cf88 	.word	0x0800cf88
 80080b8:	0800cc23 	.word	0x0800cc23

080080bc <_free_r>:
 80080bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080be:	2900      	cmp	r1, #0
 80080c0:	d044      	beq.n	800814c <_free_r+0x90>
 80080c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080c6:	9001      	str	r0, [sp, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f1a1 0404 	sub.w	r4, r1, #4
 80080ce:	bfb8      	it	lt
 80080d0:	18e4      	addlt	r4, r4, r3
 80080d2:	f000 f8e7 	bl	80082a4 <__malloc_lock>
 80080d6:	4a1e      	ldr	r2, [pc, #120]	; (8008150 <_free_r+0x94>)
 80080d8:	9801      	ldr	r0, [sp, #4]
 80080da:	6813      	ldr	r3, [r2, #0]
 80080dc:	b933      	cbnz	r3, 80080ec <_free_r+0x30>
 80080de:	6063      	str	r3, [r4, #4]
 80080e0:	6014      	str	r4, [r2, #0]
 80080e2:	b003      	add	sp, #12
 80080e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080e8:	f000 b8e2 	b.w	80082b0 <__malloc_unlock>
 80080ec:	42a3      	cmp	r3, r4
 80080ee:	d908      	bls.n	8008102 <_free_r+0x46>
 80080f0:	6825      	ldr	r5, [r4, #0]
 80080f2:	1961      	adds	r1, r4, r5
 80080f4:	428b      	cmp	r3, r1
 80080f6:	bf01      	itttt	eq
 80080f8:	6819      	ldreq	r1, [r3, #0]
 80080fa:	685b      	ldreq	r3, [r3, #4]
 80080fc:	1949      	addeq	r1, r1, r5
 80080fe:	6021      	streq	r1, [r4, #0]
 8008100:	e7ed      	b.n	80080de <_free_r+0x22>
 8008102:	461a      	mov	r2, r3
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	b10b      	cbz	r3, 800810c <_free_r+0x50>
 8008108:	42a3      	cmp	r3, r4
 800810a:	d9fa      	bls.n	8008102 <_free_r+0x46>
 800810c:	6811      	ldr	r1, [r2, #0]
 800810e:	1855      	adds	r5, r2, r1
 8008110:	42a5      	cmp	r5, r4
 8008112:	d10b      	bne.n	800812c <_free_r+0x70>
 8008114:	6824      	ldr	r4, [r4, #0]
 8008116:	4421      	add	r1, r4
 8008118:	1854      	adds	r4, r2, r1
 800811a:	42a3      	cmp	r3, r4
 800811c:	6011      	str	r1, [r2, #0]
 800811e:	d1e0      	bne.n	80080e2 <_free_r+0x26>
 8008120:	681c      	ldr	r4, [r3, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	6053      	str	r3, [r2, #4]
 8008126:	440c      	add	r4, r1
 8008128:	6014      	str	r4, [r2, #0]
 800812a:	e7da      	b.n	80080e2 <_free_r+0x26>
 800812c:	d902      	bls.n	8008134 <_free_r+0x78>
 800812e:	230c      	movs	r3, #12
 8008130:	6003      	str	r3, [r0, #0]
 8008132:	e7d6      	b.n	80080e2 <_free_r+0x26>
 8008134:	6825      	ldr	r5, [r4, #0]
 8008136:	1961      	adds	r1, r4, r5
 8008138:	428b      	cmp	r3, r1
 800813a:	bf04      	itt	eq
 800813c:	6819      	ldreq	r1, [r3, #0]
 800813e:	685b      	ldreq	r3, [r3, #4]
 8008140:	6063      	str	r3, [r4, #4]
 8008142:	bf04      	itt	eq
 8008144:	1949      	addeq	r1, r1, r5
 8008146:	6021      	streq	r1, [r4, #0]
 8008148:	6054      	str	r4, [r2, #4]
 800814a:	e7ca      	b.n	80080e2 <_free_r+0x26>
 800814c:	b003      	add	sp, #12
 800814e:	bd30      	pop	{r4, r5, pc}
 8008150:	20000654 	.word	0x20000654

08008154 <malloc>:
 8008154:	4b02      	ldr	r3, [pc, #8]	; (8008160 <malloc+0xc>)
 8008156:	4601      	mov	r1, r0
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	f000 b823 	b.w	80081a4 <_malloc_r>
 800815e:	bf00      	nop
 8008160:	20000064 	.word	0x20000064

08008164 <sbrk_aligned>:
 8008164:	b570      	push	{r4, r5, r6, lr}
 8008166:	4e0e      	ldr	r6, [pc, #56]	; (80081a0 <sbrk_aligned+0x3c>)
 8008168:	460c      	mov	r4, r1
 800816a:	6831      	ldr	r1, [r6, #0]
 800816c:	4605      	mov	r5, r0
 800816e:	b911      	cbnz	r1, 8008176 <sbrk_aligned+0x12>
 8008170:	f002 f9ae 	bl	800a4d0 <_sbrk_r>
 8008174:	6030      	str	r0, [r6, #0]
 8008176:	4621      	mov	r1, r4
 8008178:	4628      	mov	r0, r5
 800817a:	f002 f9a9 	bl	800a4d0 <_sbrk_r>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	d00a      	beq.n	8008198 <sbrk_aligned+0x34>
 8008182:	1cc4      	adds	r4, r0, #3
 8008184:	f024 0403 	bic.w	r4, r4, #3
 8008188:	42a0      	cmp	r0, r4
 800818a:	d007      	beq.n	800819c <sbrk_aligned+0x38>
 800818c:	1a21      	subs	r1, r4, r0
 800818e:	4628      	mov	r0, r5
 8008190:	f002 f99e 	bl	800a4d0 <_sbrk_r>
 8008194:	3001      	adds	r0, #1
 8008196:	d101      	bne.n	800819c <sbrk_aligned+0x38>
 8008198:	f04f 34ff 	mov.w	r4, #4294967295
 800819c:	4620      	mov	r0, r4
 800819e:	bd70      	pop	{r4, r5, r6, pc}
 80081a0:	20000658 	.word	0x20000658

080081a4 <_malloc_r>:
 80081a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a8:	1ccd      	adds	r5, r1, #3
 80081aa:	f025 0503 	bic.w	r5, r5, #3
 80081ae:	3508      	adds	r5, #8
 80081b0:	2d0c      	cmp	r5, #12
 80081b2:	bf38      	it	cc
 80081b4:	250c      	movcc	r5, #12
 80081b6:	2d00      	cmp	r5, #0
 80081b8:	4607      	mov	r7, r0
 80081ba:	db01      	blt.n	80081c0 <_malloc_r+0x1c>
 80081bc:	42a9      	cmp	r1, r5
 80081be:	d905      	bls.n	80081cc <_malloc_r+0x28>
 80081c0:	230c      	movs	r3, #12
 80081c2:	603b      	str	r3, [r7, #0]
 80081c4:	2600      	movs	r6, #0
 80081c6:	4630      	mov	r0, r6
 80081c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80082a0 <_malloc_r+0xfc>
 80081d0:	f000 f868 	bl	80082a4 <__malloc_lock>
 80081d4:	f8d8 3000 	ldr.w	r3, [r8]
 80081d8:	461c      	mov	r4, r3
 80081da:	bb5c      	cbnz	r4, 8008234 <_malloc_r+0x90>
 80081dc:	4629      	mov	r1, r5
 80081de:	4638      	mov	r0, r7
 80081e0:	f7ff ffc0 	bl	8008164 <sbrk_aligned>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	4604      	mov	r4, r0
 80081e8:	d155      	bne.n	8008296 <_malloc_r+0xf2>
 80081ea:	f8d8 4000 	ldr.w	r4, [r8]
 80081ee:	4626      	mov	r6, r4
 80081f0:	2e00      	cmp	r6, #0
 80081f2:	d145      	bne.n	8008280 <_malloc_r+0xdc>
 80081f4:	2c00      	cmp	r4, #0
 80081f6:	d048      	beq.n	800828a <_malloc_r+0xe6>
 80081f8:	6823      	ldr	r3, [r4, #0]
 80081fa:	4631      	mov	r1, r6
 80081fc:	4638      	mov	r0, r7
 80081fe:	eb04 0903 	add.w	r9, r4, r3
 8008202:	f002 f965 	bl	800a4d0 <_sbrk_r>
 8008206:	4581      	cmp	r9, r0
 8008208:	d13f      	bne.n	800828a <_malloc_r+0xe6>
 800820a:	6821      	ldr	r1, [r4, #0]
 800820c:	1a6d      	subs	r5, r5, r1
 800820e:	4629      	mov	r1, r5
 8008210:	4638      	mov	r0, r7
 8008212:	f7ff ffa7 	bl	8008164 <sbrk_aligned>
 8008216:	3001      	adds	r0, #1
 8008218:	d037      	beq.n	800828a <_malloc_r+0xe6>
 800821a:	6823      	ldr	r3, [r4, #0]
 800821c:	442b      	add	r3, r5
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	f8d8 3000 	ldr.w	r3, [r8]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d038      	beq.n	800829a <_malloc_r+0xf6>
 8008228:	685a      	ldr	r2, [r3, #4]
 800822a:	42a2      	cmp	r2, r4
 800822c:	d12b      	bne.n	8008286 <_malloc_r+0xe2>
 800822e:	2200      	movs	r2, #0
 8008230:	605a      	str	r2, [r3, #4]
 8008232:	e00f      	b.n	8008254 <_malloc_r+0xb0>
 8008234:	6822      	ldr	r2, [r4, #0]
 8008236:	1b52      	subs	r2, r2, r5
 8008238:	d41f      	bmi.n	800827a <_malloc_r+0xd6>
 800823a:	2a0b      	cmp	r2, #11
 800823c:	d917      	bls.n	800826e <_malloc_r+0xca>
 800823e:	1961      	adds	r1, r4, r5
 8008240:	42a3      	cmp	r3, r4
 8008242:	6025      	str	r5, [r4, #0]
 8008244:	bf18      	it	ne
 8008246:	6059      	strne	r1, [r3, #4]
 8008248:	6863      	ldr	r3, [r4, #4]
 800824a:	bf08      	it	eq
 800824c:	f8c8 1000 	streq.w	r1, [r8]
 8008250:	5162      	str	r2, [r4, r5]
 8008252:	604b      	str	r3, [r1, #4]
 8008254:	4638      	mov	r0, r7
 8008256:	f104 060b 	add.w	r6, r4, #11
 800825a:	f000 f829 	bl	80082b0 <__malloc_unlock>
 800825e:	f026 0607 	bic.w	r6, r6, #7
 8008262:	1d23      	adds	r3, r4, #4
 8008264:	1af2      	subs	r2, r6, r3
 8008266:	d0ae      	beq.n	80081c6 <_malloc_r+0x22>
 8008268:	1b9b      	subs	r3, r3, r6
 800826a:	50a3      	str	r3, [r4, r2]
 800826c:	e7ab      	b.n	80081c6 <_malloc_r+0x22>
 800826e:	42a3      	cmp	r3, r4
 8008270:	6862      	ldr	r2, [r4, #4]
 8008272:	d1dd      	bne.n	8008230 <_malloc_r+0x8c>
 8008274:	f8c8 2000 	str.w	r2, [r8]
 8008278:	e7ec      	b.n	8008254 <_malloc_r+0xb0>
 800827a:	4623      	mov	r3, r4
 800827c:	6864      	ldr	r4, [r4, #4]
 800827e:	e7ac      	b.n	80081da <_malloc_r+0x36>
 8008280:	4634      	mov	r4, r6
 8008282:	6876      	ldr	r6, [r6, #4]
 8008284:	e7b4      	b.n	80081f0 <_malloc_r+0x4c>
 8008286:	4613      	mov	r3, r2
 8008288:	e7cc      	b.n	8008224 <_malloc_r+0x80>
 800828a:	230c      	movs	r3, #12
 800828c:	603b      	str	r3, [r7, #0]
 800828e:	4638      	mov	r0, r7
 8008290:	f000 f80e 	bl	80082b0 <__malloc_unlock>
 8008294:	e797      	b.n	80081c6 <_malloc_r+0x22>
 8008296:	6025      	str	r5, [r4, #0]
 8008298:	e7dc      	b.n	8008254 <_malloc_r+0xb0>
 800829a:	605b      	str	r3, [r3, #4]
 800829c:	deff      	udf	#255	; 0xff
 800829e:	bf00      	nop
 80082a0:	20000654 	.word	0x20000654

080082a4 <__malloc_lock>:
 80082a4:	4801      	ldr	r0, [pc, #4]	; (80082ac <__malloc_lock+0x8>)
 80082a6:	f7ff b87c 	b.w	80073a2 <__retarget_lock_acquire_recursive>
 80082aa:	bf00      	nop
 80082ac:	20000650 	.word	0x20000650

080082b0 <__malloc_unlock>:
 80082b0:	4801      	ldr	r0, [pc, #4]	; (80082b8 <__malloc_unlock+0x8>)
 80082b2:	f7ff b877 	b.w	80073a4 <__retarget_lock_release_recursive>
 80082b6:	bf00      	nop
 80082b8:	20000650 	.word	0x20000650

080082bc <_Balloc>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	69c6      	ldr	r6, [r0, #28]
 80082c0:	4604      	mov	r4, r0
 80082c2:	460d      	mov	r5, r1
 80082c4:	b976      	cbnz	r6, 80082e4 <_Balloc+0x28>
 80082c6:	2010      	movs	r0, #16
 80082c8:	f7ff ff44 	bl	8008154 <malloc>
 80082cc:	4602      	mov	r2, r0
 80082ce:	61e0      	str	r0, [r4, #28]
 80082d0:	b920      	cbnz	r0, 80082dc <_Balloc+0x20>
 80082d2:	4b18      	ldr	r3, [pc, #96]	; (8008334 <_Balloc+0x78>)
 80082d4:	4818      	ldr	r0, [pc, #96]	; (8008338 <_Balloc+0x7c>)
 80082d6:	216b      	movs	r1, #107	; 0x6b
 80082d8:	f002 f922 	bl	800a520 <__assert_func>
 80082dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082e0:	6006      	str	r6, [r0, #0]
 80082e2:	60c6      	str	r6, [r0, #12]
 80082e4:	69e6      	ldr	r6, [r4, #28]
 80082e6:	68f3      	ldr	r3, [r6, #12]
 80082e8:	b183      	cbz	r3, 800830c <_Balloc+0x50>
 80082ea:	69e3      	ldr	r3, [r4, #28]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082f2:	b9b8      	cbnz	r0, 8008324 <_Balloc+0x68>
 80082f4:	2101      	movs	r1, #1
 80082f6:	fa01 f605 	lsl.w	r6, r1, r5
 80082fa:	1d72      	adds	r2, r6, #5
 80082fc:	0092      	lsls	r2, r2, #2
 80082fe:	4620      	mov	r0, r4
 8008300:	f002 f92c 	bl	800a55c <_calloc_r>
 8008304:	b160      	cbz	r0, 8008320 <_Balloc+0x64>
 8008306:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800830a:	e00e      	b.n	800832a <_Balloc+0x6e>
 800830c:	2221      	movs	r2, #33	; 0x21
 800830e:	2104      	movs	r1, #4
 8008310:	4620      	mov	r0, r4
 8008312:	f002 f923 	bl	800a55c <_calloc_r>
 8008316:	69e3      	ldr	r3, [r4, #28]
 8008318:	60f0      	str	r0, [r6, #12]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1e4      	bne.n	80082ea <_Balloc+0x2e>
 8008320:	2000      	movs	r0, #0
 8008322:	bd70      	pop	{r4, r5, r6, pc}
 8008324:	6802      	ldr	r2, [r0, #0]
 8008326:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800832a:	2300      	movs	r3, #0
 800832c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008330:	e7f7      	b.n	8008322 <_Balloc+0x66>
 8008332:	bf00      	nop
 8008334:	0800cc30 	.word	0x0800cc30
 8008338:	0800ccb0 	.word	0x0800ccb0

0800833c <_Bfree>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	69c6      	ldr	r6, [r0, #28]
 8008340:	4605      	mov	r5, r0
 8008342:	460c      	mov	r4, r1
 8008344:	b976      	cbnz	r6, 8008364 <_Bfree+0x28>
 8008346:	2010      	movs	r0, #16
 8008348:	f7ff ff04 	bl	8008154 <malloc>
 800834c:	4602      	mov	r2, r0
 800834e:	61e8      	str	r0, [r5, #28]
 8008350:	b920      	cbnz	r0, 800835c <_Bfree+0x20>
 8008352:	4b09      	ldr	r3, [pc, #36]	; (8008378 <_Bfree+0x3c>)
 8008354:	4809      	ldr	r0, [pc, #36]	; (800837c <_Bfree+0x40>)
 8008356:	218f      	movs	r1, #143	; 0x8f
 8008358:	f002 f8e2 	bl	800a520 <__assert_func>
 800835c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008360:	6006      	str	r6, [r0, #0]
 8008362:	60c6      	str	r6, [r0, #12]
 8008364:	b13c      	cbz	r4, 8008376 <_Bfree+0x3a>
 8008366:	69eb      	ldr	r3, [r5, #28]
 8008368:	6862      	ldr	r2, [r4, #4]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008370:	6021      	str	r1, [r4, #0]
 8008372:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	0800cc30 	.word	0x0800cc30
 800837c:	0800ccb0 	.word	0x0800ccb0

08008380 <__multadd>:
 8008380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008384:	690d      	ldr	r5, [r1, #16]
 8008386:	4607      	mov	r7, r0
 8008388:	460c      	mov	r4, r1
 800838a:	461e      	mov	r6, r3
 800838c:	f101 0c14 	add.w	ip, r1, #20
 8008390:	2000      	movs	r0, #0
 8008392:	f8dc 3000 	ldr.w	r3, [ip]
 8008396:	b299      	uxth	r1, r3
 8008398:	fb02 6101 	mla	r1, r2, r1, r6
 800839c:	0c1e      	lsrs	r6, r3, #16
 800839e:	0c0b      	lsrs	r3, r1, #16
 80083a0:	fb02 3306 	mla	r3, r2, r6, r3
 80083a4:	b289      	uxth	r1, r1
 80083a6:	3001      	adds	r0, #1
 80083a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083ac:	4285      	cmp	r5, r0
 80083ae:	f84c 1b04 	str.w	r1, [ip], #4
 80083b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083b6:	dcec      	bgt.n	8008392 <__multadd+0x12>
 80083b8:	b30e      	cbz	r6, 80083fe <__multadd+0x7e>
 80083ba:	68a3      	ldr	r3, [r4, #8]
 80083bc:	42ab      	cmp	r3, r5
 80083be:	dc19      	bgt.n	80083f4 <__multadd+0x74>
 80083c0:	6861      	ldr	r1, [r4, #4]
 80083c2:	4638      	mov	r0, r7
 80083c4:	3101      	adds	r1, #1
 80083c6:	f7ff ff79 	bl	80082bc <_Balloc>
 80083ca:	4680      	mov	r8, r0
 80083cc:	b928      	cbnz	r0, 80083da <__multadd+0x5a>
 80083ce:	4602      	mov	r2, r0
 80083d0:	4b0c      	ldr	r3, [pc, #48]	; (8008404 <__multadd+0x84>)
 80083d2:	480d      	ldr	r0, [pc, #52]	; (8008408 <__multadd+0x88>)
 80083d4:	21ba      	movs	r1, #186	; 0xba
 80083d6:	f002 f8a3 	bl	800a520 <__assert_func>
 80083da:	6922      	ldr	r2, [r4, #16]
 80083dc:	3202      	adds	r2, #2
 80083de:	f104 010c 	add.w	r1, r4, #12
 80083e2:	0092      	lsls	r2, r2, #2
 80083e4:	300c      	adds	r0, #12
 80083e6:	f002 f883 	bl	800a4f0 <memcpy>
 80083ea:	4621      	mov	r1, r4
 80083ec:	4638      	mov	r0, r7
 80083ee:	f7ff ffa5 	bl	800833c <_Bfree>
 80083f2:	4644      	mov	r4, r8
 80083f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083f8:	3501      	adds	r5, #1
 80083fa:	615e      	str	r6, [r3, #20]
 80083fc:	6125      	str	r5, [r4, #16]
 80083fe:	4620      	mov	r0, r4
 8008400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008404:	0800cc9f 	.word	0x0800cc9f
 8008408:	0800ccb0 	.word	0x0800ccb0

0800840c <__s2b>:
 800840c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008410:	460c      	mov	r4, r1
 8008412:	4615      	mov	r5, r2
 8008414:	461f      	mov	r7, r3
 8008416:	2209      	movs	r2, #9
 8008418:	3308      	adds	r3, #8
 800841a:	4606      	mov	r6, r0
 800841c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008420:	2100      	movs	r1, #0
 8008422:	2201      	movs	r2, #1
 8008424:	429a      	cmp	r2, r3
 8008426:	db09      	blt.n	800843c <__s2b+0x30>
 8008428:	4630      	mov	r0, r6
 800842a:	f7ff ff47 	bl	80082bc <_Balloc>
 800842e:	b940      	cbnz	r0, 8008442 <__s2b+0x36>
 8008430:	4602      	mov	r2, r0
 8008432:	4b19      	ldr	r3, [pc, #100]	; (8008498 <__s2b+0x8c>)
 8008434:	4819      	ldr	r0, [pc, #100]	; (800849c <__s2b+0x90>)
 8008436:	21d3      	movs	r1, #211	; 0xd3
 8008438:	f002 f872 	bl	800a520 <__assert_func>
 800843c:	0052      	lsls	r2, r2, #1
 800843e:	3101      	adds	r1, #1
 8008440:	e7f0      	b.n	8008424 <__s2b+0x18>
 8008442:	9b08      	ldr	r3, [sp, #32]
 8008444:	6143      	str	r3, [r0, #20]
 8008446:	2d09      	cmp	r5, #9
 8008448:	f04f 0301 	mov.w	r3, #1
 800844c:	6103      	str	r3, [r0, #16]
 800844e:	dd16      	ble.n	800847e <__s2b+0x72>
 8008450:	f104 0909 	add.w	r9, r4, #9
 8008454:	46c8      	mov	r8, r9
 8008456:	442c      	add	r4, r5
 8008458:	f818 3b01 	ldrb.w	r3, [r8], #1
 800845c:	4601      	mov	r1, r0
 800845e:	3b30      	subs	r3, #48	; 0x30
 8008460:	220a      	movs	r2, #10
 8008462:	4630      	mov	r0, r6
 8008464:	f7ff ff8c 	bl	8008380 <__multadd>
 8008468:	45a0      	cmp	r8, r4
 800846a:	d1f5      	bne.n	8008458 <__s2b+0x4c>
 800846c:	f1a5 0408 	sub.w	r4, r5, #8
 8008470:	444c      	add	r4, r9
 8008472:	1b2d      	subs	r5, r5, r4
 8008474:	1963      	adds	r3, r4, r5
 8008476:	42bb      	cmp	r3, r7
 8008478:	db04      	blt.n	8008484 <__s2b+0x78>
 800847a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800847e:	340a      	adds	r4, #10
 8008480:	2509      	movs	r5, #9
 8008482:	e7f6      	b.n	8008472 <__s2b+0x66>
 8008484:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008488:	4601      	mov	r1, r0
 800848a:	3b30      	subs	r3, #48	; 0x30
 800848c:	220a      	movs	r2, #10
 800848e:	4630      	mov	r0, r6
 8008490:	f7ff ff76 	bl	8008380 <__multadd>
 8008494:	e7ee      	b.n	8008474 <__s2b+0x68>
 8008496:	bf00      	nop
 8008498:	0800cc9f 	.word	0x0800cc9f
 800849c:	0800ccb0 	.word	0x0800ccb0

080084a0 <__hi0bits>:
 80084a0:	0c03      	lsrs	r3, r0, #16
 80084a2:	041b      	lsls	r3, r3, #16
 80084a4:	b9d3      	cbnz	r3, 80084dc <__hi0bits+0x3c>
 80084a6:	0400      	lsls	r0, r0, #16
 80084a8:	2310      	movs	r3, #16
 80084aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80084ae:	bf04      	itt	eq
 80084b0:	0200      	lsleq	r0, r0, #8
 80084b2:	3308      	addeq	r3, #8
 80084b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80084b8:	bf04      	itt	eq
 80084ba:	0100      	lsleq	r0, r0, #4
 80084bc:	3304      	addeq	r3, #4
 80084be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80084c2:	bf04      	itt	eq
 80084c4:	0080      	lsleq	r0, r0, #2
 80084c6:	3302      	addeq	r3, #2
 80084c8:	2800      	cmp	r0, #0
 80084ca:	db05      	blt.n	80084d8 <__hi0bits+0x38>
 80084cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80084d0:	f103 0301 	add.w	r3, r3, #1
 80084d4:	bf08      	it	eq
 80084d6:	2320      	moveq	r3, #32
 80084d8:	4618      	mov	r0, r3
 80084da:	4770      	bx	lr
 80084dc:	2300      	movs	r3, #0
 80084de:	e7e4      	b.n	80084aa <__hi0bits+0xa>

080084e0 <__lo0bits>:
 80084e0:	6803      	ldr	r3, [r0, #0]
 80084e2:	f013 0207 	ands.w	r2, r3, #7
 80084e6:	d00c      	beq.n	8008502 <__lo0bits+0x22>
 80084e8:	07d9      	lsls	r1, r3, #31
 80084ea:	d422      	bmi.n	8008532 <__lo0bits+0x52>
 80084ec:	079a      	lsls	r2, r3, #30
 80084ee:	bf49      	itett	mi
 80084f0:	085b      	lsrmi	r3, r3, #1
 80084f2:	089b      	lsrpl	r3, r3, #2
 80084f4:	6003      	strmi	r3, [r0, #0]
 80084f6:	2201      	movmi	r2, #1
 80084f8:	bf5c      	itt	pl
 80084fa:	6003      	strpl	r3, [r0, #0]
 80084fc:	2202      	movpl	r2, #2
 80084fe:	4610      	mov	r0, r2
 8008500:	4770      	bx	lr
 8008502:	b299      	uxth	r1, r3
 8008504:	b909      	cbnz	r1, 800850a <__lo0bits+0x2a>
 8008506:	0c1b      	lsrs	r3, r3, #16
 8008508:	2210      	movs	r2, #16
 800850a:	b2d9      	uxtb	r1, r3
 800850c:	b909      	cbnz	r1, 8008512 <__lo0bits+0x32>
 800850e:	3208      	adds	r2, #8
 8008510:	0a1b      	lsrs	r3, r3, #8
 8008512:	0719      	lsls	r1, r3, #28
 8008514:	bf04      	itt	eq
 8008516:	091b      	lsreq	r3, r3, #4
 8008518:	3204      	addeq	r2, #4
 800851a:	0799      	lsls	r1, r3, #30
 800851c:	bf04      	itt	eq
 800851e:	089b      	lsreq	r3, r3, #2
 8008520:	3202      	addeq	r2, #2
 8008522:	07d9      	lsls	r1, r3, #31
 8008524:	d403      	bmi.n	800852e <__lo0bits+0x4e>
 8008526:	085b      	lsrs	r3, r3, #1
 8008528:	f102 0201 	add.w	r2, r2, #1
 800852c:	d003      	beq.n	8008536 <__lo0bits+0x56>
 800852e:	6003      	str	r3, [r0, #0]
 8008530:	e7e5      	b.n	80084fe <__lo0bits+0x1e>
 8008532:	2200      	movs	r2, #0
 8008534:	e7e3      	b.n	80084fe <__lo0bits+0x1e>
 8008536:	2220      	movs	r2, #32
 8008538:	e7e1      	b.n	80084fe <__lo0bits+0x1e>
	...

0800853c <__i2b>:
 800853c:	b510      	push	{r4, lr}
 800853e:	460c      	mov	r4, r1
 8008540:	2101      	movs	r1, #1
 8008542:	f7ff febb 	bl	80082bc <_Balloc>
 8008546:	4602      	mov	r2, r0
 8008548:	b928      	cbnz	r0, 8008556 <__i2b+0x1a>
 800854a:	4b05      	ldr	r3, [pc, #20]	; (8008560 <__i2b+0x24>)
 800854c:	4805      	ldr	r0, [pc, #20]	; (8008564 <__i2b+0x28>)
 800854e:	f240 1145 	movw	r1, #325	; 0x145
 8008552:	f001 ffe5 	bl	800a520 <__assert_func>
 8008556:	2301      	movs	r3, #1
 8008558:	6144      	str	r4, [r0, #20]
 800855a:	6103      	str	r3, [r0, #16]
 800855c:	bd10      	pop	{r4, pc}
 800855e:	bf00      	nop
 8008560:	0800cc9f 	.word	0x0800cc9f
 8008564:	0800ccb0 	.word	0x0800ccb0

08008568 <__multiply>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	4691      	mov	r9, r2
 800856e:	690a      	ldr	r2, [r1, #16]
 8008570:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008574:	429a      	cmp	r2, r3
 8008576:	bfb8      	it	lt
 8008578:	460b      	movlt	r3, r1
 800857a:	460c      	mov	r4, r1
 800857c:	bfbc      	itt	lt
 800857e:	464c      	movlt	r4, r9
 8008580:	4699      	movlt	r9, r3
 8008582:	6927      	ldr	r7, [r4, #16]
 8008584:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008588:	68a3      	ldr	r3, [r4, #8]
 800858a:	6861      	ldr	r1, [r4, #4]
 800858c:	eb07 060a 	add.w	r6, r7, sl
 8008590:	42b3      	cmp	r3, r6
 8008592:	b085      	sub	sp, #20
 8008594:	bfb8      	it	lt
 8008596:	3101      	addlt	r1, #1
 8008598:	f7ff fe90 	bl	80082bc <_Balloc>
 800859c:	b930      	cbnz	r0, 80085ac <__multiply+0x44>
 800859e:	4602      	mov	r2, r0
 80085a0:	4b44      	ldr	r3, [pc, #272]	; (80086b4 <__multiply+0x14c>)
 80085a2:	4845      	ldr	r0, [pc, #276]	; (80086b8 <__multiply+0x150>)
 80085a4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80085a8:	f001 ffba 	bl	800a520 <__assert_func>
 80085ac:	f100 0514 	add.w	r5, r0, #20
 80085b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085b4:	462b      	mov	r3, r5
 80085b6:	2200      	movs	r2, #0
 80085b8:	4543      	cmp	r3, r8
 80085ba:	d321      	bcc.n	8008600 <__multiply+0x98>
 80085bc:	f104 0314 	add.w	r3, r4, #20
 80085c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80085c4:	f109 0314 	add.w	r3, r9, #20
 80085c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80085cc:	9202      	str	r2, [sp, #8]
 80085ce:	1b3a      	subs	r2, r7, r4
 80085d0:	3a15      	subs	r2, #21
 80085d2:	f022 0203 	bic.w	r2, r2, #3
 80085d6:	3204      	adds	r2, #4
 80085d8:	f104 0115 	add.w	r1, r4, #21
 80085dc:	428f      	cmp	r7, r1
 80085de:	bf38      	it	cc
 80085e0:	2204      	movcc	r2, #4
 80085e2:	9201      	str	r2, [sp, #4]
 80085e4:	9a02      	ldr	r2, [sp, #8]
 80085e6:	9303      	str	r3, [sp, #12]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d80c      	bhi.n	8008606 <__multiply+0x9e>
 80085ec:	2e00      	cmp	r6, #0
 80085ee:	dd03      	ble.n	80085f8 <__multiply+0x90>
 80085f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d05b      	beq.n	80086b0 <__multiply+0x148>
 80085f8:	6106      	str	r6, [r0, #16]
 80085fa:	b005      	add	sp, #20
 80085fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	f843 2b04 	str.w	r2, [r3], #4
 8008604:	e7d8      	b.n	80085b8 <__multiply+0x50>
 8008606:	f8b3 a000 	ldrh.w	sl, [r3]
 800860a:	f1ba 0f00 	cmp.w	sl, #0
 800860e:	d024      	beq.n	800865a <__multiply+0xf2>
 8008610:	f104 0e14 	add.w	lr, r4, #20
 8008614:	46a9      	mov	r9, r5
 8008616:	f04f 0c00 	mov.w	ip, #0
 800861a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800861e:	f8d9 1000 	ldr.w	r1, [r9]
 8008622:	fa1f fb82 	uxth.w	fp, r2
 8008626:	b289      	uxth	r1, r1
 8008628:	fb0a 110b 	mla	r1, sl, fp, r1
 800862c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008630:	f8d9 2000 	ldr.w	r2, [r9]
 8008634:	4461      	add	r1, ip
 8008636:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800863a:	fb0a c20b 	mla	r2, sl, fp, ip
 800863e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008642:	b289      	uxth	r1, r1
 8008644:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008648:	4577      	cmp	r7, lr
 800864a:	f849 1b04 	str.w	r1, [r9], #4
 800864e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008652:	d8e2      	bhi.n	800861a <__multiply+0xb2>
 8008654:	9a01      	ldr	r2, [sp, #4]
 8008656:	f845 c002 	str.w	ip, [r5, r2]
 800865a:	9a03      	ldr	r2, [sp, #12]
 800865c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008660:	3304      	adds	r3, #4
 8008662:	f1b9 0f00 	cmp.w	r9, #0
 8008666:	d021      	beq.n	80086ac <__multiply+0x144>
 8008668:	6829      	ldr	r1, [r5, #0]
 800866a:	f104 0c14 	add.w	ip, r4, #20
 800866e:	46ae      	mov	lr, r5
 8008670:	f04f 0a00 	mov.w	sl, #0
 8008674:	f8bc b000 	ldrh.w	fp, [ip]
 8008678:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800867c:	fb09 220b 	mla	r2, r9, fp, r2
 8008680:	4452      	add	r2, sl
 8008682:	b289      	uxth	r1, r1
 8008684:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008688:	f84e 1b04 	str.w	r1, [lr], #4
 800868c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008690:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008694:	f8be 1000 	ldrh.w	r1, [lr]
 8008698:	fb09 110a 	mla	r1, r9, sl, r1
 800869c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80086a0:	4567      	cmp	r7, ip
 80086a2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086a6:	d8e5      	bhi.n	8008674 <__multiply+0x10c>
 80086a8:	9a01      	ldr	r2, [sp, #4]
 80086aa:	50a9      	str	r1, [r5, r2]
 80086ac:	3504      	adds	r5, #4
 80086ae:	e799      	b.n	80085e4 <__multiply+0x7c>
 80086b0:	3e01      	subs	r6, #1
 80086b2:	e79b      	b.n	80085ec <__multiply+0x84>
 80086b4:	0800cc9f 	.word	0x0800cc9f
 80086b8:	0800ccb0 	.word	0x0800ccb0

080086bc <__pow5mult>:
 80086bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c0:	4615      	mov	r5, r2
 80086c2:	f012 0203 	ands.w	r2, r2, #3
 80086c6:	4606      	mov	r6, r0
 80086c8:	460f      	mov	r7, r1
 80086ca:	d007      	beq.n	80086dc <__pow5mult+0x20>
 80086cc:	4c25      	ldr	r4, [pc, #148]	; (8008764 <__pow5mult+0xa8>)
 80086ce:	3a01      	subs	r2, #1
 80086d0:	2300      	movs	r3, #0
 80086d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086d6:	f7ff fe53 	bl	8008380 <__multadd>
 80086da:	4607      	mov	r7, r0
 80086dc:	10ad      	asrs	r5, r5, #2
 80086de:	d03d      	beq.n	800875c <__pow5mult+0xa0>
 80086e0:	69f4      	ldr	r4, [r6, #28]
 80086e2:	b97c      	cbnz	r4, 8008704 <__pow5mult+0x48>
 80086e4:	2010      	movs	r0, #16
 80086e6:	f7ff fd35 	bl	8008154 <malloc>
 80086ea:	4602      	mov	r2, r0
 80086ec:	61f0      	str	r0, [r6, #28]
 80086ee:	b928      	cbnz	r0, 80086fc <__pow5mult+0x40>
 80086f0:	4b1d      	ldr	r3, [pc, #116]	; (8008768 <__pow5mult+0xac>)
 80086f2:	481e      	ldr	r0, [pc, #120]	; (800876c <__pow5mult+0xb0>)
 80086f4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80086f8:	f001 ff12 	bl	800a520 <__assert_func>
 80086fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008700:	6004      	str	r4, [r0, #0]
 8008702:	60c4      	str	r4, [r0, #12]
 8008704:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008708:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800870c:	b94c      	cbnz	r4, 8008722 <__pow5mult+0x66>
 800870e:	f240 2171 	movw	r1, #625	; 0x271
 8008712:	4630      	mov	r0, r6
 8008714:	f7ff ff12 	bl	800853c <__i2b>
 8008718:	2300      	movs	r3, #0
 800871a:	f8c8 0008 	str.w	r0, [r8, #8]
 800871e:	4604      	mov	r4, r0
 8008720:	6003      	str	r3, [r0, #0]
 8008722:	f04f 0900 	mov.w	r9, #0
 8008726:	07eb      	lsls	r3, r5, #31
 8008728:	d50a      	bpl.n	8008740 <__pow5mult+0x84>
 800872a:	4639      	mov	r1, r7
 800872c:	4622      	mov	r2, r4
 800872e:	4630      	mov	r0, r6
 8008730:	f7ff ff1a 	bl	8008568 <__multiply>
 8008734:	4639      	mov	r1, r7
 8008736:	4680      	mov	r8, r0
 8008738:	4630      	mov	r0, r6
 800873a:	f7ff fdff 	bl	800833c <_Bfree>
 800873e:	4647      	mov	r7, r8
 8008740:	106d      	asrs	r5, r5, #1
 8008742:	d00b      	beq.n	800875c <__pow5mult+0xa0>
 8008744:	6820      	ldr	r0, [r4, #0]
 8008746:	b938      	cbnz	r0, 8008758 <__pow5mult+0x9c>
 8008748:	4622      	mov	r2, r4
 800874a:	4621      	mov	r1, r4
 800874c:	4630      	mov	r0, r6
 800874e:	f7ff ff0b 	bl	8008568 <__multiply>
 8008752:	6020      	str	r0, [r4, #0]
 8008754:	f8c0 9000 	str.w	r9, [r0]
 8008758:	4604      	mov	r4, r0
 800875a:	e7e4      	b.n	8008726 <__pow5mult+0x6a>
 800875c:	4638      	mov	r0, r7
 800875e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008762:	bf00      	nop
 8008764:	0800ce00 	.word	0x0800ce00
 8008768:	0800cc30 	.word	0x0800cc30
 800876c:	0800ccb0 	.word	0x0800ccb0

08008770 <__lshift>:
 8008770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008774:	460c      	mov	r4, r1
 8008776:	6849      	ldr	r1, [r1, #4]
 8008778:	6923      	ldr	r3, [r4, #16]
 800877a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800877e:	68a3      	ldr	r3, [r4, #8]
 8008780:	4607      	mov	r7, r0
 8008782:	4691      	mov	r9, r2
 8008784:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008788:	f108 0601 	add.w	r6, r8, #1
 800878c:	42b3      	cmp	r3, r6
 800878e:	db0b      	blt.n	80087a8 <__lshift+0x38>
 8008790:	4638      	mov	r0, r7
 8008792:	f7ff fd93 	bl	80082bc <_Balloc>
 8008796:	4605      	mov	r5, r0
 8008798:	b948      	cbnz	r0, 80087ae <__lshift+0x3e>
 800879a:	4602      	mov	r2, r0
 800879c:	4b28      	ldr	r3, [pc, #160]	; (8008840 <__lshift+0xd0>)
 800879e:	4829      	ldr	r0, [pc, #164]	; (8008844 <__lshift+0xd4>)
 80087a0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80087a4:	f001 febc 	bl	800a520 <__assert_func>
 80087a8:	3101      	adds	r1, #1
 80087aa:	005b      	lsls	r3, r3, #1
 80087ac:	e7ee      	b.n	800878c <__lshift+0x1c>
 80087ae:	2300      	movs	r3, #0
 80087b0:	f100 0114 	add.w	r1, r0, #20
 80087b4:	f100 0210 	add.w	r2, r0, #16
 80087b8:	4618      	mov	r0, r3
 80087ba:	4553      	cmp	r3, sl
 80087bc:	db33      	blt.n	8008826 <__lshift+0xb6>
 80087be:	6920      	ldr	r0, [r4, #16]
 80087c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087c4:	f104 0314 	add.w	r3, r4, #20
 80087c8:	f019 091f 	ands.w	r9, r9, #31
 80087cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087d4:	d02b      	beq.n	800882e <__lshift+0xbe>
 80087d6:	f1c9 0e20 	rsb	lr, r9, #32
 80087da:	468a      	mov	sl, r1
 80087dc:	2200      	movs	r2, #0
 80087de:	6818      	ldr	r0, [r3, #0]
 80087e0:	fa00 f009 	lsl.w	r0, r0, r9
 80087e4:	4310      	orrs	r0, r2
 80087e6:	f84a 0b04 	str.w	r0, [sl], #4
 80087ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ee:	459c      	cmp	ip, r3
 80087f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80087f4:	d8f3      	bhi.n	80087de <__lshift+0x6e>
 80087f6:	ebac 0304 	sub.w	r3, ip, r4
 80087fa:	3b15      	subs	r3, #21
 80087fc:	f023 0303 	bic.w	r3, r3, #3
 8008800:	3304      	adds	r3, #4
 8008802:	f104 0015 	add.w	r0, r4, #21
 8008806:	4584      	cmp	ip, r0
 8008808:	bf38      	it	cc
 800880a:	2304      	movcc	r3, #4
 800880c:	50ca      	str	r2, [r1, r3]
 800880e:	b10a      	cbz	r2, 8008814 <__lshift+0xa4>
 8008810:	f108 0602 	add.w	r6, r8, #2
 8008814:	3e01      	subs	r6, #1
 8008816:	4638      	mov	r0, r7
 8008818:	612e      	str	r6, [r5, #16]
 800881a:	4621      	mov	r1, r4
 800881c:	f7ff fd8e 	bl	800833c <_Bfree>
 8008820:	4628      	mov	r0, r5
 8008822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008826:	f842 0f04 	str.w	r0, [r2, #4]!
 800882a:	3301      	adds	r3, #1
 800882c:	e7c5      	b.n	80087ba <__lshift+0x4a>
 800882e:	3904      	subs	r1, #4
 8008830:	f853 2b04 	ldr.w	r2, [r3], #4
 8008834:	f841 2f04 	str.w	r2, [r1, #4]!
 8008838:	459c      	cmp	ip, r3
 800883a:	d8f9      	bhi.n	8008830 <__lshift+0xc0>
 800883c:	e7ea      	b.n	8008814 <__lshift+0xa4>
 800883e:	bf00      	nop
 8008840:	0800cc9f 	.word	0x0800cc9f
 8008844:	0800ccb0 	.word	0x0800ccb0

08008848 <__mcmp>:
 8008848:	b530      	push	{r4, r5, lr}
 800884a:	6902      	ldr	r2, [r0, #16]
 800884c:	690c      	ldr	r4, [r1, #16]
 800884e:	1b12      	subs	r2, r2, r4
 8008850:	d10e      	bne.n	8008870 <__mcmp+0x28>
 8008852:	f100 0314 	add.w	r3, r0, #20
 8008856:	3114      	adds	r1, #20
 8008858:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800885c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008860:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008864:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008868:	42a5      	cmp	r5, r4
 800886a:	d003      	beq.n	8008874 <__mcmp+0x2c>
 800886c:	d305      	bcc.n	800887a <__mcmp+0x32>
 800886e:	2201      	movs	r2, #1
 8008870:	4610      	mov	r0, r2
 8008872:	bd30      	pop	{r4, r5, pc}
 8008874:	4283      	cmp	r3, r0
 8008876:	d3f3      	bcc.n	8008860 <__mcmp+0x18>
 8008878:	e7fa      	b.n	8008870 <__mcmp+0x28>
 800887a:	f04f 32ff 	mov.w	r2, #4294967295
 800887e:	e7f7      	b.n	8008870 <__mcmp+0x28>

08008880 <__mdiff>:
 8008880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008884:	460c      	mov	r4, r1
 8008886:	4606      	mov	r6, r0
 8008888:	4611      	mov	r1, r2
 800888a:	4620      	mov	r0, r4
 800888c:	4690      	mov	r8, r2
 800888e:	f7ff ffdb 	bl	8008848 <__mcmp>
 8008892:	1e05      	subs	r5, r0, #0
 8008894:	d110      	bne.n	80088b8 <__mdiff+0x38>
 8008896:	4629      	mov	r1, r5
 8008898:	4630      	mov	r0, r6
 800889a:	f7ff fd0f 	bl	80082bc <_Balloc>
 800889e:	b930      	cbnz	r0, 80088ae <__mdiff+0x2e>
 80088a0:	4b3a      	ldr	r3, [pc, #232]	; (800898c <__mdiff+0x10c>)
 80088a2:	4602      	mov	r2, r0
 80088a4:	f240 2137 	movw	r1, #567	; 0x237
 80088a8:	4839      	ldr	r0, [pc, #228]	; (8008990 <__mdiff+0x110>)
 80088aa:	f001 fe39 	bl	800a520 <__assert_func>
 80088ae:	2301      	movs	r3, #1
 80088b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b8:	bfa4      	itt	ge
 80088ba:	4643      	movge	r3, r8
 80088bc:	46a0      	movge	r8, r4
 80088be:	4630      	mov	r0, r6
 80088c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80088c4:	bfa6      	itte	ge
 80088c6:	461c      	movge	r4, r3
 80088c8:	2500      	movge	r5, #0
 80088ca:	2501      	movlt	r5, #1
 80088cc:	f7ff fcf6 	bl	80082bc <_Balloc>
 80088d0:	b920      	cbnz	r0, 80088dc <__mdiff+0x5c>
 80088d2:	4b2e      	ldr	r3, [pc, #184]	; (800898c <__mdiff+0x10c>)
 80088d4:	4602      	mov	r2, r0
 80088d6:	f240 2145 	movw	r1, #581	; 0x245
 80088da:	e7e5      	b.n	80088a8 <__mdiff+0x28>
 80088dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80088e0:	6926      	ldr	r6, [r4, #16]
 80088e2:	60c5      	str	r5, [r0, #12]
 80088e4:	f104 0914 	add.w	r9, r4, #20
 80088e8:	f108 0514 	add.w	r5, r8, #20
 80088ec:	f100 0e14 	add.w	lr, r0, #20
 80088f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80088f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80088f8:	f108 0210 	add.w	r2, r8, #16
 80088fc:	46f2      	mov	sl, lr
 80088fe:	2100      	movs	r1, #0
 8008900:	f859 3b04 	ldr.w	r3, [r9], #4
 8008904:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008908:	fa11 f88b 	uxtah	r8, r1, fp
 800890c:	b299      	uxth	r1, r3
 800890e:	0c1b      	lsrs	r3, r3, #16
 8008910:	eba8 0801 	sub.w	r8, r8, r1
 8008914:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008918:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800891c:	fa1f f888 	uxth.w	r8, r8
 8008920:	1419      	asrs	r1, r3, #16
 8008922:	454e      	cmp	r6, r9
 8008924:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008928:	f84a 3b04 	str.w	r3, [sl], #4
 800892c:	d8e8      	bhi.n	8008900 <__mdiff+0x80>
 800892e:	1b33      	subs	r3, r6, r4
 8008930:	3b15      	subs	r3, #21
 8008932:	f023 0303 	bic.w	r3, r3, #3
 8008936:	3304      	adds	r3, #4
 8008938:	3415      	adds	r4, #21
 800893a:	42a6      	cmp	r6, r4
 800893c:	bf38      	it	cc
 800893e:	2304      	movcc	r3, #4
 8008940:	441d      	add	r5, r3
 8008942:	4473      	add	r3, lr
 8008944:	469e      	mov	lr, r3
 8008946:	462e      	mov	r6, r5
 8008948:	4566      	cmp	r6, ip
 800894a:	d30e      	bcc.n	800896a <__mdiff+0xea>
 800894c:	f10c 0203 	add.w	r2, ip, #3
 8008950:	1b52      	subs	r2, r2, r5
 8008952:	f022 0203 	bic.w	r2, r2, #3
 8008956:	3d03      	subs	r5, #3
 8008958:	45ac      	cmp	ip, r5
 800895a:	bf38      	it	cc
 800895c:	2200      	movcc	r2, #0
 800895e:	4413      	add	r3, r2
 8008960:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008964:	b17a      	cbz	r2, 8008986 <__mdiff+0x106>
 8008966:	6107      	str	r7, [r0, #16]
 8008968:	e7a4      	b.n	80088b4 <__mdiff+0x34>
 800896a:	f856 8b04 	ldr.w	r8, [r6], #4
 800896e:	fa11 f288 	uxtah	r2, r1, r8
 8008972:	1414      	asrs	r4, r2, #16
 8008974:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008978:	b292      	uxth	r2, r2
 800897a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800897e:	f84e 2b04 	str.w	r2, [lr], #4
 8008982:	1421      	asrs	r1, r4, #16
 8008984:	e7e0      	b.n	8008948 <__mdiff+0xc8>
 8008986:	3f01      	subs	r7, #1
 8008988:	e7ea      	b.n	8008960 <__mdiff+0xe0>
 800898a:	bf00      	nop
 800898c:	0800cc9f 	.word	0x0800cc9f
 8008990:	0800ccb0 	.word	0x0800ccb0

08008994 <__ulp>:
 8008994:	b082      	sub	sp, #8
 8008996:	ed8d 0b00 	vstr	d0, [sp]
 800899a:	9a01      	ldr	r2, [sp, #4]
 800899c:	4b0f      	ldr	r3, [pc, #60]	; (80089dc <__ulp+0x48>)
 800899e:	4013      	ands	r3, r2
 80089a0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	dc08      	bgt.n	80089ba <__ulp+0x26>
 80089a8:	425b      	negs	r3, r3
 80089aa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80089ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 80089b2:	da04      	bge.n	80089be <__ulp+0x2a>
 80089b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80089b8:	4113      	asrs	r3, r2
 80089ba:	2200      	movs	r2, #0
 80089bc:	e008      	b.n	80089d0 <__ulp+0x3c>
 80089be:	f1a2 0314 	sub.w	r3, r2, #20
 80089c2:	2b1e      	cmp	r3, #30
 80089c4:	bfda      	itte	le
 80089c6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80089ca:	40da      	lsrle	r2, r3
 80089cc:	2201      	movgt	r2, #1
 80089ce:	2300      	movs	r3, #0
 80089d0:	4619      	mov	r1, r3
 80089d2:	4610      	mov	r0, r2
 80089d4:	ec41 0b10 	vmov	d0, r0, r1
 80089d8:	b002      	add	sp, #8
 80089da:	4770      	bx	lr
 80089dc:	7ff00000 	.word	0x7ff00000

080089e0 <__b2d>:
 80089e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e4:	6906      	ldr	r6, [r0, #16]
 80089e6:	f100 0814 	add.w	r8, r0, #20
 80089ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80089ee:	1f37      	subs	r7, r6, #4
 80089f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80089f4:	4610      	mov	r0, r2
 80089f6:	f7ff fd53 	bl	80084a0 <__hi0bits>
 80089fa:	f1c0 0320 	rsb	r3, r0, #32
 80089fe:	280a      	cmp	r0, #10
 8008a00:	600b      	str	r3, [r1, #0]
 8008a02:	491b      	ldr	r1, [pc, #108]	; (8008a70 <__b2d+0x90>)
 8008a04:	dc15      	bgt.n	8008a32 <__b2d+0x52>
 8008a06:	f1c0 0c0b 	rsb	ip, r0, #11
 8008a0a:	fa22 f30c 	lsr.w	r3, r2, ip
 8008a0e:	45b8      	cmp	r8, r7
 8008a10:	ea43 0501 	orr.w	r5, r3, r1
 8008a14:	bf34      	ite	cc
 8008a16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a1a:	2300      	movcs	r3, #0
 8008a1c:	3015      	adds	r0, #21
 8008a1e:	fa02 f000 	lsl.w	r0, r2, r0
 8008a22:	fa23 f30c 	lsr.w	r3, r3, ip
 8008a26:	4303      	orrs	r3, r0
 8008a28:	461c      	mov	r4, r3
 8008a2a:	ec45 4b10 	vmov	d0, r4, r5
 8008a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a32:	45b8      	cmp	r8, r7
 8008a34:	bf3a      	itte	cc
 8008a36:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a3a:	f1a6 0708 	subcc.w	r7, r6, #8
 8008a3e:	2300      	movcs	r3, #0
 8008a40:	380b      	subs	r0, #11
 8008a42:	d012      	beq.n	8008a6a <__b2d+0x8a>
 8008a44:	f1c0 0120 	rsb	r1, r0, #32
 8008a48:	fa23 f401 	lsr.w	r4, r3, r1
 8008a4c:	4082      	lsls	r2, r0
 8008a4e:	4322      	orrs	r2, r4
 8008a50:	4547      	cmp	r7, r8
 8008a52:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008a56:	bf8c      	ite	hi
 8008a58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008a5c:	2200      	movls	r2, #0
 8008a5e:	4083      	lsls	r3, r0
 8008a60:	40ca      	lsrs	r2, r1
 8008a62:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008a66:	4313      	orrs	r3, r2
 8008a68:	e7de      	b.n	8008a28 <__b2d+0x48>
 8008a6a:	ea42 0501 	orr.w	r5, r2, r1
 8008a6e:	e7db      	b.n	8008a28 <__b2d+0x48>
 8008a70:	3ff00000 	.word	0x3ff00000

08008a74 <__d2b>:
 8008a74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a78:	460f      	mov	r7, r1
 8008a7a:	2101      	movs	r1, #1
 8008a7c:	ec59 8b10 	vmov	r8, r9, d0
 8008a80:	4616      	mov	r6, r2
 8008a82:	f7ff fc1b 	bl	80082bc <_Balloc>
 8008a86:	4604      	mov	r4, r0
 8008a88:	b930      	cbnz	r0, 8008a98 <__d2b+0x24>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	4b24      	ldr	r3, [pc, #144]	; (8008b20 <__d2b+0xac>)
 8008a8e:	4825      	ldr	r0, [pc, #148]	; (8008b24 <__d2b+0xb0>)
 8008a90:	f240 310f 	movw	r1, #783	; 0x30f
 8008a94:	f001 fd44 	bl	800a520 <__assert_func>
 8008a98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008a9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aa0:	bb2d      	cbnz	r5, 8008aee <__d2b+0x7a>
 8008aa2:	9301      	str	r3, [sp, #4]
 8008aa4:	f1b8 0300 	subs.w	r3, r8, #0
 8008aa8:	d026      	beq.n	8008af8 <__d2b+0x84>
 8008aaa:	4668      	mov	r0, sp
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	f7ff fd17 	bl	80084e0 <__lo0bits>
 8008ab2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ab6:	b1e8      	cbz	r0, 8008af4 <__d2b+0x80>
 8008ab8:	f1c0 0320 	rsb	r3, r0, #32
 8008abc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac0:	430b      	orrs	r3, r1
 8008ac2:	40c2      	lsrs	r2, r0
 8008ac4:	6163      	str	r3, [r4, #20]
 8008ac6:	9201      	str	r2, [sp, #4]
 8008ac8:	9b01      	ldr	r3, [sp, #4]
 8008aca:	61a3      	str	r3, [r4, #24]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	bf14      	ite	ne
 8008ad0:	2202      	movne	r2, #2
 8008ad2:	2201      	moveq	r2, #1
 8008ad4:	6122      	str	r2, [r4, #16]
 8008ad6:	b1bd      	cbz	r5, 8008b08 <__d2b+0x94>
 8008ad8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008adc:	4405      	add	r5, r0
 8008ade:	603d      	str	r5, [r7, #0]
 8008ae0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ae4:	6030      	str	r0, [r6, #0]
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	b003      	add	sp, #12
 8008aea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008aee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008af2:	e7d6      	b.n	8008aa2 <__d2b+0x2e>
 8008af4:	6161      	str	r1, [r4, #20]
 8008af6:	e7e7      	b.n	8008ac8 <__d2b+0x54>
 8008af8:	a801      	add	r0, sp, #4
 8008afa:	f7ff fcf1 	bl	80084e0 <__lo0bits>
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	6163      	str	r3, [r4, #20]
 8008b02:	3020      	adds	r0, #32
 8008b04:	2201      	movs	r2, #1
 8008b06:	e7e5      	b.n	8008ad4 <__d2b+0x60>
 8008b08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b0c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b10:	6038      	str	r0, [r7, #0]
 8008b12:	6918      	ldr	r0, [r3, #16]
 8008b14:	f7ff fcc4 	bl	80084a0 <__hi0bits>
 8008b18:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b1c:	e7e2      	b.n	8008ae4 <__d2b+0x70>
 8008b1e:	bf00      	nop
 8008b20:	0800cc9f 	.word	0x0800cc9f
 8008b24:	0800ccb0 	.word	0x0800ccb0

08008b28 <__ratio>:
 8008b28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	4688      	mov	r8, r1
 8008b2e:	4669      	mov	r1, sp
 8008b30:	4681      	mov	r9, r0
 8008b32:	f7ff ff55 	bl	80089e0 <__b2d>
 8008b36:	a901      	add	r1, sp, #4
 8008b38:	4640      	mov	r0, r8
 8008b3a:	ec55 4b10 	vmov	r4, r5, d0
 8008b3e:	f7ff ff4f 	bl	80089e0 <__b2d>
 8008b42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b46:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008b4a:	eba3 0c02 	sub.w	ip, r3, r2
 8008b4e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008b52:	1a9b      	subs	r3, r3, r2
 8008b54:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008b58:	ec51 0b10 	vmov	r0, r1, d0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	bfd6      	itet	le
 8008b60:	460a      	movle	r2, r1
 8008b62:	462a      	movgt	r2, r5
 8008b64:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008b68:	468b      	mov	fp, r1
 8008b6a:	462f      	mov	r7, r5
 8008b6c:	bfd4      	ite	le
 8008b6e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008b72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008b76:	4620      	mov	r0, r4
 8008b78:	ee10 2a10 	vmov	r2, s0
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	4639      	mov	r1, r7
 8008b80:	f7f7 fe7c 	bl	800087c <__aeabi_ddiv>
 8008b84:	ec41 0b10 	vmov	d0, r0, r1
 8008b88:	b003      	add	sp, #12
 8008b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b8e <__copybits>:
 8008b8e:	3901      	subs	r1, #1
 8008b90:	b570      	push	{r4, r5, r6, lr}
 8008b92:	1149      	asrs	r1, r1, #5
 8008b94:	6914      	ldr	r4, [r2, #16]
 8008b96:	3101      	adds	r1, #1
 8008b98:	f102 0314 	add.w	r3, r2, #20
 8008b9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008ba0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008ba4:	1f05      	subs	r5, r0, #4
 8008ba6:	42a3      	cmp	r3, r4
 8008ba8:	d30c      	bcc.n	8008bc4 <__copybits+0x36>
 8008baa:	1aa3      	subs	r3, r4, r2
 8008bac:	3b11      	subs	r3, #17
 8008bae:	f023 0303 	bic.w	r3, r3, #3
 8008bb2:	3211      	adds	r2, #17
 8008bb4:	42a2      	cmp	r2, r4
 8008bb6:	bf88      	it	hi
 8008bb8:	2300      	movhi	r3, #0
 8008bba:	4418      	add	r0, r3
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4288      	cmp	r0, r1
 8008bc0:	d305      	bcc.n	8008bce <__copybits+0x40>
 8008bc2:	bd70      	pop	{r4, r5, r6, pc}
 8008bc4:	f853 6b04 	ldr.w	r6, [r3], #4
 8008bc8:	f845 6f04 	str.w	r6, [r5, #4]!
 8008bcc:	e7eb      	b.n	8008ba6 <__copybits+0x18>
 8008bce:	f840 3b04 	str.w	r3, [r0], #4
 8008bd2:	e7f4      	b.n	8008bbe <__copybits+0x30>

08008bd4 <__any_on>:
 8008bd4:	f100 0214 	add.w	r2, r0, #20
 8008bd8:	6900      	ldr	r0, [r0, #16]
 8008bda:	114b      	asrs	r3, r1, #5
 8008bdc:	4298      	cmp	r0, r3
 8008bde:	b510      	push	{r4, lr}
 8008be0:	db11      	blt.n	8008c06 <__any_on+0x32>
 8008be2:	dd0a      	ble.n	8008bfa <__any_on+0x26>
 8008be4:	f011 011f 	ands.w	r1, r1, #31
 8008be8:	d007      	beq.n	8008bfa <__any_on+0x26>
 8008bea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008bee:	fa24 f001 	lsr.w	r0, r4, r1
 8008bf2:	fa00 f101 	lsl.w	r1, r0, r1
 8008bf6:	428c      	cmp	r4, r1
 8008bf8:	d10b      	bne.n	8008c12 <__any_on+0x3e>
 8008bfa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d803      	bhi.n	8008c0a <__any_on+0x36>
 8008c02:	2000      	movs	r0, #0
 8008c04:	bd10      	pop	{r4, pc}
 8008c06:	4603      	mov	r3, r0
 8008c08:	e7f7      	b.n	8008bfa <__any_on+0x26>
 8008c0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c0e:	2900      	cmp	r1, #0
 8008c10:	d0f5      	beq.n	8008bfe <__any_on+0x2a>
 8008c12:	2001      	movs	r0, #1
 8008c14:	e7f6      	b.n	8008c04 <__any_on+0x30>

08008c16 <sulp>:
 8008c16:	b570      	push	{r4, r5, r6, lr}
 8008c18:	4604      	mov	r4, r0
 8008c1a:	460d      	mov	r5, r1
 8008c1c:	ec45 4b10 	vmov	d0, r4, r5
 8008c20:	4616      	mov	r6, r2
 8008c22:	f7ff feb7 	bl	8008994 <__ulp>
 8008c26:	ec51 0b10 	vmov	r0, r1, d0
 8008c2a:	b17e      	cbz	r6, 8008c4c <sulp+0x36>
 8008c2c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c30:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	dd09      	ble.n	8008c4c <sulp+0x36>
 8008c38:	051b      	lsls	r3, r3, #20
 8008c3a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008c3e:	2400      	movs	r4, #0
 8008c40:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008c44:	4622      	mov	r2, r4
 8008c46:	462b      	mov	r3, r5
 8008c48:	f7f7 fcee 	bl	8000628 <__aeabi_dmul>
 8008c4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c50 <_strtod_l>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	ed2d 8b02 	vpush	{d8}
 8008c58:	b09b      	sub	sp, #108	; 0x6c
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008c5e:	2200      	movs	r2, #0
 8008c60:	9216      	str	r2, [sp, #88]	; 0x58
 8008c62:	460d      	mov	r5, r1
 8008c64:	f04f 0800 	mov.w	r8, #0
 8008c68:	f04f 0900 	mov.w	r9, #0
 8008c6c:	460a      	mov	r2, r1
 8008c6e:	9215      	str	r2, [sp, #84]	; 0x54
 8008c70:	7811      	ldrb	r1, [r2, #0]
 8008c72:	292b      	cmp	r1, #43	; 0x2b
 8008c74:	d04c      	beq.n	8008d10 <_strtod_l+0xc0>
 8008c76:	d83a      	bhi.n	8008cee <_strtod_l+0x9e>
 8008c78:	290d      	cmp	r1, #13
 8008c7a:	d834      	bhi.n	8008ce6 <_strtod_l+0x96>
 8008c7c:	2908      	cmp	r1, #8
 8008c7e:	d834      	bhi.n	8008cea <_strtod_l+0x9a>
 8008c80:	2900      	cmp	r1, #0
 8008c82:	d03d      	beq.n	8008d00 <_strtod_l+0xb0>
 8008c84:	2200      	movs	r2, #0
 8008c86:	920a      	str	r2, [sp, #40]	; 0x28
 8008c88:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008c8a:	7832      	ldrb	r2, [r6, #0]
 8008c8c:	2a30      	cmp	r2, #48	; 0x30
 8008c8e:	f040 80b4 	bne.w	8008dfa <_strtod_l+0x1aa>
 8008c92:	7872      	ldrb	r2, [r6, #1]
 8008c94:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008c98:	2a58      	cmp	r2, #88	; 0x58
 8008c9a:	d170      	bne.n	8008d7e <_strtod_l+0x12e>
 8008c9c:	9302      	str	r3, [sp, #8]
 8008c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca0:	9301      	str	r3, [sp, #4]
 8008ca2:	ab16      	add	r3, sp, #88	; 0x58
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	4a8e      	ldr	r2, [pc, #568]	; (8008ee0 <_strtod_l+0x290>)
 8008ca8:	ab17      	add	r3, sp, #92	; 0x5c
 8008caa:	a915      	add	r1, sp, #84	; 0x54
 8008cac:	4620      	mov	r0, r4
 8008cae:	f001 fcd3 	bl	800a658 <__gethex>
 8008cb2:	f010 070f 	ands.w	r7, r0, #15
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	d005      	beq.n	8008cc6 <_strtod_l+0x76>
 8008cba:	2f06      	cmp	r7, #6
 8008cbc:	d12a      	bne.n	8008d14 <_strtod_l+0xc4>
 8008cbe:	3601      	adds	r6, #1
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	9615      	str	r6, [sp, #84]	; 0x54
 8008cc4:	930a      	str	r3, [sp, #40]	; 0x28
 8008cc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f040 857f 	bne.w	80097cc <_strtod_l+0xb7c>
 8008cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cd0:	b1db      	cbz	r3, 8008d0a <_strtod_l+0xba>
 8008cd2:	4642      	mov	r2, r8
 8008cd4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008cd8:	ec43 2b10 	vmov	d0, r2, r3
 8008cdc:	b01b      	add	sp, #108	; 0x6c
 8008cde:	ecbd 8b02 	vpop	{d8}
 8008ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce6:	2920      	cmp	r1, #32
 8008ce8:	d1cc      	bne.n	8008c84 <_strtod_l+0x34>
 8008cea:	3201      	adds	r2, #1
 8008cec:	e7bf      	b.n	8008c6e <_strtod_l+0x1e>
 8008cee:	292d      	cmp	r1, #45	; 0x2d
 8008cf0:	d1c8      	bne.n	8008c84 <_strtod_l+0x34>
 8008cf2:	2101      	movs	r1, #1
 8008cf4:	910a      	str	r1, [sp, #40]	; 0x28
 8008cf6:	1c51      	adds	r1, r2, #1
 8008cf8:	9115      	str	r1, [sp, #84]	; 0x54
 8008cfa:	7852      	ldrb	r2, [r2, #1]
 8008cfc:	2a00      	cmp	r2, #0
 8008cfe:	d1c3      	bne.n	8008c88 <_strtod_l+0x38>
 8008d00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d02:	9515      	str	r5, [sp, #84]	; 0x54
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f040 855f 	bne.w	80097c8 <_strtod_l+0xb78>
 8008d0a:	4642      	mov	r2, r8
 8008d0c:	464b      	mov	r3, r9
 8008d0e:	e7e3      	b.n	8008cd8 <_strtod_l+0x88>
 8008d10:	2100      	movs	r1, #0
 8008d12:	e7ef      	b.n	8008cf4 <_strtod_l+0xa4>
 8008d14:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d16:	b13a      	cbz	r2, 8008d28 <_strtod_l+0xd8>
 8008d18:	2135      	movs	r1, #53	; 0x35
 8008d1a:	a818      	add	r0, sp, #96	; 0x60
 8008d1c:	f7ff ff37 	bl	8008b8e <__copybits>
 8008d20:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d22:	4620      	mov	r0, r4
 8008d24:	f7ff fb0a 	bl	800833c <_Bfree>
 8008d28:	3f01      	subs	r7, #1
 8008d2a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008d2c:	2f04      	cmp	r7, #4
 8008d2e:	d806      	bhi.n	8008d3e <_strtod_l+0xee>
 8008d30:	e8df f007 	tbb	[pc, r7]
 8008d34:	201d0314 	.word	0x201d0314
 8008d38:	14          	.byte	0x14
 8008d39:	00          	.byte	0x00
 8008d3a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008d3e:	05e9      	lsls	r1, r5, #23
 8008d40:	bf48      	it	mi
 8008d42:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008d46:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d4a:	0d1b      	lsrs	r3, r3, #20
 8008d4c:	051b      	lsls	r3, r3, #20
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1b9      	bne.n	8008cc6 <_strtod_l+0x76>
 8008d52:	f7fe fafb 	bl	800734c <__errno>
 8008d56:	2322      	movs	r3, #34	; 0x22
 8008d58:	6003      	str	r3, [r0, #0]
 8008d5a:	e7b4      	b.n	8008cc6 <_strtod_l+0x76>
 8008d5c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008d60:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008d64:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008d68:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008d6c:	e7e7      	b.n	8008d3e <_strtod_l+0xee>
 8008d6e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008ee8 <_strtod_l+0x298>
 8008d72:	e7e4      	b.n	8008d3e <_strtod_l+0xee>
 8008d74:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008d78:	f04f 38ff 	mov.w	r8, #4294967295
 8008d7c:	e7df      	b.n	8008d3e <_strtod_l+0xee>
 8008d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	9215      	str	r2, [sp, #84]	; 0x54
 8008d84:	785b      	ldrb	r3, [r3, #1]
 8008d86:	2b30      	cmp	r3, #48	; 0x30
 8008d88:	d0f9      	beq.n	8008d7e <_strtod_l+0x12e>
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d09b      	beq.n	8008cc6 <_strtod_l+0x76>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	f04f 0a00 	mov.w	sl, #0
 8008d94:	9304      	str	r3, [sp, #16]
 8008d96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d98:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d9a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008d9e:	46d3      	mov	fp, sl
 8008da0:	220a      	movs	r2, #10
 8008da2:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008da4:	7806      	ldrb	r6, [r0, #0]
 8008da6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008daa:	b2d9      	uxtb	r1, r3
 8008dac:	2909      	cmp	r1, #9
 8008dae:	d926      	bls.n	8008dfe <_strtod_l+0x1ae>
 8008db0:	494c      	ldr	r1, [pc, #304]	; (8008ee4 <_strtod_l+0x294>)
 8008db2:	2201      	movs	r2, #1
 8008db4:	f001 fb79 	bl	800a4aa <strncmp>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d030      	beq.n	8008e1e <_strtod_l+0x1ce>
 8008dbc:	2000      	movs	r0, #0
 8008dbe:	4632      	mov	r2, r6
 8008dc0:	9005      	str	r0, [sp, #20]
 8008dc2:	465e      	mov	r6, fp
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2a65      	cmp	r2, #101	; 0x65
 8008dc8:	d001      	beq.n	8008dce <_strtod_l+0x17e>
 8008dca:	2a45      	cmp	r2, #69	; 0x45
 8008dcc:	d113      	bne.n	8008df6 <_strtod_l+0x1a6>
 8008dce:	b91e      	cbnz	r6, 8008dd8 <_strtod_l+0x188>
 8008dd0:	9a04      	ldr	r2, [sp, #16]
 8008dd2:	4302      	orrs	r2, r0
 8008dd4:	d094      	beq.n	8008d00 <_strtod_l+0xb0>
 8008dd6:	2600      	movs	r6, #0
 8008dd8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008dda:	1c6a      	adds	r2, r5, #1
 8008ddc:	9215      	str	r2, [sp, #84]	; 0x54
 8008dde:	786a      	ldrb	r2, [r5, #1]
 8008de0:	2a2b      	cmp	r2, #43	; 0x2b
 8008de2:	d074      	beq.n	8008ece <_strtod_l+0x27e>
 8008de4:	2a2d      	cmp	r2, #45	; 0x2d
 8008de6:	d078      	beq.n	8008eda <_strtod_l+0x28a>
 8008de8:	f04f 0c00 	mov.w	ip, #0
 8008dec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008df0:	2909      	cmp	r1, #9
 8008df2:	d97f      	bls.n	8008ef4 <_strtod_l+0x2a4>
 8008df4:	9515      	str	r5, [sp, #84]	; 0x54
 8008df6:	2700      	movs	r7, #0
 8008df8:	e09e      	b.n	8008f38 <_strtod_l+0x2e8>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	e7c8      	b.n	8008d90 <_strtod_l+0x140>
 8008dfe:	f1bb 0f08 	cmp.w	fp, #8
 8008e02:	bfd8      	it	le
 8008e04:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008e06:	f100 0001 	add.w	r0, r0, #1
 8008e0a:	bfda      	itte	le
 8008e0c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e10:	9309      	strle	r3, [sp, #36]	; 0x24
 8008e12:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008e16:	f10b 0b01 	add.w	fp, fp, #1
 8008e1a:	9015      	str	r0, [sp, #84]	; 0x54
 8008e1c:	e7c1      	b.n	8008da2 <_strtod_l+0x152>
 8008e1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e20:	1c5a      	adds	r2, r3, #1
 8008e22:	9215      	str	r2, [sp, #84]	; 0x54
 8008e24:	785a      	ldrb	r2, [r3, #1]
 8008e26:	f1bb 0f00 	cmp.w	fp, #0
 8008e2a:	d037      	beq.n	8008e9c <_strtod_l+0x24c>
 8008e2c:	9005      	str	r0, [sp, #20]
 8008e2e:	465e      	mov	r6, fp
 8008e30:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008e34:	2b09      	cmp	r3, #9
 8008e36:	d912      	bls.n	8008e5e <_strtod_l+0x20e>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e7c4      	b.n	8008dc6 <_strtod_l+0x176>
 8008e3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	9215      	str	r2, [sp, #84]	; 0x54
 8008e42:	785a      	ldrb	r2, [r3, #1]
 8008e44:	3001      	adds	r0, #1
 8008e46:	2a30      	cmp	r2, #48	; 0x30
 8008e48:	d0f8      	beq.n	8008e3c <_strtod_l+0x1ec>
 8008e4a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008e4e:	2b08      	cmp	r3, #8
 8008e50:	f200 84c1 	bhi.w	80097d6 <_strtod_l+0xb86>
 8008e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e56:	9005      	str	r0, [sp, #20]
 8008e58:	2000      	movs	r0, #0
 8008e5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e5c:	4606      	mov	r6, r0
 8008e5e:	3a30      	subs	r2, #48	; 0x30
 8008e60:	f100 0301 	add.w	r3, r0, #1
 8008e64:	d014      	beq.n	8008e90 <_strtod_l+0x240>
 8008e66:	9905      	ldr	r1, [sp, #20]
 8008e68:	4419      	add	r1, r3
 8008e6a:	9105      	str	r1, [sp, #20]
 8008e6c:	4633      	mov	r3, r6
 8008e6e:	eb00 0c06 	add.w	ip, r0, r6
 8008e72:	210a      	movs	r1, #10
 8008e74:	4563      	cmp	r3, ip
 8008e76:	d113      	bne.n	8008ea0 <_strtod_l+0x250>
 8008e78:	1833      	adds	r3, r6, r0
 8008e7a:	2b08      	cmp	r3, #8
 8008e7c:	f106 0601 	add.w	r6, r6, #1
 8008e80:	4406      	add	r6, r0
 8008e82:	dc1a      	bgt.n	8008eba <_strtod_l+0x26a>
 8008e84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e86:	230a      	movs	r3, #10
 8008e88:	fb03 2301 	mla	r3, r3, r1, r2
 8008e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e8e:	2300      	movs	r3, #0
 8008e90:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008e92:	1c51      	adds	r1, r2, #1
 8008e94:	9115      	str	r1, [sp, #84]	; 0x54
 8008e96:	7852      	ldrb	r2, [r2, #1]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	e7c9      	b.n	8008e30 <_strtod_l+0x1e0>
 8008e9c:	4658      	mov	r0, fp
 8008e9e:	e7d2      	b.n	8008e46 <_strtod_l+0x1f6>
 8008ea0:	2b08      	cmp	r3, #8
 8008ea2:	f103 0301 	add.w	r3, r3, #1
 8008ea6:	dc03      	bgt.n	8008eb0 <_strtod_l+0x260>
 8008ea8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008eaa:	434f      	muls	r7, r1
 8008eac:	9709      	str	r7, [sp, #36]	; 0x24
 8008eae:	e7e1      	b.n	8008e74 <_strtod_l+0x224>
 8008eb0:	2b10      	cmp	r3, #16
 8008eb2:	bfd8      	it	le
 8008eb4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008eb8:	e7dc      	b.n	8008e74 <_strtod_l+0x224>
 8008eba:	2e10      	cmp	r6, #16
 8008ebc:	bfdc      	itt	le
 8008ebe:	230a      	movle	r3, #10
 8008ec0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008ec4:	e7e3      	b.n	8008e8e <_strtod_l+0x23e>
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9305      	str	r3, [sp, #20]
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e780      	b.n	8008dd0 <_strtod_l+0x180>
 8008ece:	f04f 0c00 	mov.w	ip, #0
 8008ed2:	1caa      	adds	r2, r5, #2
 8008ed4:	9215      	str	r2, [sp, #84]	; 0x54
 8008ed6:	78aa      	ldrb	r2, [r5, #2]
 8008ed8:	e788      	b.n	8008dec <_strtod_l+0x19c>
 8008eda:	f04f 0c01 	mov.w	ip, #1
 8008ede:	e7f8      	b.n	8008ed2 <_strtod_l+0x282>
 8008ee0:	0800ce10 	.word	0x0800ce10
 8008ee4:	0800ce0c 	.word	0x0800ce0c
 8008ee8:	7ff00000 	.word	0x7ff00000
 8008eec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008eee:	1c51      	adds	r1, r2, #1
 8008ef0:	9115      	str	r1, [sp, #84]	; 0x54
 8008ef2:	7852      	ldrb	r2, [r2, #1]
 8008ef4:	2a30      	cmp	r2, #48	; 0x30
 8008ef6:	d0f9      	beq.n	8008eec <_strtod_l+0x29c>
 8008ef8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008efc:	2908      	cmp	r1, #8
 8008efe:	f63f af7a 	bhi.w	8008df6 <_strtod_l+0x1a6>
 8008f02:	3a30      	subs	r2, #48	; 0x30
 8008f04:	9208      	str	r2, [sp, #32]
 8008f06:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f08:	920c      	str	r2, [sp, #48]	; 0x30
 8008f0a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f0c:	1c57      	adds	r7, r2, #1
 8008f0e:	9715      	str	r7, [sp, #84]	; 0x54
 8008f10:	7852      	ldrb	r2, [r2, #1]
 8008f12:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008f16:	f1be 0f09 	cmp.w	lr, #9
 8008f1a:	d938      	bls.n	8008f8e <_strtod_l+0x33e>
 8008f1c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008f1e:	1a7f      	subs	r7, r7, r1
 8008f20:	2f08      	cmp	r7, #8
 8008f22:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008f26:	dc03      	bgt.n	8008f30 <_strtod_l+0x2e0>
 8008f28:	9908      	ldr	r1, [sp, #32]
 8008f2a:	428f      	cmp	r7, r1
 8008f2c:	bfa8      	it	ge
 8008f2e:	460f      	movge	r7, r1
 8008f30:	f1bc 0f00 	cmp.w	ip, #0
 8008f34:	d000      	beq.n	8008f38 <_strtod_l+0x2e8>
 8008f36:	427f      	negs	r7, r7
 8008f38:	2e00      	cmp	r6, #0
 8008f3a:	d14f      	bne.n	8008fdc <_strtod_l+0x38c>
 8008f3c:	9904      	ldr	r1, [sp, #16]
 8008f3e:	4301      	orrs	r1, r0
 8008f40:	f47f aec1 	bne.w	8008cc6 <_strtod_l+0x76>
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f47f aedb 	bne.w	8008d00 <_strtod_l+0xb0>
 8008f4a:	2a69      	cmp	r2, #105	; 0x69
 8008f4c:	d029      	beq.n	8008fa2 <_strtod_l+0x352>
 8008f4e:	dc26      	bgt.n	8008f9e <_strtod_l+0x34e>
 8008f50:	2a49      	cmp	r2, #73	; 0x49
 8008f52:	d026      	beq.n	8008fa2 <_strtod_l+0x352>
 8008f54:	2a4e      	cmp	r2, #78	; 0x4e
 8008f56:	f47f aed3 	bne.w	8008d00 <_strtod_l+0xb0>
 8008f5a:	499b      	ldr	r1, [pc, #620]	; (80091c8 <_strtod_l+0x578>)
 8008f5c:	a815      	add	r0, sp, #84	; 0x54
 8008f5e:	f001 fdbb 	bl	800aad8 <__match>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	f43f aecc 	beq.w	8008d00 <_strtod_l+0xb0>
 8008f68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	2b28      	cmp	r3, #40	; 0x28
 8008f6e:	d12f      	bne.n	8008fd0 <_strtod_l+0x380>
 8008f70:	4996      	ldr	r1, [pc, #600]	; (80091cc <_strtod_l+0x57c>)
 8008f72:	aa18      	add	r2, sp, #96	; 0x60
 8008f74:	a815      	add	r0, sp, #84	; 0x54
 8008f76:	f001 fdc3 	bl	800ab00 <__hexnan>
 8008f7a:	2805      	cmp	r0, #5
 8008f7c:	d128      	bne.n	8008fd0 <_strtod_l+0x380>
 8008f7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f80:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008f84:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008f88:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008f8c:	e69b      	b.n	8008cc6 <_strtod_l+0x76>
 8008f8e:	9f08      	ldr	r7, [sp, #32]
 8008f90:	210a      	movs	r1, #10
 8008f92:	fb01 2107 	mla	r1, r1, r7, r2
 8008f96:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008f9a:	9208      	str	r2, [sp, #32]
 8008f9c:	e7b5      	b.n	8008f0a <_strtod_l+0x2ba>
 8008f9e:	2a6e      	cmp	r2, #110	; 0x6e
 8008fa0:	e7d9      	b.n	8008f56 <_strtod_l+0x306>
 8008fa2:	498b      	ldr	r1, [pc, #556]	; (80091d0 <_strtod_l+0x580>)
 8008fa4:	a815      	add	r0, sp, #84	; 0x54
 8008fa6:	f001 fd97 	bl	800aad8 <__match>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f43f aea8 	beq.w	8008d00 <_strtod_l+0xb0>
 8008fb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fb2:	4988      	ldr	r1, [pc, #544]	; (80091d4 <_strtod_l+0x584>)
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	a815      	add	r0, sp, #84	; 0x54
 8008fb8:	9315      	str	r3, [sp, #84]	; 0x54
 8008fba:	f001 fd8d 	bl	800aad8 <__match>
 8008fbe:	b910      	cbnz	r0, 8008fc6 <_strtod_l+0x376>
 8008fc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	9315      	str	r3, [sp, #84]	; 0x54
 8008fc6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80091e4 <_strtod_l+0x594>
 8008fca:	f04f 0800 	mov.w	r8, #0
 8008fce:	e67a      	b.n	8008cc6 <_strtod_l+0x76>
 8008fd0:	4881      	ldr	r0, [pc, #516]	; (80091d8 <_strtod_l+0x588>)
 8008fd2:	f001 fa9d 	bl	800a510 <nan>
 8008fd6:	ec59 8b10 	vmov	r8, r9, d0
 8008fda:	e674      	b.n	8008cc6 <_strtod_l+0x76>
 8008fdc:	9b05      	ldr	r3, [sp, #20]
 8008fde:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fe0:	1afb      	subs	r3, r7, r3
 8008fe2:	f1bb 0f00 	cmp.w	fp, #0
 8008fe6:	bf08      	it	eq
 8008fe8:	46b3      	moveq	fp, r6
 8008fea:	2e10      	cmp	r6, #16
 8008fec:	9308      	str	r3, [sp, #32]
 8008fee:	4635      	mov	r5, r6
 8008ff0:	bfa8      	it	ge
 8008ff2:	2510      	movge	r5, #16
 8008ff4:	f7f7 fa9e 	bl	8000534 <__aeabi_ui2d>
 8008ff8:	2e09      	cmp	r6, #9
 8008ffa:	4680      	mov	r8, r0
 8008ffc:	4689      	mov	r9, r1
 8008ffe:	dd13      	ble.n	8009028 <_strtod_l+0x3d8>
 8009000:	4b76      	ldr	r3, [pc, #472]	; (80091dc <_strtod_l+0x58c>)
 8009002:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009006:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800900a:	f7f7 fb0d 	bl	8000628 <__aeabi_dmul>
 800900e:	4680      	mov	r8, r0
 8009010:	4650      	mov	r0, sl
 8009012:	4689      	mov	r9, r1
 8009014:	f7f7 fa8e 	bl	8000534 <__aeabi_ui2d>
 8009018:	4602      	mov	r2, r0
 800901a:	460b      	mov	r3, r1
 800901c:	4640      	mov	r0, r8
 800901e:	4649      	mov	r1, r9
 8009020:	f7f7 f94c 	bl	80002bc <__adddf3>
 8009024:	4680      	mov	r8, r0
 8009026:	4689      	mov	r9, r1
 8009028:	2e0f      	cmp	r6, #15
 800902a:	dc38      	bgt.n	800909e <_strtod_l+0x44e>
 800902c:	9b08      	ldr	r3, [sp, #32]
 800902e:	2b00      	cmp	r3, #0
 8009030:	f43f ae49 	beq.w	8008cc6 <_strtod_l+0x76>
 8009034:	dd24      	ble.n	8009080 <_strtod_l+0x430>
 8009036:	2b16      	cmp	r3, #22
 8009038:	dc0b      	bgt.n	8009052 <_strtod_l+0x402>
 800903a:	4968      	ldr	r1, [pc, #416]	; (80091dc <_strtod_l+0x58c>)
 800903c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009040:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009044:	4642      	mov	r2, r8
 8009046:	464b      	mov	r3, r9
 8009048:	f7f7 faee 	bl	8000628 <__aeabi_dmul>
 800904c:	4680      	mov	r8, r0
 800904e:	4689      	mov	r9, r1
 8009050:	e639      	b.n	8008cc6 <_strtod_l+0x76>
 8009052:	9a08      	ldr	r2, [sp, #32]
 8009054:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009058:	4293      	cmp	r3, r2
 800905a:	db20      	blt.n	800909e <_strtod_l+0x44e>
 800905c:	4c5f      	ldr	r4, [pc, #380]	; (80091dc <_strtod_l+0x58c>)
 800905e:	f1c6 060f 	rsb	r6, r6, #15
 8009062:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009066:	4642      	mov	r2, r8
 8009068:	464b      	mov	r3, r9
 800906a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800906e:	f7f7 fadb 	bl	8000628 <__aeabi_dmul>
 8009072:	9b08      	ldr	r3, [sp, #32]
 8009074:	1b9e      	subs	r6, r3, r6
 8009076:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800907a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800907e:	e7e3      	b.n	8009048 <_strtod_l+0x3f8>
 8009080:	9b08      	ldr	r3, [sp, #32]
 8009082:	3316      	adds	r3, #22
 8009084:	db0b      	blt.n	800909e <_strtod_l+0x44e>
 8009086:	9b05      	ldr	r3, [sp, #20]
 8009088:	1bdf      	subs	r7, r3, r7
 800908a:	4b54      	ldr	r3, [pc, #336]	; (80091dc <_strtod_l+0x58c>)
 800908c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009094:	4640      	mov	r0, r8
 8009096:	4649      	mov	r1, r9
 8009098:	f7f7 fbf0 	bl	800087c <__aeabi_ddiv>
 800909c:	e7d6      	b.n	800904c <_strtod_l+0x3fc>
 800909e:	9b08      	ldr	r3, [sp, #32]
 80090a0:	1b75      	subs	r5, r6, r5
 80090a2:	441d      	add	r5, r3
 80090a4:	2d00      	cmp	r5, #0
 80090a6:	dd70      	ble.n	800918a <_strtod_l+0x53a>
 80090a8:	f015 030f 	ands.w	r3, r5, #15
 80090ac:	d00a      	beq.n	80090c4 <_strtod_l+0x474>
 80090ae:	494b      	ldr	r1, [pc, #300]	; (80091dc <_strtod_l+0x58c>)
 80090b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090b4:	4642      	mov	r2, r8
 80090b6:	464b      	mov	r3, r9
 80090b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090bc:	f7f7 fab4 	bl	8000628 <__aeabi_dmul>
 80090c0:	4680      	mov	r8, r0
 80090c2:	4689      	mov	r9, r1
 80090c4:	f035 050f 	bics.w	r5, r5, #15
 80090c8:	d04d      	beq.n	8009166 <_strtod_l+0x516>
 80090ca:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80090ce:	dd22      	ble.n	8009116 <_strtod_l+0x4c6>
 80090d0:	2500      	movs	r5, #0
 80090d2:	46ab      	mov	fp, r5
 80090d4:	9509      	str	r5, [sp, #36]	; 0x24
 80090d6:	9505      	str	r5, [sp, #20]
 80090d8:	2322      	movs	r3, #34	; 0x22
 80090da:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80091e4 <_strtod_l+0x594>
 80090de:	6023      	str	r3, [r4, #0]
 80090e0:	f04f 0800 	mov.w	r8, #0
 80090e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	f43f aded 	beq.w	8008cc6 <_strtod_l+0x76>
 80090ec:	9916      	ldr	r1, [sp, #88]	; 0x58
 80090ee:	4620      	mov	r0, r4
 80090f0:	f7ff f924 	bl	800833c <_Bfree>
 80090f4:	9905      	ldr	r1, [sp, #20]
 80090f6:	4620      	mov	r0, r4
 80090f8:	f7ff f920 	bl	800833c <_Bfree>
 80090fc:	4659      	mov	r1, fp
 80090fe:	4620      	mov	r0, r4
 8009100:	f7ff f91c 	bl	800833c <_Bfree>
 8009104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009106:	4620      	mov	r0, r4
 8009108:	f7ff f918 	bl	800833c <_Bfree>
 800910c:	4629      	mov	r1, r5
 800910e:	4620      	mov	r0, r4
 8009110:	f7ff f914 	bl	800833c <_Bfree>
 8009114:	e5d7      	b.n	8008cc6 <_strtod_l+0x76>
 8009116:	4b32      	ldr	r3, [pc, #200]	; (80091e0 <_strtod_l+0x590>)
 8009118:	9304      	str	r3, [sp, #16]
 800911a:	2300      	movs	r3, #0
 800911c:	112d      	asrs	r5, r5, #4
 800911e:	4640      	mov	r0, r8
 8009120:	4649      	mov	r1, r9
 8009122:	469a      	mov	sl, r3
 8009124:	2d01      	cmp	r5, #1
 8009126:	dc21      	bgt.n	800916c <_strtod_l+0x51c>
 8009128:	b10b      	cbz	r3, 800912e <_strtod_l+0x4de>
 800912a:	4680      	mov	r8, r0
 800912c:	4689      	mov	r9, r1
 800912e:	492c      	ldr	r1, [pc, #176]	; (80091e0 <_strtod_l+0x590>)
 8009130:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009134:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009138:	4642      	mov	r2, r8
 800913a:	464b      	mov	r3, r9
 800913c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009140:	f7f7 fa72 	bl	8000628 <__aeabi_dmul>
 8009144:	4b27      	ldr	r3, [pc, #156]	; (80091e4 <_strtod_l+0x594>)
 8009146:	460a      	mov	r2, r1
 8009148:	400b      	ands	r3, r1
 800914a:	4927      	ldr	r1, [pc, #156]	; (80091e8 <_strtod_l+0x598>)
 800914c:	428b      	cmp	r3, r1
 800914e:	4680      	mov	r8, r0
 8009150:	d8be      	bhi.n	80090d0 <_strtod_l+0x480>
 8009152:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009156:	428b      	cmp	r3, r1
 8009158:	bf86      	itte	hi
 800915a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80091ec <_strtod_l+0x59c>
 800915e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009162:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009166:	2300      	movs	r3, #0
 8009168:	9304      	str	r3, [sp, #16]
 800916a:	e07b      	b.n	8009264 <_strtod_l+0x614>
 800916c:	07ea      	lsls	r2, r5, #31
 800916e:	d505      	bpl.n	800917c <_strtod_l+0x52c>
 8009170:	9b04      	ldr	r3, [sp, #16]
 8009172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009176:	f7f7 fa57 	bl	8000628 <__aeabi_dmul>
 800917a:	2301      	movs	r3, #1
 800917c:	9a04      	ldr	r2, [sp, #16]
 800917e:	3208      	adds	r2, #8
 8009180:	f10a 0a01 	add.w	sl, sl, #1
 8009184:	106d      	asrs	r5, r5, #1
 8009186:	9204      	str	r2, [sp, #16]
 8009188:	e7cc      	b.n	8009124 <_strtod_l+0x4d4>
 800918a:	d0ec      	beq.n	8009166 <_strtod_l+0x516>
 800918c:	426d      	negs	r5, r5
 800918e:	f015 020f 	ands.w	r2, r5, #15
 8009192:	d00a      	beq.n	80091aa <_strtod_l+0x55a>
 8009194:	4b11      	ldr	r3, [pc, #68]	; (80091dc <_strtod_l+0x58c>)
 8009196:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800919a:	4640      	mov	r0, r8
 800919c:	4649      	mov	r1, r9
 800919e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a2:	f7f7 fb6b 	bl	800087c <__aeabi_ddiv>
 80091a6:	4680      	mov	r8, r0
 80091a8:	4689      	mov	r9, r1
 80091aa:	112d      	asrs	r5, r5, #4
 80091ac:	d0db      	beq.n	8009166 <_strtod_l+0x516>
 80091ae:	2d1f      	cmp	r5, #31
 80091b0:	dd1e      	ble.n	80091f0 <_strtod_l+0x5a0>
 80091b2:	2500      	movs	r5, #0
 80091b4:	46ab      	mov	fp, r5
 80091b6:	9509      	str	r5, [sp, #36]	; 0x24
 80091b8:	9505      	str	r5, [sp, #20]
 80091ba:	2322      	movs	r3, #34	; 0x22
 80091bc:	f04f 0800 	mov.w	r8, #0
 80091c0:	f04f 0900 	mov.w	r9, #0
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	e78d      	b.n	80090e4 <_strtod_l+0x494>
 80091c8:	0800cbf9 	.word	0x0800cbf9
 80091cc:	0800ce24 	.word	0x0800ce24
 80091d0:	0800cbf1 	.word	0x0800cbf1
 80091d4:	0800cc26 	.word	0x0800cc26
 80091d8:	0800cfd0 	.word	0x0800cfd0
 80091dc:	0800cd38 	.word	0x0800cd38
 80091e0:	0800cd10 	.word	0x0800cd10
 80091e4:	7ff00000 	.word	0x7ff00000
 80091e8:	7ca00000 	.word	0x7ca00000
 80091ec:	7fefffff 	.word	0x7fefffff
 80091f0:	f015 0310 	ands.w	r3, r5, #16
 80091f4:	bf18      	it	ne
 80091f6:	236a      	movne	r3, #106	; 0x6a
 80091f8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800959c <_strtod_l+0x94c>
 80091fc:	9304      	str	r3, [sp, #16]
 80091fe:	4640      	mov	r0, r8
 8009200:	4649      	mov	r1, r9
 8009202:	2300      	movs	r3, #0
 8009204:	07ea      	lsls	r2, r5, #31
 8009206:	d504      	bpl.n	8009212 <_strtod_l+0x5c2>
 8009208:	e9da 2300 	ldrd	r2, r3, [sl]
 800920c:	f7f7 fa0c 	bl	8000628 <__aeabi_dmul>
 8009210:	2301      	movs	r3, #1
 8009212:	106d      	asrs	r5, r5, #1
 8009214:	f10a 0a08 	add.w	sl, sl, #8
 8009218:	d1f4      	bne.n	8009204 <_strtod_l+0x5b4>
 800921a:	b10b      	cbz	r3, 8009220 <_strtod_l+0x5d0>
 800921c:	4680      	mov	r8, r0
 800921e:	4689      	mov	r9, r1
 8009220:	9b04      	ldr	r3, [sp, #16]
 8009222:	b1bb      	cbz	r3, 8009254 <_strtod_l+0x604>
 8009224:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009228:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800922c:	2b00      	cmp	r3, #0
 800922e:	4649      	mov	r1, r9
 8009230:	dd10      	ble.n	8009254 <_strtod_l+0x604>
 8009232:	2b1f      	cmp	r3, #31
 8009234:	f340 811e 	ble.w	8009474 <_strtod_l+0x824>
 8009238:	2b34      	cmp	r3, #52	; 0x34
 800923a:	bfde      	ittt	le
 800923c:	f04f 33ff 	movle.w	r3, #4294967295
 8009240:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009244:	4093      	lslle	r3, r2
 8009246:	f04f 0800 	mov.w	r8, #0
 800924a:	bfcc      	ite	gt
 800924c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009250:	ea03 0901 	andle.w	r9, r3, r1
 8009254:	2200      	movs	r2, #0
 8009256:	2300      	movs	r3, #0
 8009258:	4640      	mov	r0, r8
 800925a:	4649      	mov	r1, r9
 800925c:	f7f7 fc4c 	bl	8000af8 <__aeabi_dcmpeq>
 8009260:	2800      	cmp	r0, #0
 8009262:	d1a6      	bne.n	80091b2 <_strtod_l+0x562>
 8009264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800926a:	4633      	mov	r3, r6
 800926c:	465a      	mov	r2, fp
 800926e:	4620      	mov	r0, r4
 8009270:	f7ff f8cc 	bl	800840c <__s2b>
 8009274:	9009      	str	r0, [sp, #36]	; 0x24
 8009276:	2800      	cmp	r0, #0
 8009278:	f43f af2a 	beq.w	80090d0 <_strtod_l+0x480>
 800927c:	9a08      	ldr	r2, [sp, #32]
 800927e:	9b05      	ldr	r3, [sp, #20]
 8009280:	2a00      	cmp	r2, #0
 8009282:	eba3 0307 	sub.w	r3, r3, r7
 8009286:	bfa8      	it	ge
 8009288:	2300      	movge	r3, #0
 800928a:	930c      	str	r3, [sp, #48]	; 0x30
 800928c:	2500      	movs	r5, #0
 800928e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009292:	9312      	str	r3, [sp, #72]	; 0x48
 8009294:	46ab      	mov	fp, r5
 8009296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009298:	4620      	mov	r0, r4
 800929a:	6859      	ldr	r1, [r3, #4]
 800929c:	f7ff f80e 	bl	80082bc <_Balloc>
 80092a0:	9005      	str	r0, [sp, #20]
 80092a2:	2800      	cmp	r0, #0
 80092a4:	f43f af18 	beq.w	80090d8 <_strtod_l+0x488>
 80092a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092aa:	691a      	ldr	r2, [r3, #16]
 80092ac:	3202      	adds	r2, #2
 80092ae:	f103 010c 	add.w	r1, r3, #12
 80092b2:	0092      	lsls	r2, r2, #2
 80092b4:	300c      	adds	r0, #12
 80092b6:	f001 f91b 	bl	800a4f0 <memcpy>
 80092ba:	ec49 8b10 	vmov	d0, r8, r9
 80092be:	aa18      	add	r2, sp, #96	; 0x60
 80092c0:	a917      	add	r1, sp, #92	; 0x5c
 80092c2:	4620      	mov	r0, r4
 80092c4:	f7ff fbd6 	bl	8008a74 <__d2b>
 80092c8:	ec49 8b18 	vmov	d8, r8, r9
 80092cc:	9016      	str	r0, [sp, #88]	; 0x58
 80092ce:	2800      	cmp	r0, #0
 80092d0:	f43f af02 	beq.w	80090d8 <_strtod_l+0x488>
 80092d4:	2101      	movs	r1, #1
 80092d6:	4620      	mov	r0, r4
 80092d8:	f7ff f930 	bl	800853c <__i2b>
 80092dc:	4683      	mov	fp, r0
 80092de:	2800      	cmp	r0, #0
 80092e0:	f43f aefa 	beq.w	80090d8 <_strtod_l+0x488>
 80092e4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80092e6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092e8:	2e00      	cmp	r6, #0
 80092ea:	bfab      	itete	ge
 80092ec:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80092ee:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80092f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80092f2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80092f6:	bfac      	ite	ge
 80092f8:	eb06 0a03 	addge.w	sl, r6, r3
 80092fc:	1b9f      	sublt	r7, r3, r6
 80092fe:	9b04      	ldr	r3, [sp, #16]
 8009300:	1af6      	subs	r6, r6, r3
 8009302:	4416      	add	r6, r2
 8009304:	4ba0      	ldr	r3, [pc, #640]	; (8009588 <_strtod_l+0x938>)
 8009306:	3e01      	subs	r6, #1
 8009308:	429e      	cmp	r6, r3
 800930a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800930e:	f280 80c4 	bge.w	800949a <_strtod_l+0x84a>
 8009312:	1b9b      	subs	r3, r3, r6
 8009314:	2b1f      	cmp	r3, #31
 8009316:	eba2 0203 	sub.w	r2, r2, r3
 800931a:	f04f 0101 	mov.w	r1, #1
 800931e:	f300 80b0 	bgt.w	8009482 <_strtod_l+0x832>
 8009322:	fa01 f303 	lsl.w	r3, r1, r3
 8009326:	930e      	str	r3, [sp, #56]	; 0x38
 8009328:	2300      	movs	r3, #0
 800932a:	930d      	str	r3, [sp, #52]	; 0x34
 800932c:	eb0a 0602 	add.w	r6, sl, r2
 8009330:	9b04      	ldr	r3, [sp, #16]
 8009332:	45b2      	cmp	sl, r6
 8009334:	4417      	add	r7, r2
 8009336:	441f      	add	r7, r3
 8009338:	4653      	mov	r3, sl
 800933a:	bfa8      	it	ge
 800933c:	4633      	movge	r3, r6
 800933e:	42bb      	cmp	r3, r7
 8009340:	bfa8      	it	ge
 8009342:	463b      	movge	r3, r7
 8009344:	2b00      	cmp	r3, #0
 8009346:	bfc2      	ittt	gt
 8009348:	1af6      	subgt	r6, r6, r3
 800934a:	1aff      	subgt	r7, r7, r3
 800934c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009352:	2b00      	cmp	r3, #0
 8009354:	dd17      	ble.n	8009386 <_strtod_l+0x736>
 8009356:	4659      	mov	r1, fp
 8009358:	461a      	mov	r2, r3
 800935a:	4620      	mov	r0, r4
 800935c:	f7ff f9ae 	bl	80086bc <__pow5mult>
 8009360:	4683      	mov	fp, r0
 8009362:	2800      	cmp	r0, #0
 8009364:	f43f aeb8 	beq.w	80090d8 <_strtod_l+0x488>
 8009368:	4601      	mov	r1, r0
 800936a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800936c:	4620      	mov	r0, r4
 800936e:	f7ff f8fb 	bl	8008568 <__multiply>
 8009372:	900b      	str	r0, [sp, #44]	; 0x2c
 8009374:	2800      	cmp	r0, #0
 8009376:	f43f aeaf 	beq.w	80090d8 <_strtod_l+0x488>
 800937a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800937c:	4620      	mov	r0, r4
 800937e:	f7fe ffdd 	bl	800833c <_Bfree>
 8009382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009384:	9316      	str	r3, [sp, #88]	; 0x58
 8009386:	2e00      	cmp	r6, #0
 8009388:	f300 808c 	bgt.w	80094a4 <_strtod_l+0x854>
 800938c:	9b08      	ldr	r3, [sp, #32]
 800938e:	2b00      	cmp	r3, #0
 8009390:	dd08      	ble.n	80093a4 <_strtod_l+0x754>
 8009392:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009394:	9905      	ldr	r1, [sp, #20]
 8009396:	4620      	mov	r0, r4
 8009398:	f7ff f990 	bl	80086bc <__pow5mult>
 800939c:	9005      	str	r0, [sp, #20]
 800939e:	2800      	cmp	r0, #0
 80093a0:	f43f ae9a 	beq.w	80090d8 <_strtod_l+0x488>
 80093a4:	2f00      	cmp	r7, #0
 80093a6:	dd08      	ble.n	80093ba <_strtod_l+0x76a>
 80093a8:	9905      	ldr	r1, [sp, #20]
 80093aa:	463a      	mov	r2, r7
 80093ac:	4620      	mov	r0, r4
 80093ae:	f7ff f9df 	bl	8008770 <__lshift>
 80093b2:	9005      	str	r0, [sp, #20]
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f43f ae8f 	beq.w	80090d8 <_strtod_l+0x488>
 80093ba:	f1ba 0f00 	cmp.w	sl, #0
 80093be:	dd08      	ble.n	80093d2 <_strtod_l+0x782>
 80093c0:	4659      	mov	r1, fp
 80093c2:	4652      	mov	r2, sl
 80093c4:	4620      	mov	r0, r4
 80093c6:	f7ff f9d3 	bl	8008770 <__lshift>
 80093ca:	4683      	mov	fp, r0
 80093cc:	2800      	cmp	r0, #0
 80093ce:	f43f ae83 	beq.w	80090d8 <_strtod_l+0x488>
 80093d2:	9a05      	ldr	r2, [sp, #20]
 80093d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80093d6:	4620      	mov	r0, r4
 80093d8:	f7ff fa52 	bl	8008880 <__mdiff>
 80093dc:	4605      	mov	r5, r0
 80093de:	2800      	cmp	r0, #0
 80093e0:	f43f ae7a 	beq.w	80090d8 <_strtod_l+0x488>
 80093e4:	68c3      	ldr	r3, [r0, #12]
 80093e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093e8:	2300      	movs	r3, #0
 80093ea:	60c3      	str	r3, [r0, #12]
 80093ec:	4659      	mov	r1, fp
 80093ee:	f7ff fa2b 	bl	8008848 <__mcmp>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	da60      	bge.n	80094b8 <_strtod_l+0x868>
 80093f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093f8:	ea53 0308 	orrs.w	r3, r3, r8
 80093fc:	f040 8084 	bne.w	8009508 <_strtod_l+0x8b8>
 8009400:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009404:	2b00      	cmp	r3, #0
 8009406:	d17f      	bne.n	8009508 <_strtod_l+0x8b8>
 8009408:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800940c:	0d1b      	lsrs	r3, r3, #20
 800940e:	051b      	lsls	r3, r3, #20
 8009410:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009414:	d978      	bls.n	8009508 <_strtod_l+0x8b8>
 8009416:	696b      	ldr	r3, [r5, #20]
 8009418:	b913      	cbnz	r3, 8009420 <_strtod_l+0x7d0>
 800941a:	692b      	ldr	r3, [r5, #16]
 800941c:	2b01      	cmp	r3, #1
 800941e:	dd73      	ble.n	8009508 <_strtod_l+0x8b8>
 8009420:	4629      	mov	r1, r5
 8009422:	2201      	movs	r2, #1
 8009424:	4620      	mov	r0, r4
 8009426:	f7ff f9a3 	bl	8008770 <__lshift>
 800942a:	4659      	mov	r1, fp
 800942c:	4605      	mov	r5, r0
 800942e:	f7ff fa0b 	bl	8008848 <__mcmp>
 8009432:	2800      	cmp	r0, #0
 8009434:	dd68      	ble.n	8009508 <_strtod_l+0x8b8>
 8009436:	9904      	ldr	r1, [sp, #16]
 8009438:	4a54      	ldr	r2, [pc, #336]	; (800958c <_strtod_l+0x93c>)
 800943a:	464b      	mov	r3, r9
 800943c:	2900      	cmp	r1, #0
 800943e:	f000 8084 	beq.w	800954a <_strtod_l+0x8fa>
 8009442:	ea02 0109 	and.w	r1, r2, r9
 8009446:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800944a:	dc7e      	bgt.n	800954a <_strtod_l+0x8fa>
 800944c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009450:	f77f aeb3 	ble.w	80091ba <_strtod_l+0x56a>
 8009454:	4b4e      	ldr	r3, [pc, #312]	; (8009590 <_strtod_l+0x940>)
 8009456:	4640      	mov	r0, r8
 8009458:	4649      	mov	r1, r9
 800945a:	2200      	movs	r2, #0
 800945c:	f7f7 f8e4 	bl	8000628 <__aeabi_dmul>
 8009460:	4b4a      	ldr	r3, [pc, #296]	; (800958c <_strtod_l+0x93c>)
 8009462:	400b      	ands	r3, r1
 8009464:	4680      	mov	r8, r0
 8009466:	4689      	mov	r9, r1
 8009468:	2b00      	cmp	r3, #0
 800946a:	f47f ae3f 	bne.w	80090ec <_strtod_l+0x49c>
 800946e:	2322      	movs	r3, #34	; 0x22
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	e63b      	b.n	80090ec <_strtod_l+0x49c>
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	fa02 f303 	lsl.w	r3, r2, r3
 800947c:	ea03 0808 	and.w	r8, r3, r8
 8009480:	e6e8      	b.n	8009254 <_strtod_l+0x604>
 8009482:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009486:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800948a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800948e:	36e2      	adds	r6, #226	; 0xe2
 8009490:	fa01 f306 	lsl.w	r3, r1, r6
 8009494:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009498:	e748      	b.n	800932c <_strtod_l+0x6dc>
 800949a:	2100      	movs	r1, #0
 800949c:	2301      	movs	r3, #1
 800949e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80094a2:	e743      	b.n	800932c <_strtod_l+0x6dc>
 80094a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094a6:	4632      	mov	r2, r6
 80094a8:	4620      	mov	r0, r4
 80094aa:	f7ff f961 	bl	8008770 <__lshift>
 80094ae:	9016      	str	r0, [sp, #88]	; 0x58
 80094b0:	2800      	cmp	r0, #0
 80094b2:	f47f af6b 	bne.w	800938c <_strtod_l+0x73c>
 80094b6:	e60f      	b.n	80090d8 <_strtod_l+0x488>
 80094b8:	46ca      	mov	sl, r9
 80094ba:	d171      	bne.n	80095a0 <_strtod_l+0x950>
 80094bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094c2:	b352      	cbz	r2, 800951a <_strtod_l+0x8ca>
 80094c4:	4a33      	ldr	r2, [pc, #204]	; (8009594 <_strtod_l+0x944>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d12a      	bne.n	8009520 <_strtod_l+0x8d0>
 80094ca:	9b04      	ldr	r3, [sp, #16]
 80094cc:	4641      	mov	r1, r8
 80094ce:	b1fb      	cbz	r3, 8009510 <_strtod_l+0x8c0>
 80094d0:	4b2e      	ldr	r3, [pc, #184]	; (800958c <_strtod_l+0x93c>)
 80094d2:	ea09 0303 	and.w	r3, r9, r3
 80094d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80094da:	f04f 32ff 	mov.w	r2, #4294967295
 80094de:	d81a      	bhi.n	8009516 <_strtod_l+0x8c6>
 80094e0:	0d1b      	lsrs	r3, r3, #20
 80094e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80094e6:	fa02 f303 	lsl.w	r3, r2, r3
 80094ea:	4299      	cmp	r1, r3
 80094ec:	d118      	bne.n	8009520 <_strtod_l+0x8d0>
 80094ee:	4b2a      	ldr	r3, [pc, #168]	; (8009598 <_strtod_l+0x948>)
 80094f0:	459a      	cmp	sl, r3
 80094f2:	d102      	bne.n	80094fa <_strtod_l+0x8aa>
 80094f4:	3101      	adds	r1, #1
 80094f6:	f43f adef 	beq.w	80090d8 <_strtod_l+0x488>
 80094fa:	4b24      	ldr	r3, [pc, #144]	; (800958c <_strtod_l+0x93c>)
 80094fc:	ea0a 0303 	and.w	r3, sl, r3
 8009500:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009504:	f04f 0800 	mov.w	r8, #0
 8009508:	9b04      	ldr	r3, [sp, #16]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1a2      	bne.n	8009454 <_strtod_l+0x804>
 800950e:	e5ed      	b.n	80090ec <_strtod_l+0x49c>
 8009510:	f04f 33ff 	mov.w	r3, #4294967295
 8009514:	e7e9      	b.n	80094ea <_strtod_l+0x89a>
 8009516:	4613      	mov	r3, r2
 8009518:	e7e7      	b.n	80094ea <_strtod_l+0x89a>
 800951a:	ea53 0308 	orrs.w	r3, r3, r8
 800951e:	d08a      	beq.n	8009436 <_strtod_l+0x7e6>
 8009520:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009522:	b1e3      	cbz	r3, 800955e <_strtod_l+0x90e>
 8009524:	ea13 0f0a 	tst.w	r3, sl
 8009528:	d0ee      	beq.n	8009508 <_strtod_l+0x8b8>
 800952a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800952c:	9a04      	ldr	r2, [sp, #16]
 800952e:	4640      	mov	r0, r8
 8009530:	4649      	mov	r1, r9
 8009532:	b1c3      	cbz	r3, 8009566 <_strtod_l+0x916>
 8009534:	f7ff fb6f 	bl	8008c16 <sulp>
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	ec51 0b18 	vmov	r0, r1, d8
 8009540:	f7f6 febc 	bl	80002bc <__adddf3>
 8009544:	4680      	mov	r8, r0
 8009546:	4689      	mov	r9, r1
 8009548:	e7de      	b.n	8009508 <_strtod_l+0x8b8>
 800954a:	4013      	ands	r3, r2
 800954c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009550:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009554:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009558:	f04f 38ff 	mov.w	r8, #4294967295
 800955c:	e7d4      	b.n	8009508 <_strtod_l+0x8b8>
 800955e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009560:	ea13 0f08 	tst.w	r3, r8
 8009564:	e7e0      	b.n	8009528 <_strtod_l+0x8d8>
 8009566:	f7ff fb56 	bl	8008c16 <sulp>
 800956a:	4602      	mov	r2, r0
 800956c:	460b      	mov	r3, r1
 800956e:	ec51 0b18 	vmov	r0, r1, d8
 8009572:	f7f6 fea1 	bl	80002b8 <__aeabi_dsub>
 8009576:	2200      	movs	r2, #0
 8009578:	2300      	movs	r3, #0
 800957a:	4680      	mov	r8, r0
 800957c:	4689      	mov	r9, r1
 800957e:	f7f7 fabb 	bl	8000af8 <__aeabi_dcmpeq>
 8009582:	2800      	cmp	r0, #0
 8009584:	d0c0      	beq.n	8009508 <_strtod_l+0x8b8>
 8009586:	e618      	b.n	80091ba <_strtod_l+0x56a>
 8009588:	fffffc02 	.word	0xfffffc02
 800958c:	7ff00000 	.word	0x7ff00000
 8009590:	39500000 	.word	0x39500000
 8009594:	000fffff 	.word	0x000fffff
 8009598:	7fefffff 	.word	0x7fefffff
 800959c:	0800ce38 	.word	0x0800ce38
 80095a0:	4659      	mov	r1, fp
 80095a2:	4628      	mov	r0, r5
 80095a4:	f7ff fac0 	bl	8008b28 <__ratio>
 80095a8:	ec57 6b10 	vmov	r6, r7, d0
 80095ac:	ee10 0a10 	vmov	r0, s0
 80095b0:	2200      	movs	r2, #0
 80095b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80095b6:	4639      	mov	r1, r7
 80095b8:	f7f7 fab2 	bl	8000b20 <__aeabi_dcmple>
 80095bc:	2800      	cmp	r0, #0
 80095be:	d071      	beq.n	80096a4 <_strtod_l+0xa54>
 80095c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d17c      	bne.n	80096c0 <_strtod_l+0xa70>
 80095c6:	f1b8 0f00 	cmp.w	r8, #0
 80095ca:	d15a      	bne.n	8009682 <_strtod_l+0xa32>
 80095cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d15d      	bne.n	8009690 <_strtod_l+0xa40>
 80095d4:	4b90      	ldr	r3, [pc, #576]	; (8009818 <_strtod_l+0xbc8>)
 80095d6:	2200      	movs	r2, #0
 80095d8:	4630      	mov	r0, r6
 80095da:	4639      	mov	r1, r7
 80095dc:	f7f7 fa96 	bl	8000b0c <__aeabi_dcmplt>
 80095e0:	2800      	cmp	r0, #0
 80095e2:	d15c      	bne.n	800969e <_strtod_l+0xa4e>
 80095e4:	4630      	mov	r0, r6
 80095e6:	4639      	mov	r1, r7
 80095e8:	4b8c      	ldr	r3, [pc, #560]	; (800981c <_strtod_l+0xbcc>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	f7f7 f81c 	bl	8000628 <__aeabi_dmul>
 80095f0:	4606      	mov	r6, r0
 80095f2:	460f      	mov	r7, r1
 80095f4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80095f8:	9606      	str	r6, [sp, #24]
 80095fa:	9307      	str	r3, [sp, #28]
 80095fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009600:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009604:	4b86      	ldr	r3, [pc, #536]	; (8009820 <_strtod_l+0xbd0>)
 8009606:	ea0a 0303 	and.w	r3, sl, r3
 800960a:	930d      	str	r3, [sp, #52]	; 0x34
 800960c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800960e:	4b85      	ldr	r3, [pc, #532]	; (8009824 <_strtod_l+0xbd4>)
 8009610:	429a      	cmp	r2, r3
 8009612:	f040 8090 	bne.w	8009736 <_strtod_l+0xae6>
 8009616:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800961a:	ec49 8b10 	vmov	d0, r8, r9
 800961e:	f7ff f9b9 	bl	8008994 <__ulp>
 8009622:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009626:	ec51 0b10 	vmov	r0, r1, d0
 800962a:	f7f6 fffd 	bl	8000628 <__aeabi_dmul>
 800962e:	4642      	mov	r2, r8
 8009630:	464b      	mov	r3, r9
 8009632:	f7f6 fe43 	bl	80002bc <__adddf3>
 8009636:	460b      	mov	r3, r1
 8009638:	4979      	ldr	r1, [pc, #484]	; (8009820 <_strtod_l+0xbd0>)
 800963a:	4a7b      	ldr	r2, [pc, #492]	; (8009828 <_strtod_l+0xbd8>)
 800963c:	4019      	ands	r1, r3
 800963e:	4291      	cmp	r1, r2
 8009640:	4680      	mov	r8, r0
 8009642:	d944      	bls.n	80096ce <_strtod_l+0xa7e>
 8009644:	ee18 2a90 	vmov	r2, s17
 8009648:	4b78      	ldr	r3, [pc, #480]	; (800982c <_strtod_l+0xbdc>)
 800964a:	429a      	cmp	r2, r3
 800964c:	d104      	bne.n	8009658 <_strtod_l+0xa08>
 800964e:	ee18 3a10 	vmov	r3, s16
 8009652:	3301      	adds	r3, #1
 8009654:	f43f ad40 	beq.w	80090d8 <_strtod_l+0x488>
 8009658:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800982c <_strtod_l+0xbdc>
 800965c:	f04f 38ff 	mov.w	r8, #4294967295
 8009660:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009662:	4620      	mov	r0, r4
 8009664:	f7fe fe6a 	bl	800833c <_Bfree>
 8009668:	9905      	ldr	r1, [sp, #20]
 800966a:	4620      	mov	r0, r4
 800966c:	f7fe fe66 	bl	800833c <_Bfree>
 8009670:	4659      	mov	r1, fp
 8009672:	4620      	mov	r0, r4
 8009674:	f7fe fe62 	bl	800833c <_Bfree>
 8009678:	4629      	mov	r1, r5
 800967a:	4620      	mov	r0, r4
 800967c:	f7fe fe5e 	bl	800833c <_Bfree>
 8009680:	e609      	b.n	8009296 <_strtod_l+0x646>
 8009682:	f1b8 0f01 	cmp.w	r8, #1
 8009686:	d103      	bne.n	8009690 <_strtod_l+0xa40>
 8009688:	f1b9 0f00 	cmp.w	r9, #0
 800968c:	f43f ad95 	beq.w	80091ba <_strtod_l+0x56a>
 8009690:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80097e8 <_strtod_l+0xb98>
 8009694:	4f60      	ldr	r7, [pc, #384]	; (8009818 <_strtod_l+0xbc8>)
 8009696:	ed8d 7b06 	vstr	d7, [sp, #24]
 800969a:	2600      	movs	r6, #0
 800969c:	e7ae      	b.n	80095fc <_strtod_l+0x9ac>
 800969e:	4f5f      	ldr	r7, [pc, #380]	; (800981c <_strtod_l+0xbcc>)
 80096a0:	2600      	movs	r6, #0
 80096a2:	e7a7      	b.n	80095f4 <_strtod_l+0x9a4>
 80096a4:	4b5d      	ldr	r3, [pc, #372]	; (800981c <_strtod_l+0xbcc>)
 80096a6:	4630      	mov	r0, r6
 80096a8:	4639      	mov	r1, r7
 80096aa:	2200      	movs	r2, #0
 80096ac:	f7f6 ffbc 	bl	8000628 <__aeabi_dmul>
 80096b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096b2:	4606      	mov	r6, r0
 80096b4:	460f      	mov	r7, r1
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d09c      	beq.n	80095f4 <_strtod_l+0x9a4>
 80096ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80096be:	e79d      	b.n	80095fc <_strtod_l+0x9ac>
 80096c0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80097f0 <_strtod_l+0xba0>
 80096c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096c8:	ec57 6b17 	vmov	r6, r7, d7
 80096cc:	e796      	b.n	80095fc <_strtod_l+0x9ac>
 80096ce:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80096d2:	9b04      	ldr	r3, [sp, #16]
 80096d4:	46ca      	mov	sl, r9
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d1c2      	bne.n	8009660 <_strtod_l+0xa10>
 80096da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096e0:	0d1b      	lsrs	r3, r3, #20
 80096e2:	051b      	lsls	r3, r3, #20
 80096e4:	429a      	cmp	r2, r3
 80096e6:	d1bb      	bne.n	8009660 <_strtod_l+0xa10>
 80096e8:	4630      	mov	r0, r6
 80096ea:	4639      	mov	r1, r7
 80096ec:	f7f7 fafc 	bl	8000ce8 <__aeabi_d2lz>
 80096f0:	f7f6 ff6c 	bl	80005cc <__aeabi_l2d>
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	4630      	mov	r0, r6
 80096fa:	4639      	mov	r1, r7
 80096fc:	f7f6 fddc 	bl	80002b8 <__aeabi_dsub>
 8009700:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009702:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009706:	ea43 0308 	orr.w	r3, r3, r8
 800970a:	4313      	orrs	r3, r2
 800970c:	4606      	mov	r6, r0
 800970e:	460f      	mov	r7, r1
 8009710:	d054      	beq.n	80097bc <_strtod_l+0xb6c>
 8009712:	a339      	add	r3, pc, #228	; (adr r3, 80097f8 <_strtod_l+0xba8>)
 8009714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009718:	f7f7 f9f8 	bl	8000b0c <__aeabi_dcmplt>
 800971c:	2800      	cmp	r0, #0
 800971e:	f47f ace5 	bne.w	80090ec <_strtod_l+0x49c>
 8009722:	a337      	add	r3, pc, #220	; (adr r3, 8009800 <_strtod_l+0xbb0>)
 8009724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	f7f7 fa0c 	bl	8000b48 <__aeabi_dcmpgt>
 8009730:	2800      	cmp	r0, #0
 8009732:	d095      	beq.n	8009660 <_strtod_l+0xa10>
 8009734:	e4da      	b.n	80090ec <_strtod_l+0x49c>
 8009736:	9b04      	ldr	r3, [sp, #16]
 8009738:	b333      	cbz	r3, 8009788 <_strtod_l+0xb38>
 800973a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800973c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009740:	d822      	bhi.n	8009788 <_strtod_l+0xb38>
 8009742:	a331      	add	r3, pc, #196	; (adr r3, 8009808 <_strtod_l+0xbb8>)
 8009744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009748:	4630      	mov	r0, r6
 800974a:	4639      	mov	r1, r7
 800974c:	f7f7 f9e8 	bl	8000b20 <__aeabi_dcmple>
 8009750:	b1a0      	cbz	r0, 800977c <_strtod_l+0xb2c>
 8009752:	4639      	mov	r1, r7
 8009754:	4630      	mov	r0, r6
 8009756:	f7f7 fa3f 	bl	8000bd8 <__aeabi_d2uiz>
 800975a:	2801      	cmp	r0, #1
 800975c:	bf38      	it	cc
 800975e:	2001      	movcc	r0, #1
 8009760:	f7f6 fee8 	bl	8000534 <__aeabi_ui2d>
 8009764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009766:	4606      	mov	r6, r0
 8009768:	460f      	mov	r7, r1
 800976a:	bb23      	cbnz	r3, 80097b6 <_strtod_l+0xb66>
 800976c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009770:	9010      	str	r0, [sp, #64]	; 0x40
 8009772:	9311      	str	r3, [sp, #68]	; 0x44
 8009774:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009778:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800977c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800977e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009780:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009784:	1a9b      	subs	r3, r3, r2
 8009786:	930f      	str	r3, [sp, #60]	; 0x3c
 8009788:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800978c:	eeb0 0a48 	vmov.f32	s0, s16
 8009790:	eef0 0a68 	vmov.f32	s1, s17
 8009794:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009798:	f7ff f8fc 	bl	8008994 <__ulp>
 800979c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097a0:	ec53 2b10 	vmov	r2, r3, d0
 80097a4:	f7f6 ff40 	bl	8000628 <__aeabi_dmul>
 80097a8:	ec53 2b18 	vmov	r2, r3, d8
 80097ac:	f7f6 fd86 	bl	80002bc <__adddf3>
 80097b0:	4680      	mov	r8, r0
 80097b2:	4689      	mov	r9, r1
 80097b4:	e78d      	b.n	80096d2 <_strtod_l+0xa82>
 80097b6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80097ba:	e7db      	b.n	8009774 <_strtod_l+0xb24>
 80097bc:	a314      	add	r3, pc, #80	; (adr r3, 8009810 <_strtod_l+0xbc0>)
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	f7f7 f9a3 	bl	8000b0c <__aeabi_dcmplt>
 80097c6:	e7b3      	b.n	8009730 <_strtod_l+0xae0>
 80097c8:	2300      	movs	r3, #0
 80097ca:	930a      	str	r3, [sp, #40]	; 0x28
 80097cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80097ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097d0:	6013      	str	r3, [r2, #0]
 80097d2:	f7ff ba7c 	b.w	8008cce <_strtod_l+0x7e>
 80097d6:	2a65      	cmp	r2, #101	; 0x65
 80097d8:	f43f ab75 	beq.w	8008ec6 <_strtod_l+0x276>
 80097dc:	2a45      	cmp	r2, #69	; 0x45
 80097de:	f43f ab72 	beq.w	8008ec6 <_strtod_l+0x276>
 80097e2:	2301      	movs	r3, #1
 80097e4:	f7ff bbaa 	b.w	8008f3c <_strtod_l+0x2ec>
 80097e8:	00000000 	.word	0x00000000
 80097ec:	bff00000 	.word	0xbff00000
 80097f0:	00000000 	.word	0x00000000
 80097f4:	3ff00000 	.word	0x3ff00000
 80097f8:	94a03595 	.word	0x94a03595
 80097fc:	3fdfffff 	.word	0x3fdfffff
 8009800:	35afe535 	.word	0x35afe535
 8009804:	3fe00000 	.word	0x3fe00000
 8009808:	ffc00000 	.word	0xffc00000
 800980c:	41dfffff 	.word	0x41dfffff
 8009810:	94a03595 	.word	0x94a03595
 8009814:	3fcfffff 	.word	0x3fcfffff
 8009818:	3ff00000 	.word	0x3ff00000
 800981c:	3fe00000 	.word	0x3fe00000
 8009820:	7ff00000 	.word	0x7ff00000
 8009824:	7fe00000 	.word	0x7fe00000
 8009828:	7c9fffff 	.word	0x7c9fffff
 800982c:	7fefffff 	.word	0x7fefffff

08009830 <_strtod_r>:
 8009830:	4b01      	ldr	r3, [pc, #4]	; (8009838 <_strtod_r+0x8>)
 8009832:	f7ff ba0d 	b.w	8008c50 <_strtod_l>
 8009836:	bf00      	nop
 8009838:	20000068 	.word	0x20000068

0800983c <_strtol_l.constprop.0>:
 800983c:	2b01      	cmp	r3, #1
 800983e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009842:	d001      	beq.n	8009848 <_strtol_l.constprop.0+0xc>
 8009844:	2b24      	cmp	r3, #36	; 0x24
 8009846:	d906      	bls.n	8009856 <_strtol_l.constprop.0+0x1a>
 8009848:	f7fd fd80 	bl	800734c <__errno>
 800984c:	2316      	movs	r3, #22
 800984e:	6003      	str	r3, [r0, #0]
 8009850:	2000      	movs	r0, #0
 8009852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009856:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800993c <_strtol_l.constprop.0+0x100>
 800985a:	460d      	mov	r5, r1
 800985c:	462e      	mov	r6, r5
 800985e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009862:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009866:	f017 0708 	ands.w	r7, r7, #8
 800986a:	d1f7      	bne.n	800985c <_strtol_l.constprop.0+0x20>
 800986c:	2c2d      	cmp	r4, #45	; 0x2d
 800986e:	d132      	bne.n	80098d6 <_strtol_l.constprop.0+0x9a>
 8009870:	782c      	ldrb	r4, [r5, #0]
 8009872:	2701      	movs	r7, #1
 8009874:	1cb5      	adds	r5, r6, #2
 8009876:	2b00      	cmp	r3, #0
 8009878:	d05b      	beq.n	8009932 <_strtol_l.constprop.0+0xf6>
 800987a:	2b10      	cmp	r3, #16
 800987c:	d109      	bne.n	8009892 <_strtol_l.constprop.0+0x56>
 800987e:	2c30      	cmp	r4, #48	; 0x30
 8009880:	d107      	bne.n	8009892 <_strtol_l.constprop.0+0x56>
 8009882:	782c      	ldrb	r4, [r5, #0]
 8009884:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009888:	2c58      	cmp	r4, #88	; 0x58
 800988a:	d14d      	bne.n	8009928 <_strtol_l.constprop.0+0xec>
 800988c:	786c      	ldrb	r4, [r5, #1]
 800988e:	2310      	movs	r3, #16
 8009890:	3502      	adds	r5, #2
 8009892:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009896:	f108 38ff 	add.w	r8, r8, #4294967295
 800989a:	f04f 0e00 	mov.w	lr, #0
 800989e:	fbb8 f9f3 	udiv	r9, r8, r3
 80098a2:	4676      	mov	r6, lr
 80098a4:	fb03 8a19 	mls	sl, r3, r9, r8
 80098a8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80098ac:	f1bc 0f09 	cmp.w	ip, #9
 80098b0:	d816      	bhi.n	80098e0 <_strtol_l.constprop.0+0xa4>
 80098b2:	4664      	mov	r4, ip
 80098b4:	42a3      	cmp	r3, r4
 80098b6:	dd24      	ble.n	8009902 <_strtol_l.constprop.0+0xc6>
 80098b8:	f1be 3fff 	cmp.w	lr, #4294967295
 80098bc:	d008      	beq.n	80098d0 <_strtol_l.constprop.0+0x94>
 80098be:	45b1      	cmp	r9, r6
 80098c0:	d31c      	bcc.n	80098fc <_strtol_l.constprop.0+0xc0>
 80098c2:	d101      	bne.n	80098c8 <_strtol_l.constprop.0+0x8c>
 80098c4:	45a2      	cmp	sl, r4
 80098c6:	db19      	blt.n	80098fc <_strtol_l.constprop.0+0xc0>
 80098c8:	fb06 4603 	mla	r6, r6, r3, r4
 80098cc:	f04f 0e01 	mov.w	lr, #1
 80098d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098d4:	e7e8      	b.n	80098a8 <_strtol_l.constprop.0+0x6c>
 80098d6:	2c2b      	cmp	r4, #43	; 0x2b
 80098d8:	bf04      	itt	eq
 80098da:	782c      	ldrbeq	r4, [r5, #0]
 80098dc:	1cb5      	addeq	r5, r6, #2
 80098de:	e7ca      	b.n	8009876 <_strtol_l.constprop.0+0x3a>
 80098e0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80098e4:	f1bc 0f19 	cmp.w	ip, #25
 80098e8:	d801      	bhi.n	80098ee <_strtol_l.constprop.0+0xb2>
 80098ea:	3c37      	subs	r4, #55	; 0x37
 80098ec:	e7e2      	b.n	80098b4 <_strtol_l.constprop.0+0x78>
 80098ee:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80098f2:	f1bc 0f19 	cmp.w	ip, #25
 80098f6:	d804      	bhi.n	8009902 <_strtol_l.constprop.0+0xc6>
 80098f8:	3c57      	subs	r4, #87	; 0x57
 80098fa:	e7db      	b.n	80098b4 <_strtol_l.constprop.0+0x78>
 80098fc:	f04f 3eff 	mov.w	lr, #4294967295
 8009900:	e7e6      	b.n	80098d0 <_strtol_l.constprop.0+0x94>
 8009902:	f1be 3fff 	cmp.w	lr, #4294967295
 8009906:	d105      	bne.n	8009914 <_strtol_l.constprop.0+0xd8>
 8009908:	2322      	movs	r3, #34	; 0x22
 800990a:	6003      	str	r3, [r0, #0]
 800990c:	4646      	mov	r6, r8
 800990e:	b942      	cbnz	r2, 8009922 <_strtol_l.constprop.0+0xe6>
 8009910:	4630      	mov	r0, r6
 8009912:	e79e      	b.n	8009852 <_strtol_l.constprop.0+0x16>
 8009914:	b107      	cbz	r7, 8009918 <_strtol_l.constprop.0+0xdc>
 8009916:	4276      	negs	r6, r6
 8009918:	2a00      	cmp	r2, #0
 800991a:	d0f9      	beq.n	8009910 <_strtol_l.constprop.0+0xd4>
 800991c:	f1be 0f00 	cmp.w	lr, #0
 8009920:	d000      	beq.n	8009924 <_strtol_l.constprop.0+0xe8>
 8009922:	1e69      	subs	r1, r5, #1
 8009924:	6011      	str	r1, [r2, #0]
 8009926:	e7f3      	b.n	8009910 <_strtol_l.constprop.0+0xd4>
 8009928:	2430      	movs	r4, #48	; 0x30
 800992a:	2b00      	cmp	r3, #0
 800992c:	d1b1      	bne.n	8009892 <_strtol_l.constprop.0+0x56>
 800992e:	2308      	movs	r3, #8
 8009930:	e7af      	b.n	8009892 <_strtol_l.constprop.0+0x56>
 8009932:	2c30      	cmp	r4, #48	; 0x30
 8009934:	d0a5      	beq.n	8009882 <_strtol_l.constprop.0+0x46>
 8009936:	230a      	movs	r3, #10
 8009938:	e7ab      	b.n	8009892 <_strtol_l.constprop.0+0x56>
 800993a:	bf00      	nop
 800993c:	0800ce61 	.word	0x0800ce61

08009940 <_strtol_r>:
 8009940:	f7ff bf7c 	b.w	800983c <_strtol_l.constprop.0>

08009944 <__ssputs_r>:
 8009944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009948:	688e      	ldr	r6, [r1, #8]
 800994a:	461f      	mov	r7, r3
 800994c:	42be      	cmp	r6, r7
 800994e:	680b      	ldr	r3, [r1, #0]
 8009950:	4682      	mov	sl, r0
 8009952:	460c      	mov	r4, r1
 8009954:	4690      	mov	r8, r2
 8009956:	d82c      	bhi.n	80099b2 <__ssputs_r+0x6e>
 8009958:	898a      	ldrh	r2, [r1, #12]
 800995a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800995e:	d026      	beq.n	80099ae <__ssputs_r+0x6a>
 8009960:	6965      	ldr	r5, [r4, #20]
 8009962:	6909      	ldr	r1, [r1, #16]
 8009964:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009968:	eba3 0901 	sub.w	r9, r3, r1
 800996c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009970:	1c7b      	adds	r3, r7, #1
 8009972:	444b      	add	r3, r9
 8009974:	106d      	asrs	r5, r5, #1
 8009976:	429d      	cmp	r5, r3
 8009978:	bf38      	it	cc
 800997a:	461d      	movcc	r5, r3
 800997c:	0553      	lsls	r3, r2, #21
 800997e:	d527      	bpl.n	80099d0 <__ssputs_r+0x8c>
 8009980:	4629      	mov	r1, r5
 8009982:	f7fe fc0f 	bl	80081a4 <_malloc_r>
 8009986:	4606      	mov	r6, r0
 8009988:	b360      	cbz	r0, 80099e4 <__ssputs_r+0xa0>
 800998a:	6921      	ldr	r1, [r4, #16]
 800998c:	464a      	mov	r2, r9
 800998e:	f000 fdaf 	bl	800a4f0 <memcpy>
 8009992:	89a3      	ldrh	r3, [r4, #12]
 8009994:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800999c:	81a3      	strh	r3, [r4, #12]
 800999e:	6126      	str	r6, [r4, #16]
 80099a0:	6165      	str	r5, [r4, #20]
 80099a2:	444e      	add	r6, r9
 80099a4:	eba5 0509 	sub.w	r5, r5, r9
 80099a8:	6026      	str	r6, [r4, #0]
 80099aa:	60a5      	str	r5, [r4, #8]
 80099ac:	463e      	mov	r6, r7
 80099ae:	42be      	cmp	r6, r7
 80099b0:	d900      	bls.n	80099b4 <__ssputs_r+0x70>
 80099b2:	463e      	mov	r6, r7
 80099b4:	6820      	ldr	r0, [r4, #0]
 80099b6:	4632      	mov	r2, r6
 80099b8:	4641      	mov	r1, r8
 80099ba:	f000 fd5c 	bl	800a476 <memmove>
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	1b9b      	subs	r3, r3, r6
 80099c2:	60a3      	str	r3, [r4, #8]
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	4433      	add	r3, r6
 80099c8:	6023      	str	r3, [r4, #0]
 80099ca:	2000      	movs	r0, #0
 80099cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d0:	462a      	mov	r2, r5
 80099d2:	f001 f942 	bl	800ac5a <_realloc_r>
 80099d6:	4606      	mov	r6, r0
 80099d8:	2800      	cmp	r0, #0
 80099da:	d1e0      	bne.n	800999e <__ssputs_r+0x5a>
 80099dc:	6921      	ldr	r1, [r4, #16]
 80099de:	4650      	mov	r0, sl
 80099e0:	f7fe fb6c 	bl	80080bc <_free_r>
 80099e4:	230c      	movs	r3, #12
 80099e6:	f8ca 3000 	str.w	r3, [sl]
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099f0:	81a3      	strh	r3, [r4, #12]
 80099f2:	f04f 30ff 	mov.w	r0, #4294967295
 80099f6:	e7e9      	b.n	80099cc <__ssputs_r+0x88>

080099f8 <_svfiprintf_r>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	4698      	mov	r8, r3
 80099fe:	898b      	ldrh	r3, [r1, #12]
 8009a00:	061b      	lsls	r3, r3, #24
 8009a02:	b09d      	sub	sp, #116	; 0x74
 8009a04:	4607      	mov	r7, r0
 8009a06:	460d      	mov	r5, r1
 8009a08:	4614      	mov	r4, r2
 8009a0a:	d50e      	bpl.n	8009a2a <_svfiprintf_r+0x32>
 8009a0c:	690b      	ldr	r3, [r1, #16]
 8009a0e:	b963      	cbnz	r3, 8009a2a <_svfiprintf_r+0x32>
 8009a10:	2140      	movs	r1, #64	; 0x40
 8009a12:	f7fe fbc7 	bl	80081a4 <_malloc_r>
 8009a16:	6028      	str	r0, [r5, #0]
 8009a18:	6128      	str	r0, [r5, #16]
 8009a1a:	b920      	cbnz	r0, 8009a26 <_svfiprintf_r+0x2e>
 8009a1c:	230c      	movs	r3, #12
 8009a1e:	603b      	str	r3, [r7, #0]
 8009a20:	f04f 30ff 	mov.w	r0, #4294967295
 8009a24:	e0d0      	b.n	8009bc8 <_svfiprintf_r+0x1d0>
 8009a26:	2340      	movs	r3, #64	; 0x40
 8009a28:	616b      	str	r3, [r5, #20]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a2e:	2320      	movs	r3, #32
 8009a30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a38:	2330      	movs	r3, #48	; 0x30
 8009a3a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009be0 <_svfiprintf_r+0x1e8>
 8009a3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a42:	f04f 0901 	mov.w	r9, #1
 8009a46:	4623      	mov	r3, r4
 8009a48:	469a      	mov	sl, r3
 8009a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a4e:	b10a      	cbz	r2, 8009a54 <_svfiprintf_r+0x5c>
 8009a50:	2a25      	cmp	r2, #37	; 0x25
 8009a52:	d1f9      	bne.n	8009a48 <_svfiprintf_r+0x50>
 8009a54:	ebba 0b04 	subs.w	fp, sl, r4
 8009a58:	d00b      	beq.n	8009a72 <_svfiprintf_r+0x7a>
 8009a5a:	465b      	mov	r3, fp
 8009a5c:	4622      	mov	r2, r4
 8009a5e:	4629      	mov	r1, r5
 8009a60:	4638      	mov	r0, r7
 8009a62:	f7ff ff6f 	bl	8009944 <__ssputs_r>
 8009a66:	3001      	adds	r0, #1
 8009a68:	f000 80a9 	beq.w	8009bbe <_svfiprintf_r+0x1c6>
 8009a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a6e:	445a      	add	r2, fp
 8009a70:	9209      	str	r2, [sp, #36]	; 0x24
 8009a72:	f89a 3000 	ldrb.w	r3, [sl]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	f000 80a1 	beq.w	8009bbe <_svfiprintf_r+0x1c6>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a86:	f10a 0a01 	add.w	sl, sl, #1
 8009a8a:	9304      	str	r3, [sp, #16]
 8009a8c:	9307      	str	r3, [sp, #28]
 8009a8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a92:	931a      	str	r3, [sp, #104]	; 0x68
 8009a94:	4654      	mov	r4, sl
 8009a96:	2205      	movs	r2, #5
 8009a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9c:	4850      	ldr	r0, [pc, #320]	; (8009be0 <_svfiprintf_r+0x1e8>)
 8009a9e:	f7f6 fbaf 	bl	8000200 <memchr>
 8009aa2:	9a04      	ldr	r2, [sp, #16]
 8009aa4:	b9d8      	cbnz	r0, 8009ade <_svfiprintf_r+0xe6>
 8009aa6:	06d0      	lsls	r0, r2, #27
 8009aa8:	bf44      	itt	mi
 8009aaa:	2320      	movmi	r3, #32
 8009aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab0:	0711      	lsls	r1, r2, #28
 8009ab2:	bf44      	itt	mi
 8009ab4:	232b      	movmi	r3, #43	; 0x2b
 8009ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aba:	f89a 3000 	ldrb.w	r3, [sl]
 8009abe:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac0:	d015      	beq.n	8009aee <_svfiprintf_r+0xf6>
 8009ac2:	9a07      	ldr	r2, [sp, #28]
 8009ac4:	4654      	mov	r4, sl
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	f04f 0c0a 	mov.w	ip, #10
 8009acc:	4621      	mov	r1, r4
 8009ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ad2:	3b30      	subs	r3, #48	; 0x30
 8009ad4:	2b09      	cmp	r3, #9
 8009ad6:	d94d      	bls.n	8009b74 <_svfiprintf_r+0x17c>
 8009ad8:	b1b0      	cbz	r0, 8009b08 <_svfiprintf_r+0x110>
 8009ada:	9207      	str	r2, [sp, #28]
 8009adc:	e014      	b.n	8009b08 <_svfiprintf_r+0x110>
 8009ade:	eba0 0308 	sub.w	r3, r0, r8
 8009ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	46a2      	mov	sl, r4
 8009aec:	e7d2      	b.n	8009a94 <_svfiprintf_r+0x9c>
 8009aee:	9b03      	ldr	r3, [sp, #12]
 8009af0:	1d19      	adds	r1, r3, #4
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	9103      	str	r1, [sp, #12]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bfbb      	ittet	lt
 8009afa:	425b      	neglt	r3, r3
 8009afc:	f042 0202 	orrlt.w	r2, r2, #2
 8009b00:	9307      	strge	r3, [sp, #28]
 8009b02:	9307      	strlt	r3, [sp, #28]
 8009b04:	bfb8      	it	lt
 8009b06:	9204      	strlt	r2, [sp, #16]
 8009b08:	7823      	ldrb	r3, [r4, #0]
 8009b0a:	2b2e      	cmp	r3, #46	; 0x2e
 8009b0c:	d10c      	bne.n	8009b28 <_svfiprintf_r+0x130>
 8009b0e:	7863      	ldrb	r3, [r4, #1]
 8009b10:	2b2a      	cmp	r3, #42	; 0x2a
 8009b12:	d134      	bne.n	8009b7e <_svfiprintf_r+0x186>
 8009b14:	9b03      	ldr	r3, [sp, #12]
 8009b16:	1d1a      	adds	r2, r3, #4
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	9203      	str	r2, [sp, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	bfb8      	it	lt
 8009b20:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b24:	3402      	adds	r4, #2
 8009b26:	9305      	str	r3, [sp, #20]
 8009b28:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009bf0 <_svfiprintf_r+0x1f8>
 8009b2c:	7821      	ldrb	r1, [r4, #0]
 8009b2e:	2203      	movs	r2, #3
 8009b30:	4650      	mov	r0, sl
 8009b32:	f7f6 fb65 	bl	8000200 <memchr>
 8009b36:	b138      	cbz	r0, 8009b48 <_svfiprintf_r+0x150>
 8009b38:	9b04      	ldr	r3, [sp, #16]
 8009b3a:	eba0 000a 	sub.w	r0, r0, sl
 8009b3e:	2240      	movs	r2, #64	; 0x40
 8009b40:	4082      	lsls	r2, r0
 8009b42:	4313      	orrs	r3, r2
 8009b44:	3401      	adds	r4, #1
 8009b46:	9304      	str	r3, [sp, #16]
 8009b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4c:	4825      	ldr	r0, [pc, #148]	; (8009be4 <_svfiprintf_r+0x1ec>)
 8009b4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b52:	2206      	movs	r2, #6
 8009b54:	f7f6 fb54 	bl	8000200 <memchr>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d038      	beq.n	8009bce <_svfiprintf_r+0x1d6>
 8009b5c:	4b22      	ldr	r3, [pc, #136]	; (8009be8 <_svfiprintf_r+0x1f0>)
 8009b5e:	bb1b      	cbnz	r3, 8009ba8 <_svfiprintf_r+0x1b0>
 8009b60:	9b03      	ldr	r3, [sp, #12]
 8009b62:	3307      	adds	r3, #7
 8009b64:	f023 0307 	bic.w	r3, r3, #7
 8009b68:	3308      	adds	r3, #8
 8009b6a:	9303      	str	r3, [sp, #12]
 8009b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b6e:	4433      	add	r3, r6
 8009b70:	9309      	str	r3, [sp, #36]	; 0x24
 8009b72:	e768      	b.n	8009a46 <_svfiprintf_r+0x4e>
 8009b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b78:	460c      	mov	r4, r1
 8009b7a:	2001      	movs	r0, #1
 8009b7c:	e7a6      	b.n	8009acc <_svfiprintf_r+0xd4>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	3401      	adds	r4, #1
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	4619      	mov	r1, r3
 8009b86:	f04f 0c0a 	mov.w	ip, #10
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b90:	3a30      	subs	r2, #48	; 0x30
 8009b92:	2a09      	cmp	r2, #9
 8009b94:	d903      	bls.n	8009b9e <_svfiprintf_r+0x1a6>
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d0c6      	beq.n	8009b28 <_svfiprintf_r+0x130>
 8009b9a:	9105      	str	r1, [sp, #20]
 8009b9c:	e7c4      	b.n	8009b28 <_svfiprintf_r+0x130>
 8009b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e7f0      	b.n	8009b8a <_svfiprintf_r+0x192>
 8009ba8:	ab03      	add	r3, sp, #12
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	462a      	mov	r2, r5
 8009bae:	4b0f      	ldr	r3, [pc, #60]	; (8009bec <_svfiprintf_r+0x1f4>)
 8009bb0:	a904      	add	r1, sp, #16
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	f7fc fc4e 	bl	8006454 <_printf_float>
 8009bb8:	1c42      	adds	r2, r0, #1
 8009bba:	4606      	mov	r6, r0
 8009bbc:	d1d6      	bne.n	8009b6c <_svfiprintf_r+0x174>
 8009bbe:	89ab      	ldrh	r3, [r5, #12]
 8009bc0:	065b      	lsls	r3, r3, #25
 8009bc2:	f53f af2d 	bmi.w	8009a20 <_svfiprintf_r+0x28>
 8009bc6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bc8:	b01d      	add	sp, #116	; 0x74
 8009bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bce:	ab03      	add	r3, sp, #12
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	462a      	mov	r2, r5
 8009bd4:	4b05      	ldr	r3, [pc, #20]	; (8009bec <_svfiprintf_r+0x1f4>)
 8009bd6:	a904      	add	r1, sp, #16
 8009bd8:	4638      	mov	r0, r7
 8009bda:	f7fc fedf 	bl	800699c <_printf_i>
 8009bde:	e7eb      	b.n	8009bb8 <_svfiprintf_r+0x1c0>
 8009be0:	0800cf61 	.word	0x0800cf61
 8009be4:	0800cf6b 	.word	0x0800cf6b
 8009be8:	08006455 	.word	0x08006455
 8009bec:	08009945 	.word	0x08009945
 8009bf0:	0800cf67 	.word	0x0800cf67

08009bf4 <_sungetc_r>:
 8009bf4:	b538      	push	{r3, r4, r5, lr}
 8009bf6:	1c4b      	adds	r3, r1, #1
 8009bf8:	4614      	mov	r4, r2
 8009bfa:	d103      	bne.n	8009c04 <_sungetc_r+0x10>
 8009bfc:	f04f 35ff 	mov.w	r5, #4294967295
 8009c00:	4628      	mov	r0, r5
 8009c02:	bd38      	pop	{r3, r4, r5, pc}
 8009c04:	8993      	ldrh	r3, [r2, #12]
 8009c06:	f023 0320 	bic.w	r3, r3, #32
 8009c0a:	8193      	strh	r3, [r2, #12]
 8009c0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c0e:	6852      	ldr	r2, [r2, #4]
 8009c10:	b2cd      	uxtb	r5, r1
 8009c12:	b18b      	cbz	r3, 8009c38 <_sungetc_r+0x44>
 8009c14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009c16:	4293      	cmp	r3, r2
 8009c18:	dd08      	ble.n	8009c2c <_sungetc_r+0x38>
 8009c1a:	6823      	ldr	r3, [r4, #0]
 8009c1c:	1e5a      	subs	r2, r3, #1
 8009c1e:	6022      	str	r2, [r4, #0]
 8009c20:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009c24:	6863      	ldr	r3, [r4, #4]
 8009c26:	3301      	adds	r3, #1
 8009c28:	6063      	str	r3, [r4, #4]
 8009c2a:	e7e9      	b.n	8009c00 <_sungetc_r+0xc>
 8009c2c:	4621      	mov	r1, r4
 8009c2e:	f000 fbe8 	bl	800a402 <__submore>
 8009c32:	2800      	cmp	r0, #0
 8009c34:	d0f1      	beq.n	8009c1a <_sungetc_r+0x26>
 8009c36:	e7e1      	b.n	8009bfc <_sungetc_r+0x8>
 8009c38:	6921      	ldr	r1, [r4, #16]
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	b151      	cbz	r1, 8009c54 <_sungetc_r+0x60>
 8009c3e:	4299      	cmp	r1, r3
 8009c40:	d208      	bcs.n	8009c54 <_sungetc_r+0x60>
 8009c42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009c46:	42a9      	cmp	r1, r5
 8009c48:	d104      	bne.n	8009c54 <_sungetc_r+0x60>
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	3201      	adds	r2, #1
 8009c4e:	6023      	str	r3, [r4, #0]
 8009c50:	6062      	str	r2, [r4, #4]
 8009c52:	e7d5      	b.n	8009c00 <_sungetc_r+0xc>
 8009c54:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c5c:	6363      	str	r3, [r4, #52]	; 0x34
 8009c5e:	2303      	movs	r3, #3
 8009c60:	63a3      	str	r3, [r4, #56]	; 0x38
 8009c62:	4623      	mov	r3, r4
 8009c64:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009c68:	6023      	str	r3, [r4, #0]
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e7dc      	b.n	8009c28 <_sungetc_r+0x34>

08009c6e <__ssrefill_r>:
 8009c6e:	b510      	push	{r4, lr}
 8009c70:	460c      	mov	r4, r1
 8009c72:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009c74:	b169      	cbz	r1, 8009c92 <__ssrefill_r+0x24>
 8009c76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c7a:	4299      	cmp	r1, r3
 8009c7c:	d001      	beq.n	8009c82 <__ssrefill_r+0x14>
 8009c7e:	f7fe fa1d 	bl	80080bc <_free_r>
 8009c82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c84:	6063      	str	r3, [r4, #4]
 8009c86:	2000      	movs	r0, #0
 8009c88:	6360      	str	r0, [r4, #52]	; 0x34
 8009c8a:	b113      	cbz	r3, 8009c92 <__ssrefill_r+0x24>
 8009c8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	bd10      	pop	{r4, pc}
 8009c92:	6923      	ldr	r3, [r4, #16]
 8009c94:	6023      	str	r3, [r4, #0]
 8009c96:	2300      	movs	r3, #0
 8009c98:	6063      	str	r3, [r4, #4]
 8009c9a:	89a3      	ldrh	r3, [r4, #12]
 8009c9c:	f043 0320 	orr.w	r3, r3, #32
 8009ca0:	81a3      	strh	r3, [r4, #12]
 8009ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca6:	e7f3      	b.n	8009c90 <__ssrefill_r+0x22>

08009ca8 <__ssvfiscanf_r>:
 8009ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cac:	460c      	mov	r4, r1
 8009cae:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009cb8:	49a6      	ldr	r1, [pc, #664]	; (8009f54 <__ssvfiscanf_r+0x2ac>)
 8009cba:	91a0      	str	r1, [sp, #640]	; 0x280
 8009cbc:	f10d 0804 	add.w	r8, sp, #4
 8009cc0:	49a5      	ldr	r1, [pc, #660]	; (8009f58 <__ssvfiscanf_r+0x2b0>)
 8009cc2:	4fa6      	ldr	r7, [pc, #664]	; (8009f5c <__ssvfiscanf_r+0x2b4>)
 8009cc4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009f60 <__ssvfiscanf_r+0x2b8>
 8009cc8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009ccc:	4606      	mov	r6, r0
 8009cce:	91a1      	str	r1, [sp, #644]	; 0x284
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	7813      	ldrb	r3, [r2, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f000 815a 	beq.w	8009f8e <__ssvfiscanf_r+0x2e6>
 8009cda:	5cf9      	ldrb	r1, [r7, r3]
 8009cdc:	f011 0108 	ands.w	r1, r1, #8
 8009ce0:	f102 0501 	add.w	r5, r2, #1
 8009ce4:	d019      	beq.n	8009d1a <__ssvfiscanf_r+0x72>
 8009ce6:	6863      	ldr	r3, [r4, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	dd0f      	ble.n	8009d0c <__ssvfiscanf_r+0x64>
 8009cec:	6823      	ldr	r3, [r4, #0]
 8009cee:	781a      	ldrb	r2, [r3, #0]
 8009cf0:	5cba      	ldrb	r2, [r7, r2]
 8009cf2:	0712      	lsls	r2, r2, #28
 8009cf4:	d401      	bmi.n	8009cfa <__ssvfiscanf_r+0x52>
 8009cf6:	462a      	mov	r2, r5
 8009cf8:	e7eb      	b.n	8009cd2 <__ssvfiscanf_r+0x2a>
 8009cfa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cfc:	3201      	adds	r2, #1
 8009cfe:	9245      	str	r2, [sp, #276]	; 0x114
 8009d00:	6862      	ldr	r2, [r4, #4]
 8009d02:	3301      	adds	r3, #1
 8009d04:	3a01      	subs	r2, #1
 8009d06:	6062      	str	r2, [r4, #4]
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	e7ec      	b.n	8009ce6 <__ssvfiscanf_r+0x3e>
 8009d0c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009d0e:	4621      	mov	r1, r4
 8009d10:	4630      	mov	r0, r6
 8009d12:	4798      	blx	r3
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d0e9      	beq.n	8009cec <__ssvfiscanf_r+0x44>
 8009d18:	e7ed      	b.n	8009cf6 <__ssvfiscanf_r+0x4e>
 8009d1a:	2b25      	cmp	r3, #37	; 0x25
 8009d1c:	d012      	beq.n	8009d44 <__ssvfiscanf_r+0x9c>
 8009d1e:	469a      	mov	sl, r3
 8009d20:	6863      	ldr	r3, [r4, #4]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f340 8091 	ble.w	8009e4a <__ssvfiscanf_r+0x1a2>
 8009d28:	6822      	ldr	r2, [r4, #0]
 8009d2a:	7813      	ldrb	r3, [r2, #0]
 8009d2c:	4553      	cmp	r3, sl
 8009d2e:	f040 812e 	bne.w	8009f8e <__ssvfiscanf_r+0x2e6>
 8009d32:	6863      	ldr	r3, [r4, #4]
 8009d34:	3b01      	subs	r3, #1
 8009d36:	6063      	str	r3, [r4, #4]
 8009d38:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009d3a:	3201      	adds	r2, #1
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	6022      	str	r2, [r4, #0]
 8009d40:	9345      	str	r3, [sp, #276]	; 0x114
 8009d42:	e7d8      	b.n	8009cf6 <__ssvfiscanf_r+0x4e>
 8009d44:	9141      	str	r1, [sp, #260]	; 0x104
 8009d46:	9143      	str	r1, [sp, #268]	; 0x10c
 8009d48:	7853      	ldrb	r3, [r2, #1]
 8009d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8009d4c:	bf02      	ittt	eq
 8009d4e:	2310      	moveq	r3, #16
 8009d50:	1c95      	addeq	r5, r2, #2
 8009d52:	9341      	streq	r3, [sp, #260]	; 0x104
 8009d54:	220a      	movs	r2, #10
 8009d56:	46aa      	mov	sl, r5
 8009d58:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009d5c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009d60:	2b09      	cmp	r3, #9
 8009d62:	d91c      	bls.n	8009d9e <__ssvfiscanf_r+0xf6>
 8009d64:	487e      	ldr	r0, [pc, #504]	; (8009f60 <__ssvfiscanf_r+0x2b8>)
 8009d66:	2203      	movs	r2, #3
 8009d68:	f7f6 fa4a 	bl	8000200 <memchr>
 8009d6c:	b138      	cbz	r0, 8009d7e <__ssvfiscanf_r+0xd6>
 8009d6e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009d70:	eba0 0009 	sub.w	r0, r0, r9
 8009d74:	2301      	movs	r3, #1
 8009d76:	4083      	lsls	r3, r0
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	9341      	str	r3, [sp, #260]	; 0x104
 8009d7c:	4655      	mov	r5, sl
 8009d7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009d82:	2b78      	cmp	r3, #120	; 0x78
 8009d84:	d806      	bhi.n	8009d94 <__ssvfiscanf_r+0xec>
 8009d86:	2b57      	cmp	r3, #87	; 0x57
 8009d88:	d810      	bhi.n	8009dac <__ssvfiscanf_r+0x104>
 8009d8a:	2b25      	cmp	r3, #37	; 0x25
 8009d8c:	d0c7      	beq.n	8009d1e <__ssvfiscanf_r+0x76>
 8009d8e:	d857      	bhi.n	8009e40 <__ssvfiscanf_r+0x198>
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d065      	beq.n	8009e60 <__ssvfiscanf_r+0x1b8>
 8009d94:	2303      	movs	r3, #3
 8009d96:	9347      	str	r3, [sp, #284]	; 0x11c
 8009d98:	230a      	movs	r3, #10
 8009d9a:	9342      	str	r3, [sp, #264]	; 0x108
 8009d9c:	e076      	b.n	8009e8c <__ssvfiscanf_r+0x1e4>
 8009d9e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009da0:	fb02 1103 	mla	r1, r2, r3, r1
 8009da4:	3930      	subs	r1, #48	; 0x30
 8009da6:	9143      	str	r1, [sp, #268]	; 0x10c
 8009da8:	4655      	mov	r5, sl
 8009daa:	e7d4      	b.n	8009d56 <__ssvfiscanf_r+0xae>
 8009dac:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009db0:	2a20      	cmp	r2, #32
 8009db2:	d8ef      	bhi.n	8009d94 <__ssvfiscanf_r+0xec>
 8009db4:	a101      	add	r1, pc, #4	; (adr r1, 8009dbc <__ssvfiscanf_r+0x114>)
 8009db6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009dba:	bf00      	nop
 8009dbc:	08009e6f 	.word	0x08009e6f
 8009dc0:	08009d95 	.word	0x08009d95
 8009dc4:	08009d95 	.word	0x08009d95
 8009dc8:	08009ecd 	.word	0x08009ecd
 8009dcc:	08009d95 	.word	0x08009d95
 8009dd0:	08009d95 	.word	0x08009d95
 8009dd4:	08009d95 	.word	0x08009d95
 8009dd8:	08009d95 	.word	0x08009d95
 8009ddc:	08009d95 	.word	0x08009d95
 8009de0:	08009d95 	.word	0x08009d95
 8009de4:	08009d95 	.word	0x08009d95
 8009de8:	08009ee3 	.word	0x08009ee3
 8009dec:	08009ec9 	.word	0x08009ec9
 8009df0:	08009e47 	.word	0x08009e47
 8009df4:	08009e47 	.word	0x08009e47
 8009df8:	08009e47 	.word	0x08009e47
 8009dfc:	08009d95 	.word	0x08009d95
 8009e00:	08009e85 	.word	0x08009e85
 8009e04:	08009d95 	.word	0x08009d95
 8009e08:	08009d95 	.word	0x08009d95
 8009e0c:	08009d95 	.word	0x08009d95
 8009e10:	08009d95 	.word	0x08009d95
 8009e14:	08009ef3 	.word	0x08009ef3
 8009e18:	08009ec1 	.word	0x08009ec1
 8009e1c:	08009e67 	.word	0x08009e67
 8009e20:	08009d95 	.word	0x08009d95
 8009e24:	08009d95 	.word	0x08009d95
 8009e28:	08009eef 	.word	0x08009eef
 8009e2c:	08009d95 	.word	0x08009d95
 8009e30:	08009ec9 	.word	0x08009ec9
 8009e34:	08009d95 	.word	0x08009d95
 8009e38:	08009d95 	.word	0x08009d95
 8009e3c:	08009e6f 	.word	0x08009e6f
 8009e40:	3b45      	subs	r3, #69	; 0x45
 8009e42:	2b02      	cmp	r3, #2
 8009e44:	d8a6      	bhi.n	8009d94 <__ssvfiscanf_r+0xec>
 8009e46:	2305      	movs	r3, #5
 8009e48:	e01f      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009e4a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e4c:	4621      	mov	r1, r4
 8009e4e:	4630      	mov	r0, r6
 8009e50:	4798      	blx	r3
 8009e52:	2800      	cmp	r0, #0
 8009e54:	f43f af68 	beq.w	8009d28 <__ssvfiscanf_r+0x80>
 8009e58:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	f040 808d 	bne.w	8009f7a <__ssvfiscanf_r+0x2d2>
 8009e60:	f04f 30ff 	mov.w	r0, #4294967295
 8009e64:	e08f      	b.n	8009f86 <__ssvfiscanf_r+0x2de>
 8009e66:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009e68:	f042 0220 	orr.w	r2, r2, #32
 8009e6c:	9241      	str	r2, [sp, #260]	; 0x104
 8009e6e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009e70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e74:	9241      	str	r2, [sp, #260]	; 0x104
 8009e76:	2210      	movs	r2, #16
 8009e78:	2b6f      	cmp	r3, #111	; 0x6f
 8009e7a:	9242      	str	r2, [sp, #264]	; 0x108
 8009e7c:	bf34      	ite	cc
 8009e7e:	2303      	movcc	r3, #3
 8009e80:	2304      	movcs	r3, #4
 8009e82:	e002      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009e84:	2300      	movs	r3, #0
 8009e86:	9342      	str	r3, [sp, #264]	; 0x108
 8009e88:	2303      	movs	r3, #3
 8009e8a:	9347      	str	r3, [sp, #284]	; 0x11c
 8009e8c:	6863      	ldr	r3, [r4, #4]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	dd3d      	ble.n	8009f0e <__ssvfiscanf_r+0x266>
 8009e92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e94:	0659      	lsls	r1, r3, #25
 8009e96:	d404      	bmi.n	8009ea2 <__ssvfiscanf_r+0x1fa>
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	781a      	ldrb	r2, [r3, #0]
 8009e9c:	5cba      	ldrb	r2, [r7, r2]
 8009e9e:	0712      	lsls	r2, r2, #28
 8009ea0:	d43c      	bmi.n	8009f1c <__ssvfiscanf_r+0x274>
 8009ea2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009ea4:	2b02      	cmp	r3, #2
 8009ea6:	dc4b      	bgt.n	8009f40 <__ssvfiscanf_r+0x298>
 8009ea8:	466b      	mov	r3, sp
 8009eaa:	4622      	mov	r2, r4
 8009eac:	a941      	add	r1, sp, #260	; 0x104
 8009eae:	4630      	mov	r0, r6
 8009eb0:	f000 f872 	bl	8009f98 <_scanf_chars>
 8009eb4:	2801      	cmp	r0, #1
 8009eb6:	d06a      	beq.n	8009f8e <__ssvfiscanf_r+0x2e6>
 8009eb8:	2802      	cmp	r0, #2
 8009eba:	f47f af1c 	bne.w	8009cf6 <__ssvfiscanf_r+0x4e>
 8009ebe:	e7cb      	b.n	8009e58 <__ssvfiscanf_r+0x1b0>
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	9342      	str	r3, [sp, #264]	; 0x108
 8009ec4:	2304      	movs	r3, #4
 8009ec6:	e7e0      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009ec8:	220a      	movs	r2, #10
 8009eca:	e7d5      	b.n	8009e78 <__ssvfiscanf_r+0x1d0>
 8009ecc:	4629      	mov	r1, r5
 8009ece:	4640      	mov	r0, r8
 8009ed0:	f000 fa5e 	bl	800a390 <__sccl>
 8009ed4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eda:	9341      	str	r3, [sp, #260]	; 0x104
 8009edc:	4605      	mov	r5, r0
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e7d3      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009ee2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ee8:	9341      	str	r3, [sp, #260]	; 0x104
 8009eea:	2300      	movs	r3, #0
 8009eec:	e7cd      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009eee:	2302      	movs	r3, #2
 8009ef0:	e7cb      	b.n	8009e8a <__ssvfiscanf_r+0x1e2>
 8009ef2:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009ef4:	06c3      	lsls	r3, r0, #27
 8009ef6:	f53f aefe 	bmi.w	8009cf6 <__ssvfiscanf_r+0x4e>
 8009efa:	9b00      	ldr	r3, [sp, #0]
 8009efc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009efe:	1d19      	adds	r1, r3, #4
 8009f00:	9100      	str	r1, [sp, #0]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	07c0      	lsls	r0, r0, #31
 8009f06:	bf4c      	ite	mi
 8009f08:	801a      	strhmi	r2, [r3, #0]
 8009f0a:	601a      	strpl	r2, [r3, #0]
 8009f0c:	e6f3      	b.n	8009cf6 <__ssvfiscanf_r+0x4e>
 8009f0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f10:	4621      	mov	r1, r4
 8009f12:	4630      	mov	r0, r6
 8009f14:	4798      	blx	r3
 8009f16:	2800      	cmp	r0, #0
 8009f18:	d0bb      	beq.n	8009e92 <__ssvfiscanf_r+0x1ea>
 8009f1a:	e79d      	b.n	8009e58 <__ssvfiscanf_r+0x1b0>
 8009f1c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009f1e:	3201      	adds	r2, #1
 8009f20:	9245      	str	r2, [sp, #276]	; 0x114
 8009f22:	6862      	ldr	r2, [r4, #4]
 8009f24:	3a01      	subs	r2, #1
 8009f26:	2a00      	cmp	r2, #0
 8009f28:	6062      	str	r2, [r4, #4]
 8009f2a:	dd02      	ble.n	8009f32 <__ssvfiscanf_r+0x28a>
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	6023      	str	r3, [r4, #0]
 8009f30:	e7b2      	b.n	8009e98 <__ssvfiscanf_r+0x1f0>
 8009f32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f34:	4621      	mov	r1, r4
 8009f36:	4630      	mov	r0, r6
 8009f38:	4798      	blx	r3
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d0ac      	beq.n	8009e98 <__ssvfiscanf_r+0x1f0>
 8009f3e:	e78b      	b.n	8009e58 <__ssvfiscanf_r+0x1b0>
 8009f40:	2b04      	cmp	r3, #4
 8009f42:	dc0f      	bgt.n	8009f64 <__ssvfiscanf_r+0x2bc>
 8009f44:	466b      	mov	r3, sp
 8009f46:	4622      	mov	r2, r4
 8009f48:	a941      	add	r1, sp, #260	; 0x104
 8009f4a:	4630      	mov	r0, r6
 8009f4c:	f000 f87e 	bl	800a04c <_scanf_i>
 8009f50:	e7b0      	b.n	8009eb4 <__ssvfiscanf_r+0x20c>
 8009f52:	bf00      	nop
 8009f54:	08009bf5 	.word	0x08009bf5
 8009f58:	08009c6f 	.word	0x08009c6f
 8009f5c:	0800ce61 	.word	0x0800ce61
 8009f60:	0800cf67 	.word	0x0800cf67
 8009f64:	4b0b      	ldr	r3, [pc, #44]	; (8009f94 <__ssvfiscanf_r+0x2ec>)
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	f43f aec5 	beq.w	8009cf6 <__ssvfiscanf_r+0x4e>
 8009f6c:	466b      	mov	r3, sp
 8009f6e:	4622      	mov	r2, r4
 8009f70:	a941      	add	r1, sp, #260	; 0x104
 8009f72:	4630      	mov	r0, r6
 8009f74:	f7fc fe34 	bl	8006be0 <_scanf_float>
 8009f78:	e79c      	b.n	8009eb4 <__ssvfiscanf_r+0x20c>
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009f80:	bf18      	it	ne
 8009f82:	f04f 30ff 	movne.w	r0, #4294967295
 8009f86:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f8e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009f90:	e7f9      	b.n	8009f86 <__ssvfiscanf_r+0x2de>
 8009f92:	bf00      	nop
 8009f94:	08006be1 	.word	0x08006be1

08009f98 <_scanf_chars>:
 8009f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f9c:	4615      	mov	r5, r2
 8009f9e:	688a      	ldr	r2, [r1, #8]
 8009fa0:	4680      	mov	r8, r0
 8009fa2:	460c      	mov	r4, r1
 8009fa4:	b932      	cbnz	r2, 8009fb4 <_scanf_chars+0x1c>
 8009fa6:	698a      	ldr	r2, [r1, #24]
 8009fa8:	2a00      	cmp	r2, #0
 8009faa:	bf0c      	ite	eq
 8009fac:	2201      	moveq	r2, #1
 8009fae:	f04f 32ff 	movne.w	r2, #4294967295
 8009fb2:	608a      	str	r2, [r1, #8]
 8009fb4:	6822      	ldr	r2, [r4, #0]
 8009fb6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a048 <_scanf_chars+0xb0>
 8009fba:	06d1      	lsls	r1, r2, #27
 8009fbc:	bf5f      	itttt	pl
 8009fbe:	681a      	ldrpl	r2, [r3, #0]
 8009fc0:	1d11      	addpl	r1, r2, #4
 8009fc2:	6019      	strpl	r1, [r3, #0]
 8009fc4:	6816      	ldrpl	r6, [r2, #0]
 8009fc6:	2700      	movs	r7, #0
 8009fc8:	69a0      	ldr	r0, [r4, #24]
 8009fca:	b188      	cbz	r0, 8009ff0 <_scanf_chars+0x58>
 8009fcc:	2801      	cmp	r0, #1
 8009fce:	d107      	bne.n	8009fe0 <_scanf_chars+0x48>
 8009fd0:	682a      	ldr	r2, [r5, #0]
 8009fd2:	7811      	ldrb	r1, [r2, #0]
 8009fd4:	6962      	ldr	r2, [r4, #20]
 8009fd6:	5c52      	ldrb	r2, [r2, r1]
 8009fd8:	b952      	cbnz	r2, 8009ff0 <_scanf_chars+0x58>
 8009fda:	2f00      	cmp	r7, #0
 8009fdc:	d031      	beq.n	800a042 <_scanf_chars+0xaa>
 8009fde:	e022      	b.n	800a026 <_scanf_chars+0x8e>
 8009fe0:	2802      	cmp	r0, #2
 8009fe2:	d120      	bne.n	800a026 <_scanf_chars+0x8e>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009fec:	071b      	lsls	r3, r3, #28
 8009fee:	d41a      	bmi.n	800a026 <_scanf_chars+0x8e>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	06da      	lsls	r2, r3, #27
 8009ff4:	bf5e      	ittt	pl
 8009ff6:	682b      	ldrpl	r3, [r5, #0]
 8009ff8:	781b      	ldrbpl	r3, [r3, #0]
 8009ffa:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009ffe:	682a      	ldr	r2, [r5, #0]
 800a000:	686b      	ldr	r3, [r5, #4]
 800a002:	3201      	adds	r2, #1
 800a004:	602a      	str	r2, [r5, #0]
 800a006:	68a2      	ldr	r2, [r4, #8]
 800a008:	3b01      	subs	r3, #1
 800a00a:	3a01      	subs	r2, #1
 800a00c:	606b      	str	r3, [r5, #4]
 800a00e:	3701      	adds	r7, #1
 800a010:	60a2      	str	r2, [r4, #8]
 800a012:	b142      	cbz	r2, 800a026 <_scanf_chars+0x8e>
 800a014:	2b00      	cmp	r3, #0
 800a016:	dcd7      	bgt.n	8009fc8 <_scanf_chars+0x30>
 800a018:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a01c:	4629      	mov	r1, r5
 800a01e:	4640      	mov	r0, r8
 800a020:	4798      	blx	r3
 800a022:	2800      	cmp	r0, #0
 800a024:	d0d0      	beq.n	8009fc8 <_scanf_chars+0x30>
 800a026:	6823      	ldr	r3, [r4, #0]
 800a028:	f013 0310 	ands.w	r3, r3, #16
 800a02c:	d105      	bne.n	800a03a <_scanf_chars+0xa2>
 800a02e:	68e2      	ldr	r2, [r4, #12]
 800a030:	3201      	adds	r2, #1
 800a032:	60e2      	str	r2, [r4, #12]
 800a034:	69a2      	ldr	r2, [r4, #24]
 800a036:	b102      	cbz	r2, 800a03a <_scanf_chars+0xa2>
 800a038:	7033      	strb	r3, [r6, #0]
 800a03a:	6923      	ldr	r3, [r4, #16]
 800a03c:	443b      	add	r3, r7
 800a03e:	6123      	str	r3, [r4, #16]
 800a040:	2000      	movs	r0, #0
 800a042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a046:	bf00      	nop
 800a048:	0800ce61 	.word	0x0800ce61

0800a04c <_scanf_i>:
 800a04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a050:	4698      	mov	r8, r3
 800a052:	4b74      	ldr	r3, [pc, #464]	; (800a224 <_scanf_i+0x1d8>)
 800a054:	460c      	mov	r4, r1
 800a056:	4682      	mov	sl, r0
 800a058:	4616      	mov	r6, r2
 800a05a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a05e:	b087      	sub	sp, #28
 800a060:	ab03      	add	r3, sp, #12
 800a062:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a066:	4b70      	ldr	r3, [pc, #448]	; (800a228 <_scanf_i+0x1dc>)
 800a068:	69a1      	ldr	r1, [r4, #24]
 800a06a:	4a70      	ldr	r2, [pc, #448]	; (800a22c <_scanf_i+0x1e0>)
 800a06c:	2903      	cmp	r1, #3
 800a06e:	bf18      	it	ne
 800a070:	461a      	movne	r2, r3
 800a072:	68a3      	ldr	r3, [r4, #8]
 800a074:	9201      	str	r2, [sp, #4]
 800a076:	1e5a      	subs	r2, r3, #1
 800a078:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a07c:	bf88      	it	hi
 800a07e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a082:	4627      	mov	r7, r4
 800a084:	bf82      	ittt	hi
 800a086:	eb03 0905 	addhi.w	r9, r3, r5
 800a08a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a08e:	60a3      	strhi	r3, [r4, #8]
 800a090:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a094:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a098:	bf98      	it	ls
 800a09a:	f04f 0900 	movls.w	r9, #0
 800a09e:	6023      	str	r3, [r4, #0]
 800a0a0:	463d      	mov	r5, r7
 800a0a2:	f04f 0b00 	mov.w	fp, #0
 800a0a6:	6831      	ldr	r1, [r6, #0]
 800a0a8:	ab03      	add	r3, sp, #12
 800a0aa:	7809      	ldrb	r1, [r1, #0]
 800a0ac:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a0b0:	2202      	movs	r2, #2
 800a0b2:	f7f6 f8a5 	bl	8000200 <memchr>
 800a0b6:	b328      	cbz	r0, 800a104 <_scanf_i+0xb8>
 800a0b8:	f1bb 0f01 	cmp.w	fp, #1
 800a0bc:	d159      	bne.n	800a172 <_scanf_i+0x126>
 800a0be:	6862      	ldr	r2, [r4, #4]
 800a0c0:	b92a      	cbnz	r2, 800a0ce <_scanf_i+0x82>
 800a0c2:	6822      	ldr	r2, [r4, #0]
 800a0c4:	2308      	movs	r3, #8
 800a0c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0ca:	6063      	str	r3, [r4, #4]
 800a0cc:	6022      	str	r2, [r4, #0]
 800a0ce:	6822      	ldr	r2, [r4, #0]
 800a0d0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a0d4:	6022      	str	r2, [r4, #0]
 800a0d6:	68a2      	ldr	r2, [r4, #8]
 800a0d8:	1e51      	subs	r1, r2, #1
 800a0da:	60a1      	str	r1, [r4, #8]
 800a0dc:	b192      	cbz	r2, 800a104 <_scanf_i+0xb8>
 800a0de:	6832      	ldr	r2, [r6, #0]
 800a0e0:	1c51      	adds	r1, r2, #1
 800a0e2:	6031      	str	r1, [r6, #0]
 800a0e4:	7812      	ldrb	r2, [r2, #0]
 800a0e6:	f805 2b01 	strb.w	r2, [r5], #1
 800a0ea:	6872      	ldr	r2, [r6, #4]
 800a0ec:	3a01      	subs	r2, #1
 800a0ee:	2a00      	cmp	r2, #0
 800a0f0:	6072      	str	r2, [r6, #4]
 800a0f2:	dc07      	bgt.n	800a104 <_scanf_i+0xb8>
 800a0f4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a0f8:	4631      	mov	r1, r6
 800a0fa:	4650      	mov	r0, sl
 800a0fc:	4790      	blx	r2
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f040 8085 	bne.w	800a20e <_scanf_i+0x1c2>
 800a104:	f10b 0b01 	add.w	fp, fp, #1
 800a108:	f1bb 0f03 	cmp.w	fp, #3
 800a10c:	d1cb      	bne.n	800a0a6 <_scanf_i+0x5a>
 800a10e:	6863      	ldr	r3, [r4, #4]
 800a110:	b90b      	cbnz	r3, 800a116 <_scanf_i+0xca>
 800a112:	230a      	movs	r3, #10
 800a114:	6063      	str	r3, [r4, #4]
 800a116:	6863      	ldr	r3, [r4, #4]
 800a118:	4945      	ldr	r1, [pc, #276]	; (800a230 <_scanf_i+0x1e4>)
 800a11a:	6960      	ldr	r0, [r4, #20]
 800a11c:	1ac9      	subs	r1, r1, r3
 800a11e:	f000 f937 	bl	800a390 <__sccl>
 800a122:	f04f 0b00 	mov.w	fp, #0
 800a126:	68a3      	ldr	r3, [r4, #8]
 800a128:	6822      	ldr	r2, [r4, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d03d      	beq.n	800a1aa <_scanf_i+0x15e>
 800a12e:	6831      	ldr	r1, [r6, #0]
 800a130:	6960      	ldr	r0, [r4, #20]
 800a132:	f891 c000 	ldrb.w	ip, [r1]
 800a136:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a13a:	2800      	cmp	r0, #0
 800a13c:	d035      	beq.n	800a1aa <_scanf_i+0x15e>
 800a13e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a142:	d124      	bne.n	800a18e <_scanf_i+0x142>
 800a144:	0510      	lsls	r0, r2, #20
 800a146:	d522      	bpl.n	800a18e <_scanf_i+0x142>
 800a148:	f10b 0b01 	add.w	fp, fp, #1
 800a14c:	f1b9 0f00 	cmp.w	r9, #0
 800a150:	d003      	beq.n	800a15a <_scanf_i+0x10e>
 800a152:	3301      	adds	r3, #1
 800a154:	f109 39ff 	add.w	r9, r9, #4294967295
 800a158:	60a3      	str	r3, [r4, #8]
 800a15a:	6873      	ldr	r3, [r6, #4]
 800a15c:	3b01      	subs	r3, #1
 800a15e:	2b00      	cmp	r3, #0
 800a160:	6073      	str	r3, [r6, #4]
 800a162:	dd1b      	ble.n	800a19c <_scanf_i+0x150>
 800a164:	6833      	ldr	r3, [r6, #0]
 800a166:	3301      	adds	r3, #1
 800a168:	6033      	str	r3, [r6, #0]
 800a16a:	68a3      	ldr	r3, [r4, #8]
 800a16c:	3b01      	subs	r3, #1
 800a16e:	60a3      	str	r3, [r4, #8]
 800a170:	e7d9      	b.n	800a126 <_scanf_i+0xda>
 800a172:	f1bb 0f02 	cmp.w	fp, #2
 800a176:	d1ae      	bne.n	800a0d6 <_scanf_i+0x8a>
 800a178:	6822      	ldr	r2, [r4, #0]
 800a17a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a17e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a182:	d1bf      	bne.n	800a104 <_scanf_i+0xb8>
 800a184:	2310      	movs	r3, #16
 800a186:	6063      	str	r3, [r4, #4]
 800a188:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a18c:	e7a2      	b.n	800a0d4 <_scanf_i+0x88>
 800a18e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a192:	6022      	str	r2, [r4, #0]
 800a194:	780b      	ldrb	r3, [r1, #0]
 800a196:	f805 3b01 	strb.w	r3, [r5], #1
 800a19a:	e7de      	b.n	800a15a <_scanf_i+0x10e>
 800a19c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a1a0:	4631      	mov	r1, r6
 800a1a2:	4650      	mov	r0, sl
 800a1a4:	4798      	blx	r3
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	d0df      	beq.n	800a16a <_scanf_i+0x11e>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	05d9      	lsls	r1, r3, #23
 800a1ae:	d50d      	bpl.n	800a1cc <_scanf_i+0x180>
 800a1b0:	42bd      	cmp	r5, r7
 800a1b2:	d909      	bls.n	800a1c8 <_scanf_i+0x17c>
 800a1b4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a1b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a1bc:	4632      	mov	r2, r6
 800a1be:	4650      	mov	r0, sl
 800a1c0:	4798      	blx	r3
 800a1c2:	f105 39ff 	add.w	r9, r5, #4294967295
 800a1c6:	464d      	mov	r5, r9
 800a1c8:	42bd      	cmp	r5, r7
 800a1ca:	d028      	beq.n	800a21e <_scanf_i+0x1d2>
 800a1cc:	6822      	ldr	r2, [r4, #0]
 800a1ce:	f012 0210 	ands.w	r2, r2, #16
 800a1d2:	d113      	bne.n	800a1fc <_scanf_i+0x1b0>
 800a1d4:	702a      	strb	r2, [r5, #0]
 800a1d6:	6863      	ldr	r3, [r4, #4]
 800a1d8:	9e01      	ldr	r6, [sp, #4]
 800a1da:	4639      	mov	r1, r7
 800a1dc:	4650      	mov	r0, sl
 800a1de:	47b0      	blx	r6
 800a1e0:	f8d8 3000 	ldr.w	r3, [r8]
 800a1e4:	6821      	ldr	r1, [r4, #0]
 800a1e6:	1d1a      	adds	r2, r3, #4
 800a1e8:	f8c8 2000 	str.w	r2, [r8]
 800a1ec:	f011 0f20 	tst.w	r1, #32
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	d00f      	beq.n	800a214 <_scanf_i+0x1c8>
 800a1f4:	6018      	str	r0, [r3, #0]
 800a1f6:	68e3      	ldr	r3, [r4, #12]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	60e3      	str	r3, [r4, #12]
 800a1fc:	6923      	ldr	r3, [r4, #16]
 800a1fe:	1bed      	subs	r5, r5, r7
 800a200:	445d      	add	r5, fp
 800a202:	442b      	add	r3, r5
 800a204:	6123      	str	r3, [r4, #16]
 800a206:	2000      	movs	r0, #0
 800a208:	b007      	add	sp, #28
 800a20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20e:	f04f 0b00 	mov.w	fp, #0
 800a212:	e7ca      	b.n	800a1aa <_scanf_i+0x15e>
 800a214:	07ca      	lsls	r2, r1, #31
 800a216:	bf4c      	ite	mi
 800a218:	8018      	strhmi	r0, [r3, #0]
 800a21a:	6018      	strpl	r0, [r3, #0]
 800a21c:	e7eb      	b.n	800a1f6 <_scanf_i+0x1aa>
 800a21e:	2001      	movs	r0, #1
 800a220:	e7f2      	b.n	800a208 <_scanf_i+0x1bc>
 800a222:	bf00      	nop
 800a224:	0800cbc0 	.word	0x0800cbc0
 800a228:	0800ad9d 	.word	0x0800ad9d
 800a22c:	08009941 	.word	0x08009941
 800a230:	0800cf82 	.word	0x0800cf82

0800a234 <__sflush_r>:
 800a234:	898a      	ldrh	r2, [r1, #12]
 800a236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a23a:	4605      	mov	r5, r0
 800a23c:	0710      	lsls	r0, r2, #28
 800a23e:	460c      	mov	r4, r1
 800a240:	d458      	bmi.n	800a2f4 <__sflush_r+0xc0>
 800a242:	684b      	ldr	r3, [r1, #4]
 800a244:	2b00      	cmp	r3, #0
 800a246:	dc05      	bgt.n	800a254 <__sflush_r+0x20>
 800a248:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	dc02      	bgt.n	800a254 <__sflush_r+0x20>
 800a24e:	2000      	movs	r0, #0
 800a250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a256:	2e00      	cmp	r6, #0
 800a258:	d0f9      	beq.n	800a24e <__sflush_r+0x1a>
 800a25a:	2300      	movs	r3, #0
 800a25c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a260:	682f      	ldr	r7, [r5, #0]
 800a262:	6a21      	ldr	r1, [r4, #32]
 800a264:	602b      	str	r3, [r5, #0]
 800a266:	d032      	beq.n	800a2ce <__sflush_r+0x9a>
 800a268:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a26a:	89a3      	ldrh	r3, [r4, #12]
 800a26c:	075a      	lsls	r2, r3, #29
 800a26e:	d505      	bpl.n	800a27c <__sflush_r+0x48>
 800a270:	6863      	ldr	r3, [r4, #4]
 800a272:	1ac0      	subs	r0, r0, r3
 800a274:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a276:	b10b      	cbz	r3, 800a27c <__sflush_r+0x48>
 800a278:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a27a:	1ac0      	subs	r0, r0, r3
 800a27c:	2300      	movs	r3, #0
 800a27e:	4602      	mov	r2, r0
 800a280:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a282:	6a21      	ldr	r1, [r4, #32]
 800a284:	4628      	mov	r0, r5
 800a286:	47b0      	blx	r6
 800a288:	1c43      	adds	r3, r0, #1
 800a28a:	89a3      	ldrh	r3, [r4, #12]
 800a28c:	d106      	bne.n	800a29c <__sflush_r+0x68>
 800a28e:	6829      	ldr	r1, [r5, #0]
 800a290:	291d      	cmp	r1, #29
 800a292:	d82b      	bhi.n	800a2ec <__sflush_r+0xb8>
 800a294:	4a29      	ldr	r2, [pc, #164]	; (800a33c <__sflush_r+0x108>)
 800a296:	410a      	asrs	r2, r1
 800a298:	07d6      	lsls	r6, r2, #31
 800a29a:	d427      	bmi.n	800a2ec <__sflush_r+0xb8>
 800a29c:	2200      	movs	r2, #0
 800a29e:	6062      	str	r2, [r4, #4]
 800a2a0:	04d9      	lsls	r1, r3, #19
 800a2a2:	6922      	ldr	r2, [r4, #16]
 800a2a4:	6022      	str	r2, [r4, #0]
 800a2a6:	d504      	bpl.n	800a2b2 <__sflush_r+0x7e>
 800a2a8:	1c42      	adds	r2, r0, #1
 800a2aa:	d101      	bne.n	800a2b0 <__sflush_r+0x7c>
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	b903      	cbnz	r3, 800a2b2 <__sflush_r+0x7e>
 800a2b0:	6560      	str	r0, [r4, #84]	; 0x54
 800a2b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2b4:	602f      	str	r7, [r5, #0]
 800a2b6:	2900      	cmp	r1, #0
 800a2b8:	d0c9      	beq.n	800a24e <__sflush_r+0x1a>
 800a2ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2be:	4299      	cmp	r1, r3
 800a2c0:	d002      	beq.n	800a2c8 <__sflush_r+0x94>
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	f7fd fefa 	bl	80080bc <_free_r>
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	6360      	str	r0, [r4, #52]	; 0x34
 800a2cc:	e7c0      	b.n	800a250 <__sflush_r+0x1c>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	4628      	mov	r0, r5
 800a2d2:	47b0      	blx	r6
 800a2d4:	1c41      	adds	r1, r0, #1
 800a2d6:	d1c8      	bne.n	800a26a <__sflush_r+0x36>
 800a2d8:	682b      	ldr	r3, [r5, #0]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d0c5      	beq.n	800a26a <__sflush_r+0x36>
 800a2de:	2b1d      	cmp	r3, #29
 800a2e0:	d001      	beq.n	800a2e6 <__sflush_r+0xb2>
 800a2e2:	2b16      	cmp	r3, #22
 800a2e4:	d101      	bne.n	800a2ea <__sflush_r+0xb6>
 800a2e6:	602f      	str	r7, [r5, #0]
 800a2e8:	e7b1      	b.n	800a24e <__sflush_r+0x1a>
 800a2ea:	89a3      	ldrh	r3, [r4, #12]
 800a2ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2f0:	81a3      	strh	r3, [r4, #12]
 800a2f2:	e7ad      	b.n	800a250 <__sflush_r+0x1c>
 800a2f4:	690f      	ldr	r7, [r1, #16]
 800a2f6:	2f00      	cmp	r7, #0
 800a2f8:	d0a9      	beq.n	800a24e <__sflush_r+0x1a>
 800a2fa:	0793      	lsls	r3, r2, #30
 800a2fc:	680e      	ldr	r6, [r1, #0]
 800a2fe:	bf08      	it	eq
 800a300:	694b      	ldreq	r3, [r1, #20]
 800a302:	600f      	str	r7, [r1, #0]
 800a304:	bf18      	it	ne
 800a306:	2300      	movne	r3, #0
 800a308:	eba6 0807 	sub.w	r8, r6, r7
 800a30c:	608b      	str	r3, [r1, #8]
 800a30e:	f1b8 0f00 	cmp.w	r8, #0
 800a312:	dd9c      	ble.n	800a24e <__sflush_r+0x1a>
 800a314:	6a21      	ldr	r1, [r4, #32]
 800a316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a318:	4643      	mov	r3, r8
 800a31a:	463a      	mov	r2, r7
 800a31c:	4628      	mov	r0, r5
 800a31e:	47b0      	blx	r6
 800a320:	2800      	cmp	r0, #0
 800a322:	dc06      	bgt.n	800a332 <__sflush_r+0xfe>
 800a324:	89a3      	ldrh	r3, [r4, #12]
 800a326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a32a:	81a3      	strh	r3, [r4, #12]
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	e78e      	b.n	800a250 <__sflush_r+0x1c>
 800a332:	4407      	add	r7, r0
 800a334:	eba8 0800 	sub.w	r8, r8, r0
 800a338:	e7e9      	b.n	800a30e <__sflush_r+0xda>
 800a33a:	bf00      	nop
 800a33c:	dfbffffe 	.word	0xdfbffffe

0800a340 <_fflush_r>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	690b      	ldr	r3, [r1, #16]
 800a344:	4605      	mov	r5, r0
 800a346:	460c      	mov	r4, r1
 800a348:	b913      	cbnz	r3, 800a350 <_fflush_r+0x10>
 800a34a:	2500      	movs	r5, #0
 800a34c:	4628      	mov	r0, r5
 800a34e:	bd38      	pop	{r3, r4, r5, pc}
 800a350:	b118      	cbz	r0, 800a35a <_fflush_r+0x1a>
 800a352:	6a03      	ldr	r3, [r0, #32]
 800a354:	b90b      	cbnz	r3, 800a35a <_fflush_r+0x1a>
 800a356:	f7fc fedf 	bl	8007118 <__sinit>
 800a35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0f3      	beq.n	800a34a <_fflush_r+0xa>
 800a362:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a364:	07d0      	lsls	r0, r2, #31
 800a366:	d404      	bmi.n	800a372 <_fflush_r+0x32>
 800a368:	0599      	lsls	r1, r3, #22
 800a36a:	d402      	bmi.n	800a372 <_fflush_r+0x32>
 800a36c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a36e:	f7fd f818 	bl	80073a2 <__retarget_lock_acquire_recursive>
 800a372:	4628      	mov	r0, r5
 800a374:	4621      	mov	r1, r4
 800a376:	f7ff ff5d 	bl	800a234 <__sflush_r>
 800a37a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a37c:	07da      	lsls	r2, r3, #31
 800a37e:	4605      	mov	r5, r0
 800a380:	d4e4      	bmi.n	800a34c <_fflush_r+0xc>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	059b      	lsls	r3, r3, #22
 800a386:	d4e1      	bmi.n	800a34c <_fflush_r+0xc>
 800a388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a38a:	f7fd f80b 	bl	80073a4 <__retarget_lock_release_recursive>
 800a38e:	e7dd      	b.n	800a34c <_fflush_r+0xc>

0800a390 <__sccl>:
 800a390:	b570      	push	{r4, r5, r6, lr}
 800a392:	780b      	ldrb	r3, [r1, #0]
 800a394:	4604      	mov	r4, r0
 800a396:	2b5e      	cmp	r3, #94	; 0x5e
 800a398:	bf0b      	itete	eq
 800a39a:	784b      	ldrbeq	r3, [r1, #1]
 800a39c:	1c4a      	addne	r2, r1, #1
 800a39e:	1c8a      	addeq	r2, r1, #2
 800a3a0:	2100      	movne	r1, #0
 800a3a2:	bf08      	it	eq
 800a3a4:	2101      	moveq	r1, #1
 800a3a6:	3801      	subs	r0, #1
 800a3a8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a3ac:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a3b0:	42a8      	cmp	r0, r5
 800a3b2:	d1fb      	bne.n	800a3ac <__sccl+0x1c>
 800a3b4:	b90b      	cbnz	r3, 800a3ba <__sccl+0x2a>
 800a3b6:	1e50      	subs	r0, r2, #1
 800a3b8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ba:	f081 0101 	eor.w	r1, r1, #1
 800a3be:	54e1      	strb	r1, [r4, r3]
 800a3c0:	4610      	mov	r0, r2
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a3c8:	2d2d      	cmp	r5, #45	; 0x2d
 800a3ca:	d005      	beq.n	800a3d8 <__sccl+0x48>
 800a3cc:	2d5d      	cmp	r5, #93	; 0x5d
 800a3ce:	d016      	beq.n	800a3fe <__sccl+0x6e>
 800a3d0:	2d00      	cmp	r5, #0
 800a3d2:	d0f1      	beq.n	800a3b8 <__sccl+0x28>
 800a3d4:	462b      	mov	r3, r5
 800a3d6:	e7f2      	b.n	800a3be <__sccl+0x2e>
 800a3d8:	7846      	ldrb	r6, [r0, #1]
 800a3da:	2e5d      	cmp	r6, #93	; 0x5d
 800a3dc:	d0fa      	beq.n	800a3d4 <__sccl+0x44>
 800a3de:	42b3      	cmp	r3, r6
 800a3e0:	dcf8      	bgt.n	800a3d4 <__sccl+0x44>
 800a3e2:	3002      	adds	r0, #2
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	3201      	adds	r2, #1
 800a3e8:	4296      	cmp	r6, r2
 800a3ea:	54a1      	strb	r1, [r4, r2]
 800a3ec:	dcfb      	bgt.n	800a3e6 <__sccl+0x56>
 800a3ee:	1af2      	subs	r2, r6, r3
 800a3f0:	3a01      	subs	r2, #1
 800a3f2:	1c5d      	adds	r5, r3, #1
 800a3f4:	42b3      	cmp	r3, r6
 800a3f6:	bfa8      	it	ge
 800a3f8:	2200      	movge	r2, #0
 800a3fa:	18ab      	adds	r3, r5, r2
 800a3fc:	e7e1      	b.n	800a3c2 <__sccl+0x32>
 800a3fe:	4610      	mov	r0, r2
 800a400:	e7da      	b.n	800a3b8 <__sccl+0x28>

0800a402 <__submore>:
 800a402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a406:	460c      	mov	r4, r1
 800a408:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a40a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a40e:	4299      	cmp	r1, r3
 800a410:	d11d      	bne.n	800a44e <__submore+0x4c>
 800a412:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a416:	f7fd fec5 	bl	80081a4 <_malloc_r>
 800a41a:	b918      	cbnz	r0, 800a424 <__submore+0x22>
 800a41c:	f04f 30ff 	mov.w	r0, #4294967295
 800a420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a428:	63a3      	str	r3, [r4, #56]	; 0x38
 800a42a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a42e:	6360      	str	r0, [r4, #52]	; 0x34
 800a430:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a434:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a438:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a43c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a440:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a444:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a448:	6020      	str	r0, [r4, #0]
 800a44a:	2000      	movs	r0, #0
 800a44c:	e7e8      	b.n	800a420 <__submore+0x1e>
 800a44e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a450:	0077      	lsls	r7, r6, #1
 800a452:	463a      	mov	r2, r7
 800a454:	f000 fc01 	bl	800ac5a <_realloc_r>
 800a458:	4605      	mov	r5, r0
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d0de      	beq.n	800a41c <__submore+0x1a>
 800a45e:	eb00 0806 	add.w	r8, r0, r6
 800a462:	4601      	mov	r1, r0
 800a464:	4632      	mov	r2, r6
 800a466:	4640      	mov	r0, r8
 800a468:	f000 f842 	bl	800a4f0 <memcpy>
 800a46c:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a470:	f8c4 8000 	str.w	r8, [r4]
 800a474:	e7e9      	b.n	800a44a <__submore+0x48>

0800a476 <memmove>:
 800a476:	4288      	cmp	r0, r1
 800a478:	b510      	push	{r4, lr}
 800a47a:	eb01 0402 	add.w	r4, r1, r2
 800a47e:	d902      	bls.n	800a486 <memmove+0x10>
 800a480:	4284      	cmp	r4, r0
 800a482:	4623      	mov	r3, r4
 800a484:	d807      	bhi.n	800a496 <memmove+0x20>
 800a486:	1e43      	subs	r3, r0, #1
 800a488:	42a1      	cmp	r1, r4
 800a48a:	d008      	beq.n	800a49e <memmove+0x28>
 800a48c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a490:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a494:	e7f8      	b.n	800a488 <memmove+0x12>
 800a496:	4402      	add	r2, r0
 800a498:	4601      	mov	r1, r0
 800a49a:	428a      	cmp	r2, r1
 800a49c:	d100      	bne.n	800a4a0 <memmove+0x2a>
 800a49e:	bd10      	pop	{r4, pc}
 800a4a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4a8:	e7f7      	b.n	800a49a <memmove+0x24>

0800a4aa <strncmp>:
 800a4aa:	b510      	push	{r4, lr}
 800a4ac:	b16a      	cbz	r2, 800a4ca <strncmp+0x20>
 800a4ae:	3901      	subs	r1, #1
 800a4b0:	1884      	adds	r4, r0, r2
 800a4b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d103      	bne.n	800a4c6 <strncmp+0x1c>
 800a4be:	42a0      	cmp	r0, r4
 800a4c0:	d001      	beq.n	800a4c6 <strncmp+0x1c>
 800a4c2:	2a00      	cmp	r2, #0
 800a4c4:	d1f5      	bne.n	800a4b2 <strncmp+0x8>
 800a4c6:	1ad0      	subs	r0, r2, r3
 800a4c8:	bd10      	pop	{r4, pc}
 800a4ca:	4610      	mov	r0, r2
 800a4cc:	e7fc      	b.n	800a4c8 <strncmp+0x1e>
	...

0800a4d0 <_sbrk_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	4d06      	ldr	r5, [pc, #24]	; (800a4ec <_sbrk_r+0x1c>)
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	602b      	str	r3, [r5, #0]
 800a4dc:	f7f8 f910 	bl	8002700 <_sbrk>
 800a4e0:	1c43      	adds	r3, r0, #1
 800a4e2:	d102      	bne.n	800a4ea <_sbrk_r+0x1a>
 800a4e4:	682b      	ldr	r3, [r5, #0]
 800a4e6:	b103      	cbz	r3, 800a4ea <_sbrk_r+0x1a>
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	2000064c 	.word	0x2000064c

0800a4f0 <memcpy>:
 800a4f0:	440a      	add	r2, r1
 800a4f2:	4291      	cmp	r1, r2
 800a4f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4f8:	d100      	bne.n	800a4fc <memcpy+0xc>
 800a4fa:	4770      	bx	lr
 800a4fc:	b510      	push	{r4, lr}
 800a4fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a502:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a506:	4291      	cmp	r1, r2
 800a508:	d1f9      	bne.n	800a4fe <memcpy+0xe>
 800a50a:	bd10      	pop	{r4, pc}
 800a50c:	0000      	movs	r0, r0
	...

0800a510 <nan>:
 800a510:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a518 <nan+0x8>
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	00000000 	.word	0x00000000
 800a51c:	7ff80000 	.word	0x7ff80000

0800a520 <__assert_func>:
 800a520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a522:	4614      	mov	r4, r2
 800a524:	461a      	mov	r2, r3
 800a526:	4b09      	ldr	r3, [pc, #36]	; (800a54c <__assert_func+0x2c>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4605      	mov	r5, r0
 800a52c:	68d8      	ldr	r0, [r3, #12]
 800a52e:	b14c      	cbz	r4, 800a544 <__assert_func+0x24>
 800a530:	4b07      	ldr	r3, [pc, #28]	; (800a550 <__assert_func+0x30>)
 800a532:	9100      	str	r1, [sp, #0]
 800a534:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a538:	4906      	ldr	r1, [pc, #24]	; (800a554 <__assert_func+0x34>)
 800a53a:	462b      	mov	r3, r5
 800a53c:	f000 fc3e 	bl	800adbc <fiprintf>
 800a540:	f000 fc4e 	bl	800ade0 <abort>
 800a544:	4b04      	ldr	r3, [pc, #16]	; (800a558 <__assert_func+0x38>)
 800a546:	461c      	mov	r4, r3
 800a548:	e7f3      	b.n	800a532 <__assert_func+0x12>
 800a54a:	bf00      	nop
 800a54c:	20000064 	.word	0x20000064
 800a550:	0800cf95 	.word	0x0800cf95
 800a554:	0800cfa2 	.word	0x0800cfa2
 800a558:	0800cfd0 	.word	0x0800cfd0

0800a55c <_calloc_r>:
 800a55c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a55e:	fba1 2402 	umull	r2, r4, r1, r2
 800a562:	b94c      	cbnz	r4, 800a578 <_calloc_r+0x1c>
 800a564:	4611      	mov	r1, r2
 800a566:	9201      	str	r2, [sp, #4]
 800a568:	f7fd fe1c 	bl	80081a4 <_malloc_r>
 800a56c:	9a01      	ldr	r2, [sp, #4]
 800a56e:	4605      	mov	r5, r0
 800a570:	b930      	cbnz	r0, 800a580 <_calloc_r+0x24>
 800a572:	4628      	mov	r0, r5
 800a574:	b003      	add	sp, #12
 800a576:	bd30      	pop	{r4, r5, pc}
 800a578:	220c      	movs	r2, #12
 800a57a:	6002      	str	r2, [r0, #0]
 800a57c:	2500      	movs	r5, #0
 800a57e:	e7f8      	b.n	800a572 <_calloc_r+0x16>
 800a580:	4621      	mov	r1, r4
 800a582:	f7fc fe90 	bl	80072a6 <memset>
 800a586:	e7f4      	b.n	800a572 <_calloc_r+0x16>

0800a588 <rshift>:
 800a588:	6903      	ldr	r3, [r0, #16]
 800a58a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a58e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a592:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a596:	f100 0414 	add.w	r4, r0, #20
 800a59a:	dd45      	ble.n	800a628 <rshift+0xa0>
 800a59c:	f011 011f 	ands.w	r1, r1, #31
 800a5a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a5a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a5a8:	d10c      	bne.n	800a5c4 <rshift+0x3c>
 800a5aa:	f100 0710 	add.w	r7, r0, #16
 800a5ae:	4629      	mov	r1, r5
 800a5b0:	42b1      	cmp	r1, r6
 800a5b2:	d334      	bcc.n	800a61e <rshift+0x96>
 800a5b4:	1a9b      	subs	r3, r3, r2
 800a5b6:	009b      	lsls	r3, r3, #2
 800a5b8:	1eea      	subs	r2, r5, #3
 800a5ba:	4296      	cmp	r6, r2
 800a5bc:	bf38      	it	cc
 800a5be:	2300      	movcc	r3, #0
 800a5c0:	4423      	add	r3, r4
 800a5c2:	e015      	b.n	800a5f0 <rshift+0x68>
 800a5c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a5c8:	f1c1 0820 	rsb	r8, r1, #32
 800a5cc:	40cf      	lsrs	r7, r1
 800a5ce:	f105 0e04 	add.w	lr, r5, #4
 800a5d2:	46a1      	mov	r9, r4
 800a5d4:	4576      	cmp	r6, lr
 800a5d6:	46f4      	mov	ip, lr
 800a5d8:	d815      	bhi.n	800a606 <rshift+0x7e>
 800a5da:	1a9a      	subs	r2, r3, r2
 800a5dc:	0092      	lsls	r2, r2, #2
 800a5de:	3a04      	subs	r2, #4
 800a5e0:	3501      	adds	r5, #1
 800a5e2:	42ae      	cmp	r6, r5
 800a5e4:	bf38      	it	cc
 800a5e6:	2200      	movcc	r2, #0
 800a5e8:	18a3      	adds	r3, r4, r2
 800a5ea:	50a7      	str	r7, [r4, r2]
 800a5ec:	b107      	cbz	r7, 800a5f0 <rshift+0x68>
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	1b1a      	subs	r2, r3, r4
 800a5f2:	42a3      	cmp	r3, r4
 800a5f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a5f8:	bf08      	it	eq
 800a5fa:	2300      	moveq	r3, #0
 800a5fc:	6102      	str	r2, [r0, #16]
 800a5fe:	bf08      	it	eq
 800a600:	6143      	streq	r3, [r0, #20]
 800a602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a606:	f8dc c000 	ldr.w	ip, [ip]
 800a60a:	fa0c fc08 	lsl.w	ip, ip, r8
 800a60e:	ea4c 0707 	orr.w	r7, ip, r7
 800a612:	f849 7b04 	str.w	r7, [r9], #4
 800a616:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a61a:	40cf      	lsrs	r7, r1
 800a61c:	e7da      	b.n	800a5d4 <rshift+0x4c>
 800a61e:	f851 cb04 	ldr.w	ip, [r1], #4
 800a622:	f847 cf04 	str.w	ip, [r7, #4]!
 800a626:	e7c3      	b.n	800a5b0 <rshift+0x28>
 800a628:	4623      	mov	r3, r4
 800a62a:	e7e1      	b.n	800a5f0 <rshift+0x68>

0800a62c <__hexdig_fun>:
 800a62c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a630:	2b09      	cmp	r3, #9
 800a632:	d802      	bhi.n	800a63a <__hexdig_fun+0xe>
 800a634:	3820      	subs	r0, #32
 800a636:	b2c0      	uxtb	r0, r0
 800a638:	4770      	bx	lr
 800a63a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a63e:	2b05      	cmp	r3, #5
 800a640:	d801      	bhi.n	800a646 <__hexdig_fun+0x1a>
 800a642:	3847      	subs	r0, #71	; 0x47
 800a644:	e7f7      	b.n	800a636 <__hexdig_fun+0xa>
 800a646:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a64a:	2b05      	cmp	r3, #5
 800a64c:	d801      	bhi.n	800a652 <__hexdig_fun+0x26>
 800a64e:	3827      	subs	r0, #39	; 0x27
 800a650:	e7f1      	b.n	800a636 <__hexdig_fun+0xa>
 800a652:	2000      	movs	r0, #0
 800a654:	4770      	bx	lr
	...

0800a658 <__gethex>:
 800a658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	4617      	mov	r7, r2
 800a65e:	680a      	ldr	r2, [r1, #0]
 800a660:	b085      	sub	sp, #20
 800a662:	f102 0b02 	add.w	fp, r2, #2
 800a666:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a66a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a66e:	4681      	mov	r9, r0
 800a670:	468a      	mov	sl, r1
 800a672:	9302      	str	r3, [sp, #8]
 800a674:	32fe      	adds	r2, #254	; 0xfe
 800a676:	eb02 030b 	add.w	r3, r2, fp
 800a67a:	46d8      	mov	r8, fp
 800a67c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a680:	9301      	str	r3, [sp, #4]
 800a682:	2830      	cmp	r0, #48	; 0x30
 800a684:	d0f7      	beq.n	800a676 <__gethex+0x1e>
 800a686:	f7ff ffd1 	bl	800a62c <__hexdig_fun>
 800a68a:	4604      	mov	r4, r0
 800a68c:	2800      	cmp	r0, #0
 800a68e:	d138      	bne.n	800a702 <__gethex+0xaa>
 800a690:	49a7      	ldr	r1, [pc, #668]	; (800a930 <__gethex+0x2d8>)
 800a692:	2201      	movs	r2, #1
 800a694:	4640      	mov	r0, r8
 800a696:	f7ff ff08 	bl	800a4aa <strncmp>
 800a69a:	4606      	mov	r6, r0
 800a69c:	2800      	cmp	r0, #0
 800a69e:	d169      	bne.n	800a774 <__gethex+0x11c>
 800a6a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a6a4:	465d      	mov	r5, fp
 800a6a6:	f7ff ffc1 	bl	800a62c <__hexdig_fun>
 800a6aa:	2800      	cmp	r0, #0
 800a6ac:	d064      	beq.n	800a778 <__gethex+0x120>
 800a6ae:	465a      	mov	r2, fp
 800a6b0:	7810      	ldrb	r0, [r2, #0]
 800a6b2:	2830      	cmp	r0, #48	; 0x30
 800a6b4:	4690      	mov	r8, r2
 800a6b6:	f102 0201 	add.w	r2, r2, #1
 800a6ba:	d0f9      	beq.n	800a6b0 <__gethex+0x58>
 800a6bc:	f7ff ffb6 	bl	800a62c <__hexdig_fun>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	fab0 f480 	clz	r4, r0
 800a6c6:	0964      	lsrs	r4, r4, #5
 800a6c8:	465e      	mov	r6, fp
 800a6ca:	9301      	str	r3, [sp, #4]
 800a6cc:	4642      	mov	r2, r8
 800a6ce:	4615      	mov	r5, r2
 800a6d0:	3201      	adds	r2, #1
 800a6d2:	7828      	ldrb	r0, [r5, #0]
 800a6d4:	f7ff ffaa 	bl	800a62c <__hexdig_fun>
 800a6d8:	2800      	cmp	r0, #0
 800a6da:	d1f8      	bne.n	800a6ce <__gethex+0x76>
 800a6dc:	4994      	ldr	r1, [pc, #592]	; (800a930 <__gethex+0x2d8>)
 800a6de:	2201      	movs	r2, #1
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f7ff fee2 	bl	800a4aa <strncmp>
 800a6e6:	b978      	cbnz	r0, 800a708 <__gethex+0xb0>
 800a6e8:	b946      	cbnz	r6, 800a6fc <__gethex+0xa4>
 800a6ea:	1c6e      	adds	r6, r5, #1
 800a6ec:	4632      	mov	r2, r6
 800a6ee:	4615      	mov	r5, r2
 800a6f0:	3201      	adds	r2, #1
 800a6f2:	7828      	ldrb	r0, [r5, #0]
 800a6f4:	f7ff ff9a 	bl	800a62c <__hexdig_fun>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d1f8      	bne.n	800a6ee <__gethex+0x96>
 800a6fc:	1b73      	subs	r3, r6, r5
 800a6fe:	009e      	lsls	r6, r3, #2
 800a700:	e004      	b.n	800a70c <__gethex+0xb4>
 800a702:	2400      	movs	r4, #0
 800a704:	4626      	mov	r6, r4
 800a706:	e7e1      	b.n	800a6cc <__gethex+0x74>
 800a708:	2e00      	cmp	r6, #0
 800a70a:	d1f7      	bne.n	800a6fc <__gethex+0xa4>
 800a70c:	782b      	ldrb	r3, [r5, #0]
 800a70e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a712:	2b50      	cmp	r3, #80	; 0x50
 800a714:	d13d      	bne.n	800a792 <__gethex+0x13a>
 800a716:	786b      	ldrb	r3, [r5, #1]
 800a718:	2b2b      	cmp	r3, #43	; 0x2b
 800a71a:	d02f      	beq.n	800a77c <__gethex+0x124>
 800a71c:	2b2d      	cmp	r3, #45	; 0x2d
 800a71e:	d031      	beq.n	800a784 <__gethex+0x12c>
 800a720:	1c69      	adds	r1, r5, #1
 800a722:	f04f 0b00 	mov.w	fp, #0
 800a726:	7808      	ldrb	r0, [r1, #0]
 800a728:	f7ff ff80 	bl	800a62c <__hexdig_fun>
 800a72c:	1e42      	subs	r2, r0, #1
 800a72e:	b2d2      	uxtb	r2, r2
 800a730:	2a18      	cmp	r2, #24
 800a732:	d82e      	bhi.n	800a792 <__gethex+0x13a>
 800a734:	f1a0 0210 	sub.w	r2, r0, #16
 800a738:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a73c:	f7ff ff76 	bl	800a62c <__hexdig_fun>
 800a740:	f100 3cff 	add.w	ip, r0, #4294967295
 800a744:	fa5f fc8c 	uxtb.w	ip, ip
 800a748:	f1bc 0f18 	cmp.w	ip, #24
 800a74c:	d91d      	bls.n	800a78a <__gethex+0x132>
 800a74e:	f1bb 0f00 	cmp.w	fp, #0
 800a752:	d000      	beq.n	800a756 <__gethex+0xfe>
 800a754:	4252      	negs	r2, r2
 800a756:	4416      	add	r6, r2
 800a758:	f8ca 1000 	str.w	r1, [sl]
 800a75c:	b1dc      	cbz	r4, 800a796 <__gethex+0x13e>
 800a75e:	9b01      	ldr	r3, [sp, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	bf14      	ite	ne
 800a764:	f04f 0800 	movne.w	r8, #0
 800a768:	f04f 0806 	moveq.w	r8, #6
 800a76c:	4640      	mov	r0, r8
 800a76e:	b005      	add	sp, #20
 800a770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a774:	4645      	mov	r5, r8
 800a776:	4626      	mov	r6, r4
 800a778:	2401      	movs	r4, #1
 800a77a:	e7c7      	b.n	800a70c <__gethex+0xb4>
 800a77c:	f04f 0b00 	mov.w	fp, #0
 800a780:	1ca9      	adds	r1, r5, #2
 800a782:	e7d0      	b.n	800a726 <__gethex+0xce>
 800a784:	f04f 0b01 	mov.w	fp, #1
 800a788:	e7fa      	b.n	800a780 <__gethex+0x128>
 800a78a:	230a      	movs	r3, #10
 800a78c:	fb03 0002 	mla	r0, r3, r2, r0
 800a790:	e7d0      	b.n	800a734 <__gethex+0xdc>
 800a792:	4629      	mov	r1, r5
 800a794:	e7e0      	b.n	800a758 <__gethex+0x100>
 800a796:	eba5 0308 	sub.w	r3, r5, r8
 800a79a:	3b01      	subs	r3, #1
 800a79c:	4621      	mov	r1, r4
 800a79e:	2b07      	cmp	r3, #7
 800a7a0:	dc0a      	bgt.n	800a7b8 <__gethex+0x160>
 800a7a2:	4648      	mov	r0, r9
 800a7a4:	f7fd fd8a 	bl	80082bc <_Balloc>
 800a7a8:	4604      	mov	r4, r0
 800a7aa:	b940      	cbnz	r0, 800a7be <__gethex+0x166>
 800a7ac:	4b61      	ldr	r3, [pc, #388]	; (800a934 <__gethex+0x2dc>)
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	21e4      	movs	r1, #228	; 0xe4
 800a7b2:	4861      	ldr	r0, [pc, #388]	; (800a938 <__gethex+0x2e0>)
 800a7b4:	f7ff feb4 	bl	800a520 <__assert_func>
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	105b      	asrs	r3, r3, #1
 800a7bc:	e7ef      	b.n	800a79e <__gethex+0x146>
 800a7be:	f100 0a14 	add.w	sl, r0, #20
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	495a      	ldr	r1, [pc, #360]	; (800a930 <__gethex+0x2d8>)
 800a7c6:	f8cd a004 	str.w	sl, [sp, #4]
 800a7ca:	469b      	mov	fp, r3
 800a7cc:	45a8      	cmp	r8, r5
 800a7ce:	d342      	bcc.n	800a856 <__gethex+0x1fe>
 800a7d0:	9801      	ldr	r0, [sp, #4]
 800a7d2:	f840 bb04 	str.w	fp, [r0], #4
 800a7d6:	eba0 000a 	sub.w	r0, r0, sl
 800a7da:	1080      	asrs	r0, r0, #2
 800a7dc:	6120      	str	r0, [r4, #16]
 800a7de:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a7e2:	4658      	mov	r0, fp
 800a7e4:	f7fd fe5c 	bl	80084a0 <__hi0bits>
 800a7e8:	683d      	ldr	r5, [r7, #0]
 800a7ea:	eba8 0000 	sub.w	r0, r8, r0
 800a7ee:	42a8      	cmp	r0, r5
 800a7f0:	dd59      	ble.n	800a8a6 <__gethex+0x24e>
 800a7f2:	eba0 0805 	sub.w	r8, r0, r5
 800a7f6:	4641      	mov	r1, r8
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	f7fe f9eb 	bl	8008bd4 <__any_on>
 800a7fe:	4683      	mov	fp, r0
 800a800:	b1b8      	cbz	r0, 800a832 <__gethex+0x1da>
 800a802:	f108 33ff 	add.w	r3, r8, #4294967295
 800a806:	1159      	asrs	r1, r3, #5
 800a808:	f003 021f 	and.w	r2, r3, #31
 800a80c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a810:	f04f 0b01 	mov.w	fp, #1
 800a814:	fa0b f202 	lsl.w	r2, fp, r2
 800a818:	420a      	tst	r2, r1
 800a81a:	d00a      	beq.n	800a832 <__gethex+0x1da>
 800a81c:	455b      	cmp	r3, fp
 800a81e:	dd06      	ble.n	800a82e <__gethex+0x1d6>
 800a820:	f1a8 0102 	sub.w	r1, r8, #2
 800a824:	4620      	mov	r0, r4
 800a826:	f7fe f9d5 	bl	8008bd4 <__any_on>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	d138      	bne.n	800a8a0 <__gethex+0x248>
 800a82e:	f04f 0b02 	mov.w	fp, #2
 800a832:	4641      	mov	r1, r8
 800a834:	4620      	mov	r0, r4
 800a836:	f7ff fea7 	bl	800a588 <rshift>
 800a83a:	4446      	add	r6, r8
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	42b3      	cmp	r3, r6
 800a840:	da41      	bge.n	800a8c6 <__gethex+0x26e>
 800a842:	4621      	mov	r1, r4
 800a844:	4648      	mov	r0, r9
 800a846:	f7fd fd79 	bl	800833c <_Bfree>
 800a84a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a84c:	2300      	movs	r3, #0
 800a84e:	6013      	str	r3, [r2, #0]
 800a850:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a854:	e78a      	b.n	800a76c <__gethex+0x114>
 800a856:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a85a:	2a2e      	cmp	r2, #46	; 0x2e
 800a85c:	d014      	beq.n	800a888 <__gethex+0x230>
 800a85e:	2b20      	cmp	r3, #32
 800a860:	d106      	bne.n	800a870 <__gethex+0x218>
 800a862:	9b01      	ldr	r3, [sp, #4]
 800a864:	f843 bb04 	str.w	fp, [r3], #4
 800a868:	f04f 0b00 	mov.w	fp, #0
 800a86c:	9301      	str	r3, [sp, #4]
 800a86e:	465b      	mov	r3, fp
 800a870:	7828      	ldrb	r0, [r5, #0]
 800a872:	9303      	str	r3, [sp, #12]
 800a874:	f7ff feda 	bl	800a62c <__hexdig_fun>
 800a878:	9b03      	ldr	r3, [sp, #12]
 800a87a:	f000 000f 	and.w	r0, r0, #15
 800a87e:	4098      	lsls	r0, r3
 800a880:	ea4b 0b00 	orr.w	fp, fp, r0
 800a884:	3304      	adds	r3, #4
 800a886:	e7a1      	b.n	800a7cc <__gethex+0x174>
 800a888:	45a8      	cmp	r8, r5
 800a88a:	d8e8      	bhi.n	800a85e <__gethex+0x206>
 800a88c:	2201      	movs	r2, #1
 800a88e:	4628      	mov	r0, r5
 800a890:	9303      	str	r3, [sp, #12]
 800a892:	f7ff fe0a 	bl	800a4aa <strncmp>
 800a896:	4926      	ldr	r1, [pc, #152]	; (800a930 <__gethex+0x2d8>)
 800a898:	9b03      	ldr	r3, [sp, #12]
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d1df      	bne.n	800a85e <__gethex+0x206>
 800a89e:	e795      	b.n	800a7cc <__gethex+0x174>
 800a8a0:	f04f 0b03 	mov.w	fp, #3
 800a8a4:	e7c5      	b.n	800a832 <__gethex+0x1da>
 800a8a6:	da0b      	bge.n	800a8c0 <__gethex+0x268>
 800a8a8:	eba5 0800 	sub.w	r8, r5, r0
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4642      	mov	r2, r8
 800a8b0:	4648      	mov	r0, r9
 800a8b2:	f7fd ff5d 	bl	8008770 <__lshift>
 800a8b6:	eba6 0608 	sub.w	r6, r6, r8
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	f100 0a14 	add.w	sl, r0, #20
 800a8c0:	f04f 0b00 	mov.w	fp, #0
 800a8c4:	e7ba      	b.n	800a83c <__gethex+0x1e4>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	42b3      	cmp	r3, r6
 800a8ca:	dd73      	ble.n	800a9b4 <__gethex+0x35c>
 800a8cc:	1b9e      	subs	r6, r3, r6
 800a8ce:	42b5      	cmp	r5, r6
 800a8d0:	dc34      	bgt.n	800a93c <__gethex+0x2e4>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d023      	beq.n	800a920 <__gethex+0x2c8>
 800a8d8:	2b03      	cmp	r3, #3
 800a8da:	d025      	beq.n	800a928 <__gethex+0x2d0>
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d115      	bne.n	800a90c <__gethex+0x2b4>
 800a8e0:	42b5      	cmp	r5, r6
 800a8e2:	d113      	bne.n	800a90c <__gethex+0x2b4>
 800a8e4:	2d01      	cmp	r5, #1
 800a8e6:	d10b      	bne.n	800a900 <__gethex+0x2a8>
 800a8e8:	9a02      	ldr	r2, [sp, #8]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	6123      	str	r3, [r4, #16]
 800a8f2:	f8ca 3000 	str.w	r3, [sl]
 800a8f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8f8:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a8fc:	601c      	str	r4, [r3, #0]
 800a8fe:	e735      	b.n	800a76c <__gethex+0x114>
 800a900:	1e69      	subs	r1, r5, #1
 800a902:	4620      	mov	r0, r4
 800a904:	f7fe f966 	bl	8008bd4 <__any_on>
 800a908:	2800      	cmp	r0, #0
 800a90a:	d1ed      	bne.n	800a8e8 <__gethex+0x290>
 800a90c:	4621      	mov	r1, r4
 800a90e:	4648      	mov	r0, r9
 800a910:	f7fd fd14 	bl	800833c <_Bfree>
 800a914:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a916:	2300      	movs	r3, #0
 800a918:	6013      	str	r3, [r2, #0]
 800a91a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a91e:	e725      	b.n	800a76c <__gethex+0x114>
 800a920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a922:	2b00      	cmp	r3, #0
 800a924:	d1f2      	bne.n	800a90c <__gethex+0x2b4>
 800a926:	e7df      	b.n	800a8e8 <__gethex+0x290>
 800a928:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d1dc      	bne.n	800a8e8 <__gethex+0x290>
 800a92e:	e7ed      	b.n	800a90c <__gethex+0x2b4>
 800a930:	0800ce0c 	.word	0x0800ce0c
 800a934:	0800cc9f 	.word	0x0800cc9f
 800a938:	0800cfd1 	.word	0x0800cfd1
 800a93c:	f106 38ff 	add.w	r8, r6, #4294967295
 800a940:	f1bb 0f00 	cmp.w	fp, #0
 800a944:	d133      	bne.n	800a9ae <__gethex+0x356>
 800a946:	f1b8 0f00 	cmp.w	r8, #0
 800a94a:	d004      	beq.n	800a956 <__gethex+0x2fe>
 800a94c:	4641      	mov	r1, r8
 800a94e:	4620      	mov	r0, r4
 800a950:	f7fe f940 	bl	8008bd4 <__any_on>
 800a954:	4683      	mov	fp, r0
 800a956:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a95a:	2301      	movs	r3, #1
 800a95c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a960:	f008 081f 	and.w	r8, r8, #31
 800a964:	fa03 f308 	lsl.w	r3, r3, r8
 800a968:	4213      	tst	r3, r2
 800a96a:	4631      	mov	r1, r6
 800a96c:	4620      	mov	r0, r4
 800a96e:	bf18      	it	ne
 800a970:	f04b 0b02 	orrne.w	fp, fp, #2
 800a974:	1bad      	subs	r5, r5, r6
 800a976:	f7ff fe07 	bl	800a588 <rshift>
 800a97a:	687e      	ldr	r6, [r7, #4]
 800a97c:	f04f 0802 	mov.w	r8, #2
 800a980:	f1bb 0f00 	cmp.w	fp, #0
 800a984:	d04a      	beq.n	800aa1c <__gethex+0x3c4>
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d016      	beq.n	800a9ba <__gethex+0x362>
 800a98c:	2b03      	cmp	r3, #3
 800a98e:	d018      	beq.n	800a9c2 <__gethex+0x36a>
 800a990:	2b01      	cmp	r3, #1
 800a992:	d109      	bne.n	800a9a8 <__gethex+0x350>
 800a994:	f01b 0f02 	tst.w	fp, #2
 800a998:	d006      	beq.n	800a9a8 <__gethex+0x350>
 800a99a:	f8da 3000 	ldr.w	r3, [sl]
 800a99e:	ea4b 0b03 	orr.w	fp, fp, r3
 800a9a2:	f01b 0f01 	tst.w	fp, #1
 800a9a6:	d10f      	bne.n	800a9c8 <__gethex+0x370>
 800a9a8:	f048 0810 	orr.w	r8, r8, #16
 800a9ac:	e036      	b.n	800aa1c <__gethex+0x3c4>
 800a9ae:	f04f 0b01 	mov.w	fp, #1
 800a9b2:	e7d0      	b.n	800a956 <__gethex+0x2fe>
 800a9b4:	f04f 0801 	mov.w	r8, #1
 800a9b8:	e7e2      	b.n	800a980 <__gethex+0x328>
 800a9ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9bc:	f1c3 0301 	rsb	r3, r3, #1
 800a9c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d0ef      	beq.n	800a9a8 <__gethex+0x350>
 800a9c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a9cc:	f104 0214 	add.w	r2, r4, #20
 800a9d0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a9d4:	9301      	str	r3, [sp, #4]
 800a9d6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a9da:	2300      	movs	r3, #0
 800a9dc:	4694      	mov	ip, r2
 800a9de:	f852 1b04 	ldr.w	r1, [r2], #4
 800a9e2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a9e6:	d01e      	beq.n	800aa26 <__gethex+0x3ce>
 800a9e8:	3101      	adds	r1, #1
 800a9ea:	f8cc 1000 	str.w	r1, [ip]
 800a9ee:	f1b8 0f02 	cmp.w	r8, #2
 800a9f2:	f104 0214 	add.w	r2, r4, #20
 800a9f6:	d13d      	bne.n	800aa74 <__gethex+0x41c>
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	42ab      	cmp	r3, r5
 800a9fe:	d10b      	bne.n	800aa18 <__gethex+0x3c0>
 800aa00:	1169      	asrs	r1, r5, #5
 800aa02:	2301      	movs	r3, #1
 800aa04:	f005 051f 	and.w	r5, r5, #31
 800aa08:	fa03 f505 	lsl.w	r5, r3, r5
 800aa0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa10:	421d      	tst	r5, r3
 800aa12:	bf18      	it	ne
 800aa14:	f04f 0801 	movne.w	r8, #1
 800aa18:	f048 0820 	orr.w	r8, r8, #32
 800aa1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa1e:	601c      	str	r4, [r3, #0]
 800aa20:	9b02      	ldr	r3, [sp, #8]
 800aa22:	601e      	str	r6, [r3, #0]
 800aa24:	e6a2      	b.n	800a76c <__gethex+0x114>
 800aa26:	4290      	cmp	r0, r2
 800aa28:	f842 3c04 	str.w	r3, [r2, #-4]
 800aa2c:	d8d6      	bhi.n	800a9dc <__gethex+0x384>
 800aa2e:	68a2      	ldr	r2, [r4, #8]
 800aa30:	4593      	cmp	fp, r2
 800aa32:	db17      	blt.n	800aa64 <__gethex+0x40c>
 800aa34:	6861      	ldr	r1, [r4, #4]
 800aa36:	4648      	mov	r0, r9
 800aa38:	3101      	adds	r1, #1
 800aa3a:	f7fd fc3f 	bl	80082bc <_Balloc>
 800aa3e:	4682      	mov	sl, r0
 800aa40:	b918      	cbnz	r0, 800aa4a <__gethex+0x3f2>
 800aa42:	4b1b      	ldr	r3, [pc, #108]	; (800aab0 <__gethex+0x458>)
 800aa44:	4602      	mov	r2, r0
 800aa46:	2184      	movs	r1, #132	; 0x84
 800aa48:	e6b3      	b.n	800a7b2 <__gethex+0x15a>
 800aa4a:	6922      	ldr	r2, [r4, #16]
 800aa4c:	3202      	adds	r2, #2
 800aa4e:	f104 010c 	add.w	r1, r4, #12
 800aa52:	0092      	lsls	r2, r2, #2
 800aa54:	300c      	adds	r0, #12
 800aa56:	f7ff fd4b 	bl	800a4f0 <memcpy>
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4648      	mov	r0, r9
 800aa5e:	f7fd fc6d 	bl	800833c <_Bfree>
 800aa62:	4654      	mov	r4, sl
 800aa64:	6922      	ldr	r2, [r4, #16]
 800aa66:	1c51      	adds	r1, r2, #1
 800aa68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aa6c:	6121      	str	r1, [r4, #16]
 800aa6e:	2101      	movs	r1, #1
 800aa70:	6151      	str	r1, [r2, #20]
 800aa72:	e7bc      	b.n	800a9ee <__gethex+0x396>
 800aa74:	6921      	ldr	r1, [r4, #16]
 800aa76:	4559      	cmp	r1, fp
 800aa78:	dd0b      	ble.n	800aa92 <__gethex+0x43a>
 800aa7a:	2101      	movs	r1, #1
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f7ff fd83 	bl	800a588 <rshift>
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	3601      	adds	r6, #1
 800aa86:	42b3      	cmp	r3, r6
 800aa88:	f6ff aedb 	blt.w	800a842 <__gethex+0x1ea>
 800aa8c:	f04f 0801 	mov.w	r8, #1
 800aa90:	e7c2      	b.n	800aa18 <__gethex+0x3c0>
 800aa92:	f015 051f 	ands.w	r5, r5, #31
 800aa96:	d0f9      	beq.n	800aa8c <__gethex+0x434>
 800aa98:	9b01      	ldr	r3, [sp, #4]
 800aa9a:	441a      	add	r2, r3
 800aa9c:	f1c5 0520 	rsb	r5, r5, #32
 800aaa0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800aaa4:	f7fd fcfc 	bl	80084a0 <__hi0bits>
 800aaa8:	42a8      	cmp	r0, r5
 800aaaa:	dbe6      	blt.n	800aa7a <__gethex+0x422>
 800aaac:	e7ee      	b.n	800aa8c <__gethex+0x434>
 800aaae:	bf00      	nop
 800aab0:	0800cc9f 	.word	0x0800cc9f

0800aab4 <L_shift>:
 800aab4:	f1c2 0208 	rsb	r2, r2, #8
 800aab8:	0092      	lsls	r2, r2, #2
 800aaba:	b570      	push	{r4, r5, r6, lr}
 800aabc:	f1c2 0620 	rsb	r6, r2, #32
 800aac0:	6843      	ldr	r3, [r0, #4]
 800aac2:	6804      	ldr	r4, [r0, #0]
 800aac4:	fa03 f506 	lsl.w	r5, r3, r6
 800aac8:	432c      	orrs	r4, r5
 800aaca:	40d3      	lsrs	r3, r2
 800aacc:	6004      	str	r4, [r0, #0]
 800aace:	f840 3f04 	str.w	r3, [r0, #4]!
 800aad2:	4288      	cmp	r0, r1
 800aad4:	d3f4      	bcc.n	800aac0 <L_shift+0xc>
 800aad6:	bd70      	pop	{r4, r5, r6, pc}

0800aad8 <__match>:
 800aad8:	b530      	push	{r4, r5, lr}
 800aada:	6803      	ldr	r3, [r0, #0]
 800aadc:	3301      	adds	r3, #1
 800aade:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aae2:	b914      	cbnz	r4, 800aaea <__match+0x12>
 800aae4:	6003      	str	r3, [r0, #0]
 800aae6:	2001      	movs	r0, #1
 800aae8:	bd30      	pop	{r4, r5, pc}
 800aaea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800aaf2:	2d19      	cmp	r5, #25
 800aaf4:	bf98      	it	ls
 800aaf6:	3220      	addls	r2, #32
 800aaf8:	42a2      	cmp	r2, r4
 800aafa:	d0f0      	beq.n	800aade <__match+0x6>
 800aafc:	2000      	movs	r0, #0
 800aafe:	e7f3      	b.n	800aae8 <__match+0x10>

0800ab00 <__hexnan>:
 800ab00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab04:	680b      	ldr	r3, [r1, #0]
 800ab06:	6801      	ldr	r1, [r0, #0]
 800ab08:	115e      	asrs	r6, r3, #5
 800ab0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab0e:	f013 031f 	ands.w	r3, r3, #31
 800ab12:	b087      	sub	sp, #28
 800ab14:	bf18      	it	ne
 800ab16:	3604      	addne	r6, #4
 800ab18:	2500      	movs	r5, #0
 800ab1a:	1f37      	subs	r7, r6, #4
 800ab1c:	4682      	mov	sl, r0
 800ab1e:	4690      	mov	r8, r2
 800ab20:	9301      	str	r3, [sp, #4]
 800ab22:	f846 5c04 	str.w	r5, [r6, #-4]
 800ab26:	46b9      	mov	r9, r7
 800ab28:	463c      	mov	r4, r7
 800ab2a:	9502      	str	r5, [sp, #8]
 800ab2c:	46ab      	mov	fp, r5
 800ab2e:	784a      	ldrb	r2, [r1, #1]
 800ab30:	1c4b      	adds	r3, r1, #1
 800ab32:	9303      	str	r3, [sp, #12]
 800ab34:	b342      	cbz	r2, 800ab88 <__hexnan+0x88>
 800ab36:	4610      	mov	r0, r2
 800ab38:	9105      	str	r1, [sp, #20]
 800ab3a:	9204      	str	r2, [sp, #16]
 800ab3c:	f7ff fd76 	bl	800a62c <__hexdig_fun>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	d14f      	bne.n	800abe4 <__hexnan+0xe4>
 800ab44:	9a04      	ldr	r2, [sp, #16]
 800ab46:	9905      	ldr	r1, [sp, #20]
 800ab48:	2a20      	cmp	r2, #32
 800ab4a:	d818      	bhi.n	800ab7e <__hexnan+0x7e>
 800ab4c:	9b02      	ldr	r3, [sp, #8]
 800ab4e:	459b      	cmp	fp, r3
 800ab50:	dd13      	ble.n	800ab7a <__hexnan+0x7a>
 800ab52:	454c      	cmp	r4, r9
 800ab54:	d206      	bcs.n	800ab64 <__hexnan+0x64>
 800ab56:	2d07      	cmp	r5, #7
 800ab58:	dc04      	bgt.n	800ab64 <__hexnan+0x64>
 800ab5a:	462a      	mov	r2, r5
 800ab5c:	4649      	mov	r1, r9
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f7ff ffa8 	bl	800aab4 <L_shift>
 800ab64:	4544      	cmp	r4, r8
 800ab66:	d950      	bls.n	800ac0a <__hexnan+0x10a>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	f1a4 0904 	sub.w	r9, r4, #4
 800ab6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab72:	f8cd b008 	str.w	fp, [sp, #8]
 800ab76:	464c      	mov	r4, r9
 800ab78:	461d      	mov	r5, r3
 800ab7a:	9903      	ldr	r1, [sp, #12]
 800ab7c:	e7d7      	b.n	800ab2e <__hexnan+0x2e>
 800ab7e:	2a29      	cmp	r2, #41	; 0x29
 800ab80:	d155      	bne.n	800ac2e <__hexnan+0x12e>
 800ab82:	3102      	adds	r1, #2
 800ab84:	f8ca 1000 	str.w	r1, [sl]
 800ab88:	f1bb 0f00 	cmp.w	fp, #0
 800ab8c:	d04f      	beq.n	800ac2e <__hexnan+0x12e>
 800ab8e:	454c      	cmp	r4, r9
 800ab90:	d206      	bcs.n	800aba0 <__hexnan+0xa0>
 800ab92:	2d07      	cmp	r5, #7
 800ab94:	dc04      	bgt.n	800aba0 <__hexnan+0xa0>
 800ab96:	462a      	mov	r2, r5
 800ab98:	4649      	mov	r1, r9
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	f7ff ff8a 	bl	800aab4 <L_shift>
 800aba0:	4544      	cmp	r4, r8
 800aba2:	d934      	bls.n	800ac0e <__hexnan+0x10e>
 800aba4:	f1a8 0204 	sub.w	r2, r8, #4
 800aba8:	4623      	mov	r3, r4
 800abaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800abae:	f842 1f04 	str.w	r1, [r2, #4]!
 800abb2:	429f      	cmp	r7, r3
 800abb4:	d2f9      	bcs.n	800abaa <__hexnan+0xaa>
 800abb6:	1b3b      	subs	r3, r7, r4
 800abb8:	f023 0303 	bic.w	r3, r3, #3
 800abbc:	3304      	adds	r3, #4
 800abbe:	3e03      	subs	r6, #3
 800abc0:	3401      	adds	r4, #1
 800abc2:	42a6      	cmp	r6, r4
 800abc4:	bf38      	it	cc
 800abc6:	2304      	movcc	r3, #4
 800abc8:	4443      	add	r3, r8
 800abca:	2200      	movs	r2, #0
 800abcc:	f843 2b04 	str.w	r2, [r3], #4
 800abd0:	429f      	cmp	r7, r3
 800abd2:	d2fb      	bcs.n	800abcc <__hexnan+0xcc>
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	b91b      	cbnz	r3, 800abe0 <__hexnan+0xe0>
 800abd8:	4547      	cmp	r7, r8
 800abda:	d126      	bne.n	800ac2a <__hexnan+0x12a>
 800abdc:	2301      	movs	r3, #1
 800abde:	603b      	str	r3, [r7, #0]
 800abe0:	2005      	movs	r0, #5
 800abe2:	e025      	b.n	800ac30 <__hexnan+0x130>
 800abe4:	3501      	adds	r5, #1
 800abe6:	2d08      	cmp	r5, #8
 800abe8:	f10b 0b01 	add.w	fp, fp, #1
 800abec:	dd06      	ble.n	800abfc <__hexnan+0xfc>
 800abee:	4544      	cmp	r4, r8
 800abf0:	d9c3      	bls.n	800ab7a <__hexnan+0x7a>
 800abf2:	2300      	movs	r3, #0
 800abf4:	f844 3c04 	str.w	r3, [r4, #-4]
 800abf8:	2501      	movs	r5, #1
 800abfa:	3c04      	subs	r4, #4
 800abfc:	6822      	ldr	r2, [r4, #0]
 800abfe:	f000 000f 	and.w	r0, r0, #15
 800ac02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ac06:	6020      	str	r0, [r4, #0]
 800ac08:	e7b7      	b.n	800ab7a <__hexnan+0x7a>
 800ac0a:	2508      	movs	r5, #8
 800ac0c:	e7b5      	b.n	800ab7a <__hexnan+0x7a>
 800ac0e:	9b01      	ldr	r3, [sp, #4]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d0df      	beq.n	800abd4 <__hexnan+0xd4>
 800ac14:	f1c3 0320 	rsb	r3, r3, #32
 800ac18:	f04f 32ff 	mov.w	r2, #4294967295
 800ac1c:	40da      	lsrs	r2, r3
 800ac1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ac22:	4013      	ands	r3, r2
 800ac24:	f846 3c04 	str.w	r3, [r6, #-4]
 800ac28:	e7d4      	b.n	800abd4 <__hexnan+0xd4>
 800ac2a:	3f04      	subs	r7, #4
 800ac2c:	e7d2      	b.n	800abd4 <__hexnan+0xd4>
 800ac2e:	2004      	movs	r0, #4
 800ac30:	b007      	add	sp, #28
 800ac32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac36 <__ascii_mbtowc>:
 800ac36:	b082      	sub	sp, #8
 800ac38:	b901      	cbnz	r1, 800ac3c <__ascii_mbtowc+0x6>
 800ac3a:	a901      	add	r1, sp, #4
 800ac3c:	b142      	cbz	r2, 800ac50 <__ascii_mbtowc+0x1a>
 800ac3e:	b14b      	cbz	r3, 800ac54 <__ascii_mbtowc+0x1e>
 800ac40:	7813      	ldrb	r3, [r2, #0]
 800ac42:	600b      	str	r3, [r1, #0]
 800ac44:	7812      	ldrb	r2, [r2, #0]
 800ac46:	1e10      	subs	r0, r2, #0
 800ac48:	bf18      	it	ne
 800ac4a:	2001      	movne	r0, #1
 800ac4c:	b002      	add	sp, #8
 800ac4e:	4770      	bx	lr
 800ac50:	4610      	mov	r0, r2
 800ac52:	e7fb      	b.n	800ac4c <__ascii_mbtowc+0x16>
 800ac54:	f06f 0001 	mvn.w	r0, #1
 800ac58:	e7f8      	b.n	800ac4c <__ascii_mbtowc+0x16>

0800ac5a <_realloc_r>:
 800ac5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac5e:	4680      	mov	r8, r0
 800ac60:	4614      	mov	r4, r2
 800ac62:	460e      	mov	r6, r1
 800ac64:	b921      	cbnz	r1, 800ac70 <_realloc_r+0x16>
 800ac66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	f7fd ba9a 	b.w	80081a4 <_malloc_r>
 800ac70:	b92a      	cbnz	r2, 800ac7e <_realloc_r+0x24>
 800ac72:	f7fd fa23 	bl	80080bc <_free_r>
 800ac76:	4625      	mov	r5, r4
 800ac78:	4628      	mov	r0, r5
 800ac7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac7e:	f000 f8b6 	bl	800adee <_malloc_usable_size_r>
 800ac82:	4284      	cmp	r4, r0
 800ac84:	4607      	mov	r7, r0
 800ac86:	d802      	bhi.n	800ac8e <_realloc_r+0x34>
 800ac88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac8c:	d812      	bhi.n	800acb4 <_realloc_r+0x5a>
 800ac8e:	4621      	mov	r1, r4
 800ac90:	4640      	mov	r0, r8
 800ac92:	f7fd fa87 	bl	80081a4 <_malloc_r>
 800ac96:	4605      	mov	r5, r0
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	d0ed      	beq.n	800ac78 <_realloc_r+0x1e>
 800ac9c:	42bc      	cmp	r4, r7
 800ac9e:	4622      	mov	r2, r4
 800aca0:	4631      	mov	r1, r6
 800aca2:	bf28      	it	cs
 800aca4:	463a      	movcs	r2, r7
 800aca6:	f7ff fc23 	bl	800a4f0 <memcpy>
 800acaa:	4631      	mov	r1, r6
 800acac:	4640      	mov	r0, r8
 800acae:	f7fd fa05 	bl	80080bc <_free_r>
 800acb2:	e7e1      	b.n	800ac78 <_realloc_r+0x1e>
 800acb4:	4635      	mov	r5, r6
 800acb6:	e7df      	b.n	800ac78 <_realloc_r+0x1e>

0800acb8 <_strtoul_l.constprop.0>:
 800acb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acbc:	4f36      	ldr	r7, [pc, #216]	; (800ad98 <_strtoul_l.constprop.0+0xe0>)
 800acbe:	4686      	mov	lr, r0
 800acc0:	460d      	mov	r5, r1
 800acc2:	4628      	mov	r0, r5
 800acc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acc8:	5d3e      	ldrb	r6, [r7, r4]
 800acca:	f016 0608 	ands.w	r6, r6, #8
 800acce:	d1f8      	bne.n	800acc2 <_strtoul_l.constprop.0+0xa>
 800acd0:	2c2d      	cmp	r4, #45	; 0x2d
 800acd2:	d130      	bne.n	800ad36 <_strtoul_l.constprop.0+0x7e>
 800acd4:	782c      	ldrb	r4, [r5, #0]
 800acd6:	2601      	movs	r6, #1
 800acd8:	1c85      	adds	r5, r0, #2
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d057      	beq.n	800ad8e <_strtoul_l.constprop.0+0xd6>
 800acde:	2b10      	cmp	r3, #16
 800ace0:	d109      	bne.n	800acf6 <_strtoul_l.constprop.0+0x3e>
 800ace2:	2c30      	cmp	r4, #48	; 0x30
 800ace4:	d107      	bne.n	800acf6 <_strtoul_l.constprop.0+0x3e>
 800ace6:	7828      	ldrb	r0, [r5, #0]
 800ace8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800acec:	2858      	cmp	r0, #88	; 0x58
 800acee:	d149      	bne.n	800ad84 <_strtoul_l.constprop.0+0xcc>
 800acf0:	786c      	ldrb	r4, [r5, #1]
 800acf2:	2310      	movs	r3, #16
 800acf4:	3502      	adds	r5, #2
 800acf6:	f04f 38ff 	mov.w	r8, #4294967295
 800acfa:	2700      	movs	r7, #0
 800acfc:	fbb8 f8f3 	udiv	r8, r8, r3
 800ad00:	fb03 f908 	mul.w	r9, r3, r8
 800ad04:	ea6f 0909 	mvn.w	r9, r9
 800ad08:	4638      	mov	r0, r7
 800ad0a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ad0e:	f1bc 0f09 	cmp.w	ip, #9
 800ad12:	d815      	bhi.n	800ad40 <_strtoul_l.constprop.0+0x88>
 800ad14:	4664      	mov	r4, ip
 800ad16:	42a3      	cmp	r3, r4
 800ad18:	dd23      	ble.n	800ad62 <_strtoul_l.constprop.0+0xaa>
 800ad1a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800ad1e:	d007      	beq.n	800ad30 <_strtoul_l.constprop.0+0x78>
 800ad20:	4580      	cmp	r8, r0
 800ad22:	d31b      	bcc.n	800ad5c <_strtoul_l.constprop.0+0xa4>
 800ad24:	d101      	bne.n	800ad2a <_strtoul_l.constprop.0+0x72>
 800ad26:	45a1      	cmp	r9, r4
 800ad28:	db18      	blt.n	800ad5c <_strtoul_l.constprop.0+0xa4>
 800ad2a:	fb00 4003 	mla	r0, r0, r3, r4
 800ad2e:	2701      	movs	r7, #1
 800ad30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad34:	e7e9      	b.n	800ad0a <_strtoul_l.constprop.0+0x52>
 800ad36:	2c2b      	cmp	r4, #43	; 0x2b
 800ad38:	bf04      	itt	eq
 800ad3a:	782c      	ldrbeq	r4, [r5, #0]
 800ad3c:	1c85      	addeq	r5, r0, #2
 800ad3e:	e7cc      	b.n	800acda <_strtoul_l.constprop.0+0x22>
 800ad40:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad44:	f1bc 0f19 	cmp.w	ip, #25
 800ad48:	d801      	bhi.n	800ad4e <_strtoul_l.constprop.0+0x96>
 800ad4a:	3c37      	subs	r4, #55	; 0x37
 800ad4c:	e7e3      	b.n	800ad16 <_strtoul_l.constprop.0+0x5e>
 800ad4e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad52:	f1bc 0f19 	cmp.w	ip, #25
 800ad56:	d804      	bhi.n	800ad62 <_strtoul_l.constprop.0+0xaa>
 800ad58:	3c57      	subs	r4, #87	; 0x57
 800ad5a:	e7dc      	b.n	800ad16 <_strtoul_l.constprop.0+0x5e>
 800ad5c:	f04f 37ff 	mov.w	r7, #4294967295
 800ad60:	e7e6      	b.n	800ad30 <_strtoul_l.constprop.0+0x78>
 800ad62:	1c7b      	adds	r3, r7, #1
 800ad64:	d106      	bne.n	800ad74 <_strtoul_l.constprop.0+0xbc>
 800ad66:	2322      	movs	r3, #34	; 0x22
 800ad68:	f8ce 3000 	str.w	r3, [lr]
 800ad6c:	4638      	mov	r0, r7
 800ad6e:	b932      	cbnz	r2, 800ad7e <_strtoul_l.constprop.0+0xc6>
 800ad70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad74:	b106      	cbz	r6, 800ad78 <_strtoul_l.constprop.0+0xc0>
 800ad76:	4240      	negs	r0, r0
 800ad78:	2a00      	cmp	r2, #0
 800ad7a:	d0f9      	beq.n	800ad70 <_strtoul_l.constprop.0+0xb8>
 800ad7c:	b107      	cbz	r7, 800ad80 <_strtoul_l.constprop.0+0xc8>
 800ad7e:	1e69      	subs	r1, r5, #1
 800ad80:	6011      	str	r1, [r2, #0]
 800ad82:	e7f5      	b.n	800ad70 <_strtoul_l.constprop.0+0xb8>
 800ad84:	2430      	movs	r4, #48	; 0x30
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1b5      	bne.n	800acf6 <_strtoul_l.constprop.0+0x3e>
 800ad8a:	2308      	movs	r3, #8
 800ad8c:	e7b3      	b.n	800acf6 <_strtoul_l.constprop.0+0x3e>
 800ad8e:	2c30      	cmp	r4, #48	; 0x30
 800ad90:	d0a9      	beq.n	800ace6 <_strtoul_l.constprop.0+0x2e>
 800ad92:	230a      	movs	r3, #10
 800ad94:	e7af      	b.n	800acf6 <_strtoul_l.constprop.0+0x3e>
 800ad96:	bf00      	nop
 800ad98:	0800ce61 	.word	0x0800ce61

0800ad9c <_strtoul_r>:
 800ad9c:	f7ff bf8c 	b.w	800acb8 <_strtoul_l.constprop.0>

0800ada0 <__ascii_wctomb>:
 800ada0:	b149      	cbz	r1, 800adb6 <__ascii_wctomb+0x16>
 800ada2:	2aff      	cmp	r2, #255	; 0xff
 800ada4:	bf85      	ittet	hi
 800ada6:	238a      	movhi	r3, #138	; 0x8a
 800ada8:	6003      	strhi	r3, [r0, #0]
 800adaa:	700a      	strbls	r2, [r1, #0]
 800adac:	f04f 30ff 	movhi.w	r0, #4294967295
 800adb0:	bf98      	it	ls
 800adb2:	2001      	movls	r0, #1
 800adb4:	4770      	bx	lr
 800adb6:	4608      	mov	r0, r1
 800adb8:	4770      	bx	lr
	...

0800adbc <fiprintf>:
 800adbc:	b40e      	push	{r1, r2, r3}
 800adbe:	b503      	push	{r0, r1, lr}
 800adc0:	4601      	mov	r1, r0
 800adc2:	ab03      	add	r3, sp, #12
 800adc4:	4805      	ldr	r0, [pc, #20]	; (800addc <fiprintf+0x20>)
 800adc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800adca:	6800      	ldr	r0, [r0, #0]
 800adcc:	9301      	str	r3, [sp, #4]
 800adce:	f000 f83f 	bl	800ae50 <_vfiprintf_r>
 800add2:	b002      	add	sp, #8
 800add4:	f85d eb04 	ldr.w	lr, [sp], #4
 800add8:	b003      	add	sp, #12
 800adda:	4770      	bx	lr
 800addc:	20000064 	.word	0x20000064

0800ade0 <abort>:
 800ade0:	b508      	push	{r3, lr}
 800ade2:	2006      	movs	r0, #6
 800ade4:	f000 fa0c 	bl	800b200 <raise>
 800ade8:	2001      	movs	r0, #1
 800adea:	f7f7 fc11 	bl	8002610 <_exit>

0800adee <_malloc_usable_size_r>:
 800adee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adf2:	1f18      	subs	r0, r3, #4
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfbc      	itt	lt
 800adf8:	580b      	ldrlt	r3, [r1, r0]
 800adfa:	18c0      	addlt	r0, r0, r3
 800adfc:	4770      	bx	lr

0800adfe <__sfputc_r>:
 800adfe:	6893      	ldr	r3, [r2, #8]
 800ae00:	3b01      	subs	r3, #1
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	b410      	push	{r4}
 800ae06:	6093      	str	r3, [r2, #8]
 800ae08:	da08      	bge.n	800ae1c <__sfputc_r+0x1e>
 800ae0a:	6994      	ldr	r4, [r2, #24]
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	db01      	blt.n	800ae14 <__sfputc_r+0x16>
 800ae10:	290a      	cmp	r1, #10
 800ae12:	d103      	bne.n	800ae1c <__sfputc_r+0x1e>
 800ae14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae18:	f000 b934 	b.w	800b084 <__swbuf_r>
 800ae1c:	6813      	ldr	r3, [r2, #0]
 800ae1e:	1c58      	adds	r0, r3, #1
 800ae20:	6010      	str	r0, [r2, #0]
 800ae22:	7019      	strb	r1, [r3, #0]
 800ae24:	4608      	mov	r0, r1
 800ae26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <__sfputs_r>:
 800ae2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2e:	4606      	mov	r6, r0
 800ae30:	460f      	mov	r7, r1
 800ae32:	4614      	mov	r4, r2
 800ae34:	18d5      	adds	r5, r2, r3
 800ae36:	42ac      	cmp	r4, r5
 800ae38:	d101      	bne.n	800ae3e <__sfputs_r+0x12>
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	e007      	b.n	800ae4e <__sfputs_r+0x22>
 800ae3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae42:	463a      	mov	r2, r7
 800ae44:	4630      	mov	r0, r6
 800ae46:	f7ff ffda 	bl	800adfe <__sfputc_r>
 800ae4a:	1c43      	adds	r3, r0, #1
 800ae4c:	d1f3      	bne.n	800ae36 <__sfputs_r+0xa>
 800ae4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae50 <_vfiprintf_r>:
 800ae50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae54:	460d      	mov	r5, r1
 800ae56:	b09d      	sub	sp, #116	; 0x74
 800ae58:	4614      	mov	r4, r2
 800ae5a:	4698      	mov	r8, r3
 800ae5c:	4606      	mov	r6, r0
 800ae5e:	b118      	cbz	r0, 800ae68 <_vfiprintf_r+0x18>
 800ae60:	6a03      	ldr	r3, [r0, #32]
 800ae62:	b90b      	cbnz	r3, 800ae68 <_vfiprintf_r+0x18>
 800ae64:	f7fc f958 	bl	8007118 <__sinit>
 800ae68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae6a:	07d9      	lsls	r1, r3, #31
 800ae6c:	d405      	bmi.n	800ae7a <_vfiprintf_r+0x2a>
 800ae6e:	89ab      	ldrh	r3, [r5, #12]
 800ae70:	059a      	lsls	r2, r3, #22
 800ae72:	d402      	bmi.n	800ae7a <_vfiprintf_r+0x2a>
 800ae74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae76:	f7fc fa94 	bl	80073a2 <__retarget_lock_acquire_recursive>
 800ae7a:	89ab      	ldrh	r3, [r5, #12]
 800ae7c:	071b      	lsls	r3, r3, #28
 800ae7e:	d501      	bpl.n	800ae84 <_vfiprintf_r+0x34>
 800ae80:	692b      	ldr	r3, [r5, #16]
 800ae82:	b99b      	cbnz	r3, 800aeac <_vfiprintf_r+0x5c>
 800ae84:	4629      	mov	r1, r5
 800ae86:	4630      	mov	r0, r6
 800ae88:	f000 f93a 	bl	800b100 <__swsetup_r>
 800ae8c:	b170      	cbz	r0, 800aeac <_vfiprintf_r+0x5c>
 800ae8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae90:	07dc      	lsls	r4, r3, #31
 800ae92:	d504      	bpl.n	800ae9e <_vfiprintf_r+0x4e>
 800ae94:	f04f 30ff 	mov.w	r0, #4294967295
 800ae98:	b01d      	add	sp, #116	; 0x74
 800ae9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae9e:	89ab      	ldrh	r3, [r5, #12]
 800aea0:	0598      	lsls	r0, r3, #22
 800aea2:	d4f7      	bmi.n	800ae94 <_vfiprintf_r+0x44>
 800aea4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aea6:	f7fc fa7d 	bl	80073a4 <__retarget_lock_release_recursive>
 800aeaa:	e7f3      	b.n	800ae94 <_vfiprintf_r+0x44>
 800aeac:	2300      	movs	r3, #0
 800aeae:	9309      	str	r3, [sp, #36]	; 0x24
 800aeb0:	2320      	movs	r3, #32
 800aeb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeba:	2330      	movs	r3, #48	; 0x30
 800aebc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b070 <_vfiprintf_r+0x220>
 800aec0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aec4:	f04f 0901 	mov.w	r9, #1
 800aec8:	4623      	mov	r3, r4
 800aeca:	469a      	mov	sl, r3
 800aecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aed0:	b10a      	cbz	r2, 800aed6 <_vfiprintf_r+0x86>
 800aed2:	2a25      	cmp	r2, #37	; 0x25
 800aed4:	d1f9      	bne.n	800aeca <_vfiprintf_r+0x7a>
 800aed6:	ebba 0b04 	subs.w	fp, sl, r4
 800aeda:	d00b      	beq.n	800aef4 <_vfiprintf_r+0xa4>
 800aedc:	465b      	mov	r3, fp
 800aede:	4622      	mov	r2, r4
 800aee0:	4629      	mov	r1, r5
 800aee2:	4630      	mov	r0, r6
 800aee4:	f7ff ffa2 	bl	800ae2c <__sfputs_r>
 800aee8:	3001      	adds	r0, #1
 800aeea:	f000 80a9 	beq.w	800b040 <_vfiprintf_r+0x1f0>
 800aeee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aef0:	445a      	add	r2, fp
 800aef2:	9209      	str	r2, [sp, #36]	; 0x24
 800aef4:	f89a 3000 	ldrb.w	r3, [sl]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 80a1 	beq.w	800b040 <_vfiprintf_r+0x1f0>
 800aefe:	2300      	movs	r3, #0
 800af00:	f04f 32ff 	mov.w	r2, #4294967295
 800af04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af08:	f10a 0a01 	add.w	sl, sl, #1
 800af0c:	9304      	str	r3, [sp, #16]
 800af0e:	9307      	str	r3, [sp, #28]
 800af10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af14:	931a      	str	r3, [sp, #104]	; 0x68
 800af16:	4654      	mov	r4, sl
 800af18:	2205      	movs	r2, #5
 800af1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af1e:	4854      	ldr	r0, [pc, #336]	; (800b070 <_vfiprintf_r+0x220>)
 800af20:	f7f5 f96e 	bl	8000200 <memchr>
 800af24:	9a04      	ldr	r2, [sp, #16]
 800af26:	b9d8      	cbnz	r0, 800af60 <_vfiprintf_r+0x110>
 800af28:	06d1      	lsls	r1, r2, #27
 800af2a:	bf44      	itt	mi
 800af2c:	2320      	movmi	r3, #32
 800af2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af32:	0713      	lsls	r3, r2, #28
 800af34:	bf44      	itt	mi
 800af36:	232b      	movmi	r3, #43	; 0x2b
 800af38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af3c:	f89a 3000 	ldrb.w	r3, [sl]
 800af40:	2b2a      	cmp	r3, #42	; 0x2a
 800af42:	d015      	beq.n	800af70 <_vfiprintf_r+0x120>
 800af44:	9a07      	ldr	r2, [sp, #28]
 800af46:	4654      	mov	r4, sl
 800af48:	2000      	movs	r0, #0
 800af4a:	f04f 0c0a 	mov.w	ip, #10
 800af4e:	4621      	mov	r1, r4
 800af50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af54:	3b30      	subs	r3, #48	; 0x30
 800af56:	2b09      	cmp	r3, #9
 800af58:	d94d      	bls.n	800aff6 <_vfiprintf_r+0x1a6>
 800af5a:	b1b0      	cbz	r0, 800af8a <_vfiprintf_r+0x13a>
 800af5c:	9207      	str	r2, [sp, #28]
 800af5e:	e014      	b.n	800af8a <_vfiprintf_r+0x13a>
 800af60:	eba0 0308 	sub.w	r3, r0, r8
 800af64:	fa09 f303 	lsl.w	r3, r9, r3
 800af68:	4313      	orrs	r3, r2
 800af6a:	9304      	str	r3, [sp, #16]
 800af6c:	46a2      	mov	sl, r4
 800af6e:	e7d2      	b.n	800af16 <_vfiprintf_r+0xc6>
 800af70:	9b03      	ldr	r3, [sp, #12]
 800af72:	1d19      	adds	r1, r3, #4
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	9103      	str	r1, [sp, #12]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	bfbb      	ittet	lt
 800af7c:	425b      	neglt	r3, r3
 800af7e:	f042 0202 	orrlt.w	r2, r2, #2
 800af82:	9307      	strge	r3, [sp, #28]
 800af84:	9307      	strlt	r3, [sp, #28]
 800af86:	bfb8      	it	lt
 800af88:	9204      	strlt	r2, [sp, #16]
 800af8a:	7823      	ldrb	r3, [r4, #0]
 800af8c:	2b2e      	cmp	r3, #46	; 0x2e
 800af8e:	d10c      	bne.n	800afaa <_vfiprintf_r+0x15a>
 800af90:	7863      	ldrb	r3, [r4, #1]
 800af92:	2b2a      	cmp	r3, #42	; 0x2a
 800af94:	d134      	bne.n	800b000 <_vfiprintf_r+0x1b0>
 800af96:	9b03      	ldr	r3, [sp, #12]
 800af98:	1d1a      	adds	r2, r3, #4
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	9203      	str	r2, [sp, #12]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	bfb8      	it	lt
 800afa2:	f04f 33ff 	movlt.w	r3, #4294967295
 800afa6:	3402      	adds	r4, #2
 800afa8:	9305      	str	r3, [sp, #20]
 800afaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b080 <_vfiprintf_r+0x230>
 800afae:	7821      	ldrb	r1, [r4, #0]
 800afb0:	2203      	movs	r2, #3
 800afb2:	4650      	mov	r0, sl
 800afb4:	f7f5 f924 	bl	8000200 <memchr>
 800afb8:	b138      	cbz	r0, 800afca <_vfiprintf_r+0x17a>
 800afba:	9b04      	ldr	r3, [sp, #16]
 800afbc:	eba0 000a 	sub.w	r0, r0, sl
 800afc0:	2240      	movs	r2, #64	; 0x40
 800afc2:	4082      	lsls	r2, r0
 800afc4:	4313      	orrs	r3, r2
 800afc6:	3401      	adds	r4, #1
 800afc8:	9304      	str	r3, [sp, #16]
 800afca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afce:	4829      	ldr	r0, [pc, #164]	; (800b074 <_vfiprintf_r+0x224>)
 800afd0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800afd4:	2206      	movs	r2, #6
 800afd6:	f7f5 f913 	bl	8000200 <memchr>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d03f      	beq.n	800b05e <_vfiprintf_r+0x20e>
 800afde:	4b26      	ldr	r3, [pc, #152]	; (800b078 <_vfiprintf_r+0x228>)
 800afe0:	bb1b      	cbnz	r3, 800b02a <_vfiprintf_r+0x1da>
 800afe2:	9b03      	ldr	r3, [sp, #12]
 800afe4:	3307      	adds	r3, #7
 800afe6:	f023 0307 	bic.w	r3, r3, #7
 800afea:	3308      	adds	r3, #8
 800afec:	9303      	str	r3, [sp, #12]
 800afee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff0:	443b      	add	r3, r7
 800aff2:	9309      	str	r3, [sp, #36]	; 0x24
 800aff4:	e768      	b.n	800aec8 <_vfiprintf_r+0x78>
 800aff6:	fb0c 3202 	mla	r2, ip, r2, r3
 800affa:	460c      	mov	r4, r1
 800affc:	2001      	movs	r0, #1
 800affe:	e7a6      	b.n	800af4e <_vfiprintf_r+0xfe>
 800b000:	2300      	movs	r3, #0
 800b002:	3401      	adds	r4, #1
 800b004:	9305      	str	r3, [sp, #20]
 800b006:	4619      	mov	r1, r3
 800b008:	f04f 0c0a 	mov.w	ip, #10
 800b00c:	4620      	mov	r0, r4
 800b00e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b012:	3a30      	subs	r2, #48	; 0x30
 800b014:	2a09      	cmp	r2, #9
 800b016:	d903      	bls.n	800b020 <_vfiprintf_r+0x1d0>
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d0c6      	beq.n	800afaa <_vfiprintf_r+0x15a>
 800b01c:	9105      	str	r1, [sp, #20]
 800b01e:	e7c4      	b.n	800afaa <_vfiprintf_r+0x15a>
 800b020:	fb0c 2101 	mla	r1, ip, r1, r2
 800b024:	4604      	mov	r4, r0
 800b026:	2301      	movs	r3, #1
 800b028:	e7f0      	b.n	800b00c <_vfiprintf_r+0x1bc>
 800b02a:	ab03      	add	r3, sp, #12
 800b02c:	9300      	str	r3, [sp, #0]
 800b02e:	462a      	mov	r2, r5
 800b030:	4b12      	ldr	r3, [pc, #72]	; (800b07c <_vfiprintf_r+0x22c>)
 800b032:	a904      	add	r1, sp, #16
 800b034:	4630      	mov	r0, r6
 800b036:	f7fb fa0d 	bl	8006454 <_printf_float>
 800b03a:	4607      	mov	r7, r0
 800b03c:	1c78      	adds	r0, r7, #1
 800b03e:	d1d6      	bne.n	800afee <_vfiprintf_r+0x19e>
 800b040:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b042:	07d9      	lsls	r1, r3, #31
 800b044:	d405      	bmi.n	800b052 <_vfiprintf_r+0x202>
 800b046:	89ab      	ldrh	r3, [r5, #12]
 800b048:	059a      	lsls	r2, r3, #22
 800b04a:	d402      	bmi.n	800b052 <_vfiprintf_r+0x202>
 800b04c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b04e:	f7fc f9a9 	bl	80073a4 <__retarget_lock_release_recursive>
 800b052:	89ab      	ldrh	r3, [r5, #12]
 800b054:	065b      	lsls	r3, r3, #25
 800b056:	f53f af1d 	bmi.w	800ae94 <_vfiprintf_r+0x44>
 800b05a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b05c:	e71c      	b.n	800ae98 <_vfiprintf_r+0x48>
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	462a      	mov	r2, r5
 800b064:	4b05      	ldr	r3, [pc, #20]	; (800b07c <_vfiprintf_r+0x22c>)
 800b066:	a904      	add	r1, sp, #16
 800b068:	4630      	mov	r0, r6
 800b06a:	f7fb fc97 	bl	800699c <_printf_i>
 800b06e:	e7e4      	b.n	800b03a <_vfiprintf_r+0x1ea>
 800b070:	0800cf61 	.word	0x0800cf61
 800b074:	0800cf6b 	.word	0x0800cf6b
 800b078:	08006455 	.word	0x08006455
 800b07c:	0800ae2d 	.word	0x0800ae2d
 800b080:	0800cf67 	.word	0x0800cf67

0800b084 <__swbuf_r>:
 800b084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b086:	460e      	mov	r6, r1
 800b088:	4614      	mov	r4, r2
 800b08a:	4605      	mov	r5, r0
 800b08c:	b118      	cbz	r0, 800b096 <__swbuf_r+0x12>
 800b08e:	6a03      	ldr	r3, [r0, #32]
 800b090:	b90b      	cbnz	r3, 800b096 <__swbuf_r+0x12>
 800b092:	f7fc f841 	bl	8007118 <__sinit>
 800b096:	69a3      	ldr	r3, [r4, #24]
 800b098:	60a3      	str	r3, [r4, #8]
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	071a      	lsls	r2, r3, #28
 800b09e:	d525      	bpl.n	800b0ec <__swbuf_r+0x68>
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	b31b      	cbz	r3, 800b0ec <__swbuf_r+0x68>
 800b0a4:	6823      	ldr	r3, [r4, #0]
 800b0a6:	6922      	ldr	r2, [r4, #16]
 800b0a8:	1a98      	subs	r0, r3, r2
 800b0aa:	6963      	ldr	r3, [r4, #20]
 800b0ac:	b2f6      	uxtb	r6, r6
 800b0ae:	4283      	cmp	r3, r0
 800b0b0:	4637      	mov	r7, r6
 800b0b2:	dc04      	bgt.n	800b0be <__swbuf_r+0x3a>
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	4628      	mov	r0, r5
 800b0b8:	f7ff f942 	bl	800a340 <_fflush_r>
 800b0bc:	b9e0      	cbnz	r0, 800b0f8 <__swbuf_r+0x74>
 800b0be:	68a3      	ldr	r3, [r4, #8]
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	60a3      	str	r3, [r4, #8]
 800b0c4:	6823      	ldr	r3, [r4, #0]
 800b0c6:	1c5a      	adds	r2, r3, #1
 800b0c8:	6022      	str	r2, [r4, #0]
 800b0ca:	701e      	strb	r6, [r3, #0]
 800b0cc:	6962      	ldr	r2, [r4, #20]
 800b0ce:	1c43      	adds	r3, r0, #1
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d004      	beq.n	800b0de <__swbuf_r+0x5a>
 800b0d4:	89a3      	ldrh	r3, [r4, #12]
 800b0d6:	07db      	lsls	r3, r3, #31
 800b0d8:	d506      	bpl.n	800b0e8 <__swbuf_r+0x64>
 800b0da:	2e0a      	cmp	r6, #10
 800b0dc:	d104      	bne.n	800b0e8 <__swbuf_r+0x64>
 800b0de:	4621      	mov	r1, r4
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	f7ff f92d 	bl	800a340 <_fflush_r>
 800b0e6:	b938      	cbnz	r0, 800b0f8 <__swbuf_r+0x74>
 800b0e8:	4638      	mov	r0, r7
 800b0ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	4628      	mov	r0, r5
 800b0f0:	f000 f806 	bl	800b100 <__swsetup_r>
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	d0d5      	beq.n	800b0a4 <__swbuf_r+0x20>
 800b0f8:	f04f 37ff 	mov.w	r7, #4294967295
 800b0fc:	e7f4      	b.n	800b0e8 <__swbuf_r+0x64>
	...

0800b100 <__swsetup_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4b2a      	ldr	r3, [pc, #168]	; (800b1ac <__swsetup_r+0xac>)
 800b104:	4605      	mov	r5, r0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	460c      	mov	r4, r1
 800b10a:	b118      	cbz	r0, 800b114 <__swsetup_r+0x14>
 800b10c:	6a03      	ldr	r3, [r0, #32]
 800b10e:	b90b      	cbnz	r3, 800b114 <__swsetup_r+0x14>
 800b110:	f7fc f802 	bl	8007118 <__sinit>
 800b114:	89a3      	ldrh	r3, [r4, #12]
 800b116:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b11a:	0718      	lsls	r0, r3, #28
 800b11c:	d422      	bmi.n	800b164 <__swsetup_r+0x64>
 800b11e:	06d9      	lsls	r1, r3, #27
 800b120:	d407      	bmi.n	800b132 <__swsetup_r+0x32>
 800b122:	2309      	movs	r3, #9
 800b124:	602b      	str	r3, [r5, #0]
 800b126:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b12a:	81a3      	strh	r3, [r4, #12]
 800b12c:	f04f 30ff 	mov.w	r0, #4294967295
 800b130:	e034      	b.n	800b19c <__swsetup_r+0x9c>
 800b132:	0758      	lsls	r0, r3, #29
 800b134:	d512      	bpl.n	800b15c <__swsetup_r+0x5c>
 800b136:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b138:	b141      	cbz	r1, 800b14c <__swsetup_r+0x4c>
 800b13a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b13e:	4299      	cmp	r1, r3
 800b140:	d002      	beq.n	800b148 <__swsetup_r+0x48>
 800b142:	4628      	mov	r0, r5
 800b144:	f7fc ffba 	bl	80080bc <_free_r>
 800b148:	2300      	movs	r3, #0
 800b14a:	6363      	str	r3, [r4, #52]	; 0x34
 800b14c:	89a3      	ldrh	r3, [r4, #12]
 800b14e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	2300      	movs	r3, #0
 800b156:	6063      	str	r3, [r4, #4]
 800b158:	6923      	ldr	r3, [r4, #16]
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	89a3      	ldrh	r3, [r4, #12]
 800b15e:	f043 0308 	orr.w	r3, r3, #8
 800b162:	81a3      	strh	r3, [r4, #12]
 800b164:	6923      	ldr	r3, [r4, #16]
 800b166:	b94b      	cbnz	r3, 800b17c <__swsetup_r+0x7c>
 800b168:	89a3      	ldrh	r3, [r4, #12]
 800b16a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b16e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b172:	d003      	beq.n	800b17c <__swsetup_r+0x7c>
 800b174:	4621      	mov	r1, r4
 800b176:	4628      	mov	r0, r5
 800b178:	f000 f884 	bl	800b284 <__smakebuf_r>
 800b17c:	89a0      	ldrh	r0, [r4, #12]
 800b17e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b182:	f010 0301 	ands.w	r3, r0, #1
 800b186:	d00a      	beq.n	800b19e <__swsetup_r+0x9e>
 800b188:	2300      	movs	r3, #0
 800b18a:	60a3      	str	r3, [r4, #8]
 800b18c:	6963      	ldr	r3, [r4, #20]
 800b18e:	425b      	negs	r3, r3
 800b190:	61a3      	str	r3, [r4, #24]
 800b192:	6923      	ldr	r3, [r4, #16]
 800b194:	b943      	cbnz	r3, 800b1a8 <__swsetup_r+0xa8>
 800b196:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b19a:	d1c4      	bne.n	800b126 <__swsetup_r+0x26>
 800b19c:	bd38      	pop	{r3, r4, r5, pc}
 800b19e:	0781      	lsls	r1, r0, #30
 800b1a0:	bf58      	it	pl
 800b1a2:	6963      	ldrpl	r3, [r4, #20]
 800b1a4:	60a3      	str	r3, [r4, #8]
 800b1a6:	e7f4      	b.n	800b192 <__swsetup_r+0x92>
 800b1a8:	2000      	movs	r0, #0
 800b1aa:	e7f7      	b.n	800b19c <__swsetup_r+0x9c>
 800b1ac:	20000064 	.word	0x20000064

0800b1b0 <_raise_r>:
 800b1b0:	291f      	cmp	r1, #31
 800b1b2:	b538      	push	{r3, r4, r5, lr}
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	460d      	mov	r5, r1
 800b1b8:	d904      	bls.n	800b1c4 <_raise_r+0x14>
 800b1ba:	2316      	movs	r3, #22
 800b1bc:	6003      	str	r3, [r0, #0]
 800b1be:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c2:	bd38      	pop	{r3, r4, r5, pc}
 800b1c4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1c6:	b112      	cbz	r2, 800b1ce <_raise_r+0x1e>
 800b1c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1cc:	b94b      	cbnz	r3, 800b1e2 <_raise_r+0x32>
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f000 f830 	bl	800b234 <_getpid_r>
 800b1d4:	462a      	mov	r2, r5
 800b1d6:	4601      	mov	r1, r0
 800b1d8:	4620      	mov	r0, r4
 800b1da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1de:	f000 b817 	b.w	800b210 <_kill_r>
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d00a      	beq.n	800b1fc <_raise_r+0x4c>
 800b1e6:	1c59      	adds	r1, r3, #1
 800b1e8:	d103      	bne.n	800b1f2 <_raise_r+0x42>
 800b1ea:	2316      	movs	r3, #22
 800b1ec:	6003      	str	r3, [r0, #0]
 800b1ee:	2001      	movs	r0, #1
 800b1f0:	e7e7      	b.n	800b1c2 <_raise_r+0x12>
 800b1f2:	2400      	movs	r4, #0
 800b1f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1f8:	4628      	mov	r0, r5
 800b1fa:	4798      	blx	r3
 800b1fc:	2000      	movs	r0, #0
 800b1fe:	e7e0      	b.n	800b1c2 <_raise_r+0x12>

0800b200 <raise>:
 800b200:	4b02      	ldr	r3, [pc, #8]	; (800b20c <raise+0xc>)
 800b202:	4601      	mov	r1, r0
 800b204:	6818      	ldr	r0, [r3, #0]
 800b206:	f7ff bfd3 	b.w	800b1b0 <_raise_r>
 800b20a:	bf00      	nop
 800b20c:	20000064 	.word	0x20000064

0800b210 <_kill_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	4d07      	ldr	r5, [pc, #28]	; (800b230 <_kill_r+0x20>)
 800b214:	2300      	movs	r3, #0
 800b216:	4604      	mov	r4, r0
 800b218:	4608      	mov	r0, r1
 800b21a:	4611      	mov	r1, r2
 800b21c:	602b      	str	r3, [r5, #0]
 800b21e:	f7f7 f9e7 	bl	80025f0 <_kill>
 800b222:	1c43      	adds	r3, r0, #1
 800b224:	d102      	bne.n	800b22c <_kill_r+0x1c>
 800b226:	682b      	ldr	r3, [r5, #0]
 800b228:	b103      	cbz	r3, 800b22c <_kill_r+0x1c>
 800b22a:	6023      	str	r3, [r4, #0]
 800b22c:	bd38      	pop	{r3, r4, r5, pc}
 800b22e:	bf00      	nop
 800b230:	2000064c 	.word	0x2000064c

0800b234 <_getpid_r>:
 800b234:	f7f7 b9d4 	b.w	80025e0 <_getpid>

0800b238 <__swhatbuf_r>:
 800b238:	b570      	push	{r4, r5, r6, lr}
 800b23a:	460c      	mov	r4, r1
 800b23c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b240:	2900      	cmp	r1, #0
 800b242:	b096      	sub	sp, #88	; 0x58
 800b244:	4615      	mov	r5, r2
 800b246:	461e      	mov	r6, r3
 800b248:	da0d      	bge.n	800b266 <__swhatbuf_r+0x2e>
 800b24a:	89a3      	ldrh	r3, [r4, #12]
 800b24c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b250:	f04f 0100 	mov.w	r1, #0
 800b254:	bf0c      	ite	eq
 800b256:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b25a:	2340      	movne	r3, #64	; 0x40
 800b25c:	2000      	movs	r0, #0
 800b25e:	6031      	str	r1, [r6, #0]
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	b016      	add	sp, #88	; 0x58
 800b264:	bd70      	pop	{r4, r5, r6, pc}
 800b266:	466a      	mov	r2, sp
 800b268:	f000 f848 	bl	800b2fc <_fstat_r>
 800b26c:	2800      	cmp	r0, #0
 800b26e:	dbec      	blt.n	800b24a <__swhatbuf_r+0x12>
 800b270:	9901      	ldr	r1, [sp, #4]
 800b272:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b276:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b27a:	4259      	negs	r1, r3
 800b27c:	4159      	adcs	r1, r3
 800b27e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b282:	e7eb      	b.n	800b25c <__swhatbuf_r+0x24>

0800b284 <__smakebuf_r>:
 800b284:	898b      	ldrh	r3, [r1, #12]
 800b286:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b288:	079d      	lsls	r5, r3, #30
 800b28a:	4606      	mov	r6, r0
 800b28c:	460c      	mov	r4, r1
 800b28e:	d507      	bpl.n	800b2a0 <__smakebuf_r+0x1c>
 800b290:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	6123      	str	r3, [r4, #16]
 800b298:	2301      	movs	r3, #1
 800b29a:	6163      	str	r3, [r4, #20]
 800b29c:	b002      	add	sp, #8
 800b29e:	bd70      	pop	{r4, r5, r6, pc}
 800b2a0:	ab01      	add	r3, sp, #4
 800b2a2:	466a      	mov	r2, sp
 800b2a4:	f7ff ffc8 	bl	800b238 <__swhatbuf_r>
 800b2a8:	9900      	ldr	r1, [sp, #0]
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	4630      	mov	r0, r6
 800b2ae:	f7fc ff79 	bl	80081a4 <_malloc_r>
 800b2b2:	b948      	cbnz	r0, 800b2c8 <__smakebuf_r+0x44>
 800b2b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b8:	059a      	lsls	r2, r3, #22
 800b2ba:	d4ef      	bmi.n	800b29c <__smakebuf_r+0x18>
 800b2bc:	f023 0303 	bic.w	r3, r3, #3
 800b2c0:	f043 0302 	orr.w	r3, r3, #2
 800b2c4:	81a3      	strh	r3, [r4, #12]
 800b2c6:	e7e3      	b.n	800b290 <__smakebuf_r+0xc>
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	6020      	str	r0, [r4, #0]
 800b2cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2d0:	81a3      	strh	r3, [r4, #12]
 800b2d2:	9b00      	ldr	r3, [sp, #0]
 800b2d4:	6163      	str	r3, [r4, #20]
 800b2d6:	9b01      	ldr	r3, [sp, #4]
 800b2d8:	6120      	str	r0, [r4, #16]
 800b2da:	b15b      	cbz	r3, 800b2f4 <__smakebuf_r+0x70>
 800b2dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f000 f81d 	bl	800b320 <_isatty_r>
 800b2e6:	b128      	cbz	r0, 800b2f4 <__smakebuf_r+0x70>
 800b2e8:	89a3      	ldrh	r3, [r4, #12]
 800b2ea:	f023 0303 	bic.w	r3, r3, #3
 800b2ee:	f043 0301 	orr.w	r3, r3, #1
 800b2f2:	81a3      	strh	r3, [r4, #12]
 800b2f4:	89a3      	ldrh	r3, [r4, #12]
 800b2f6:	431d      	orrs	r5, r3
 800b2f8:	81a5      	strh	r5, [r4, #12]
 800b2fa:	e7cf      	b.n	800b29c <__smakebuf_r+0x18>

0800b2fc <_fstat_r>:
 800b2fc:	b538      	push	{r3, r4, r5, lr}
 800b2fe:	4d07      	ldr	r5, [pc, #28]	; (800b31c <_fstat_r+0x20>)
 800b300:	2300      	movs	r3, #0
 800b302:	4604      	mov	r4, r0
 800b304:	4608      	mov	r0, r1
 800b306:	4611      	mov	r1, r2
 800b308:	602b      	str	r3, [r5, #0]
 800b30a:	f7f7 f9d0 	bl	80026ae <_fstat>
 800b30e:	1c43      	adds	r3, r0, #1
 800b310:	d102      	bne.n	800b318 <_fstat_r+0x1c>
 800b312:	682b      	ldr	r3, [r5, #0]
 800b314:	b103      	cbz	r3, 800b318 <_fstat_r+0x1c>
 800b316:	6023      	str	r3, [r4, #0]
 800b318:	bd38      	pop	{r3, r4, r5, pc}
 800b31a:	bf00      	nop
 800b31c:	2000064c 	.word	0x2000064c

0800b320 <_isatty_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4d06      	ldr	r5, [pc, #24]	; (800b33c <_isatty_r+0x1c>)
 800b324:	2300      	movs	r3, #0
 800b326:	4604      	mov	r4, r0
 800b328:	4608      	mov	r0, r1
 800b32a:	602b      	str	r3, [r5, #0]
 800b32c:	f7f7 f9cf 	bl	80026ce <_isatty>
 800b330:	1c43      	adds	r3, r0, #1
 800b332:	d102      	bne.n	800b33a <_isatty_r+0x1a>
 800b334:	682b      	ldr	r3, [r5, #0]
 800b336:	b103      	cbz	r3, 800b33a <_isatty_r+0x1a>
 800b338:	6023      	str	r3, [r4, #0]
 800b33a:	bd38      	pop	{r3, r4, r5, pc}
 800b33c:	2000064c 	.word	0x2000064c

0800b340 <atan2>:
 800b340:	f000 bb3e 	b.w	800b9c0 <__ieee754_atan2>

0800b344 <sqrt>:
 800b344:	b538      	push	{r3, r4, r5, lr}
 800b346:	ed2d 8b02 	vpush	{d8}
 800b34a:	ec55 4b10 	vmov	r4, r5, d0
 800b34e:	f000 f8d3 	bl	800b4f8 <__ieee754_sqrt>
 800b352:	4622      	mov	r2, r4
 800b354:	462b      	mov	r3, r5
 800b356:	4620      	mov	r0, r4
 800b358:	4629      	mov	r1, r5
 800b35a:	eeb0 8a40 	vmov.f32	s16, s0
 800b35e:	eef0 8a60 	vmov.f32	s17, s1
 800b362:	f7f5 fbfb 	bl	8000b5c <__aeabi_dcmpun>
 800b366:	b990      	cbnz	r0, 800b38e <sqrt+0x4a>
 800b368:	2200      	movs	r2, #0
 800b36a:	2300      	movs	r3, #0
 800b36c:	4620      	mov	r0, r4
 800b36e:	4629      	mov	r1, r5
 800b370:	f7f5 fbcc 	bl	8000b0c <__aeabi_dcmplt>
 800b374:	b158      	cbz	r0, 800b38e <sqrt+0x4a>
 800b376:	f7fb ffe9 	bl	800734c <__errno>
 800b37a:	2321      	movs	r3, #33	; 0x21
 800b37c:	6003      	str	r3, [r0, #0]
 800b37e:	2200      	movs	r2, #0
 800b380:	2300      	movs	r3, #0
 800b382:	4610      	mov	r0, r2
 800b384:	4619      	mov	r1, r3
 800b386:	f7f5 fa79 	bl	800087c <__aeabi_ddiv>
 800b38a:	ec41 0b18 	vmov	d8, r0, r1
 800b38e:	eeb0 0a48 	vmov.f32	s0, s16
 800b392:	eef0 0a68 	vmov.f32	s1, s17
 800b396:	ecbd 8b02 	vpop	{d8}
 800b39a:	bd38      	pop	{r3, r4, r5, pc}
 800b39c:	0000      	movs	r0, r0
	...

0800b3a0 <cos>:
 800b3a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3a2:	ec53 2b10 	vmov	r2, r3, d0
 800b3a6:	4826      	ldr	r0, [pc, #152]	; (800b440 <cos+0xa0>)
 800b3a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b3ac:	4281      	cmp	r1, r0
 800b3ae:	dc06      	bgt.n	800b3be <cos+0x1e>
 800b3b0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b438 <cos+0x98>
 800b3b4:	b005      	add	sp, #20
 800b3b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3ba:	f000 b979 	b.w	800b6b0 <__kernel_cos>
 800b3be:	4821      	ldr	r0, [pc, #132]	; (800b444 <cos+0xa4>)
 800b3c0:	4281      	cmp	r1, r0
 800b3c2:	dd09      	ble.n	800b3d8 <cos+0x38>
 800b3c4:	ee10 0a10 	vmov	r0, s0
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	f7f4 ff75 	bl	80002b8 <__aeabi_dsub>
 800b3ce:	ec41 0b10 	vmov	d0, r0, r1
 800b3d2:	b005      	add	sp, #20
 800b3d4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b3d8:	4668      	mov	r0, sp
 800b3da:	f000 fbb9 	bl	800bb50 <__ieee754_rem_pio2>
 800b3de:	f000 0003 	and.w	r0, r0, #3
 800b3e2:	2801      	cmp	r0, #1
 800b3e4:	d00b      	beq.n	800b3fe <cos+0x5e>
 800b3e6:	2802      	cmp	r0, #2
 800b3e8:	d016      	beq.n	800b418 <cos+0x78>
 800b3ea:	b9e0      	cbnz	r0, 800b426 <cos+0x86>
 800b3ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b3f0:	ed9d 0b00 	vldr	d0, [sp]
 800b3f4:	f000 f95c 	bl	800b6b0 <__kernel_cos>
 800b3f8:	ec51 0b10 	vmov	r0, r1, d0
 800b3fc:	e7e7      	b.n	800b3ce <cos+0x2e>
 800b3fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b402:	ed9d 0b00 	vldr	d0, [sp]
 800b406:	f000 fa1b 	bl	800b840 <__kernel_sin>
 800b40a:	ec53 2b10 	vmov	r2, r3, d0
 800b40e:	ee10 0a10 	vmov	r0, s0
 800b412:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b416:	e7da      	b.n	800b3ce <cos+0x2e>
 800b418:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b41c:	ed9d 0b00 	vldr	d0, [sp]
 800b420:	f000 f946 	bl	800b6b0 <__kernel_cos>
 800b424:	e7f1      	b.n	800b40a <cos+0x6a>
 800b426:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b42a:	ed9d 0b00 	vldr	d0, [sp]
 800b42e:	2001      	movs	r0, #1
 800b430:	f000 fa06 	bl	800b840 <__kernel_sin>
 800b434:	e7e0      	b.n	800b3f8 <cos+0x58>
 800b436:	bf00      	nop
	...
 800b440:	3fe921fb 	.word	0x3fe921fb
 800b444:	7fefffff 	.word	0x7fefffff

0800b448 <sin>:
 800b448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b44a:	ec53 2b10 	vmov	r2, r3, d0
 800b44e:	4828      	ldr	r0, [pc, #160]	; (800b4f0 <sin+0xa8>)
 800b450:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b454:	4281      	cmp	r1, r0
 800b456:	dc07      	bgt.n	800b468 <sin+0x20>
 800b458:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b4e8 <sin+0xa0>
 800b45c:	2000      	movs	r0, #0
 800b45e:	b005      	add	sp, #20
 800b460:	f85d eb04 	ldr.w	lr, [sp], #4
 800b464:	f000 b9ec 	b.w	800b840 <__kernel_sin>
 800b468:	4822      	ldr	r0, [pc, #136]	; (800b4f4 <sin+0xac>)
 800b46a:	4281      	cmp	r1, r0
 800b46c:	dd09      	ble.n	800b482 <sin+0x3a>
 800b46e:	ee10 0a10 	vmov	r0, s0
 800b472:	4619      	mov	r1, r3
 800b474:	f7f4 ff20 	bl	80002b8 <__aeabi_dsub>
 800b478:	ec41 0b10 	vmov	d0, r0, r1
 800b47c:	b005      	add	sp, #20
 800b47e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b482:	4668      	mov	r0, sp
 800b484:	f000 fb64 	bl	800bb50 <__ieee754_rem_pio2>
 800b488:	f000 0003 	and.w	r0, r0, #3
 800b48c:	2801      	cmp	r0, #1
 800b48e:	d00c      	beq.n	800b4aa <sin+0x62>
 800b490:	2802      	cmp	r0, #2
 800b492:	d011      	beq.n	800b4b8 <sin+0x70>
 800b494:	b9f0      	cbnz	r0, 800b4d4 <sin+0x8c>
 800b496:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b49a:	ed9d 0b00 	vldr	d0, [sp]
 800b49e:	2001      	movs	r0, #1
 800b4a0:	f000 f9ce 	bl	800b840 <__kernel_sin>
 800b4a4:	ec51 0b10 	vmov	r0, r1, d0
 800b4a8:	e7e6      	b.n	800b478 <sin+0x30>
 800b4aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4ae:	ed9d 0b00 	vldr	d0, [sp]
 800b4b2:	f000 f8fd 	bl	800b6b0 <__kernel_cos>
 800b4b6:	e7f5      	b.n	800b4a4 <sin+0x5c>
 800b4b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4bc:	ed9d 0b00 	vldr	d0, [sp]
 800b4c0:	2001      	movs	r0, #1
 800b4c2:	f000 f9bd 	bl	800b840 <__kernel_sin>
 800b4c6:	ec53 2b10 	vmov	r2, r3, d0
 800b4ca:	ee10 0a10 	vmov	r0, s0
 800b4ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b4d2:	e7d1      	b.n	800b478 <sin+0x30>
 800b4d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4d8:	ed9d 0b00 	vldr	d0, [sp]
 800b4dc:	f000 f8e8 	bl	800b6b0 <__kernel_cos>
 800b4e0:	e7f1      	b.n	800b4c6 <sin+0x7e>
 800b4e2:	bf00      	nop
 800b4e4:	f3af 8000 	nop.w
	...
 800b4f0:	3fe921fb 	.word	0x3fe921fb
 800b4f4:	7fefffff 	.word	0x7fefffff

0800b4f8 <__ieee754_sqrt>:
 800b4f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4fc:	ec55 4b10 	vmov	r4, r5, d0
 800b500:	4e67      	ldr	r6, [pc, #412]	; (800b6a0 <__ieee754_sqrt+0x1a8>)
 800b502:	43ae      	bics	r6, r5
 800b504:	ee10 0a10 	vmov	r0, s0
 800b508:	ee10 2a10 	vmov	r2, s0
 800b50c:	4629      	mov	r1, r5
 800b50e:	462b      	mov	r3, r5
 800b510:	d10d      	bne.n	800b52e <__ieee754_sqrt+0x36>
 800b512:	f7f5 f889 	bl	8000628 <__aeabi_dmul>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	4620      	mov	r0, r4
 800b51c:	4629      	mov	r1, r5
 800b51e:	f7f4 fecd 	bl	80002bc <__adddf3>
 800b522:	4604      	mov	r4, r0
 800b524:	460d      	mov	r5, r1
 800b526:	ec45 4b10 	vmov	d0, r4, r5
 800b52a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52e:	2d00      	cmp	r5, #0
 800b530:	dc0b      	bgt.n	800b54a <__ieee754_sqrt+0x52>
 800b532:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b536:	4326      	orrs	r6, r4
 800b538:	d0f5      	beq.n	800b526 <__ieee754_sqrt+0x2e>
 800b53a:	b135      	cbz	r5, 800b54a <__ieee754_sqrt+0x52>
 800b53c:	f7f4 febc 	bl	80002b8 <__aeabi_dsub>
 800b540:	4602      	mov	r2, r0
 800b542:	460b      	mov	r3, r1
 800b544:	f7f5 f99a 	bl	800087c <__aeabi_ddiv>
 800b548:	e7eb      	b.n	800b522 <__ieee754_sqrt+0x2a>
 800b54a:	1509      	asrs	r1, r1, #20
 800b54c:	f000 808d 	beq.w	800b66a <__ieee754_sqrt+0x172>
 800b550:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b554:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b55c:	07c9      	lsls	r1, r1, #31
 800b55e:	bf5c      	itt	pl
 800b560:	005b      	lslpl	r3, r3, #1
 800b562:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b566:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b56a:	bf58      	it	pl
 800b56c:	0052      	lslpl	r2, r2, #1
 800b56e:	2500      	movs	r5, #0
 800b570:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b574:	1076      	asrs	r6, r6, #1
 800b576:	0052      	lsls	r2, r2, #1
 800b578:	f04f 0e16 	mov.w	lr, #22
 800b57c:	46ac      	mov	ip, r5
 800b57e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b582:	eb0c 0001 	add.w	r0, ip, r1
 800b586:	4298      	cmp	r0, r3
 800b588:	bfde      	ittt	le
 800b58a:	1a1b      	suble	r3, r3, r0
 800b58c:	eb00 0c01 	addle.w	ip, r0, r1
 800b590:	186d      	addle	r5, r5, r1
 800b592:	005b      	lsls	r3, r3, #1
 800b594:	f1be 0e01 	subs.w	lr, lr, #1
 800b598:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b59c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b5a0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b5a4:	d1ed      	bne.n	800b582 <__ieee754_sqrt+0x8a>
 800b5a6:	4674      	mov	r4, lr
 800b5a8:	2720      	movs	r7, #32
 800b5aa:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b5ae:	4563      	cmp	r3, ip
 800b5b0:	eb01 000e 	add.w	r0, r1, lr
 800b5b4:	dc02      	bgt.n	800b5bc <__ieee754_sqrt+0xc4>
 800b5b6:	d113      	bne.n	800b5e0 <__ieee754_sqrt+0xe8>
 800b5b8:	4290      	cmp	r0, r2
 800b5ba:	d811      	bhi.n	800b5e0 <__ieee754_sqrt+0xe8>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	eb00 0e01 	add.w	lr, r0, r1
 800b5c2:	da57      	bge.n	800b674 <__ieee754_sqrt+0x17c>
 800b5c4:	f1be 0f00 	cmp.w	lr, #0
 800b5c8:	db54      	blt.n	800b674 <__ieee754_sqrt+0x17c>
 800b5ca:	f10c 0801 	add.w	r8, ip, #1
 800b5ce:	eba3 030c 	sub.w	r3, r3, ip
 800b5d2:	4290      	cmp	r0, r2
 800b5d4:	bf88      	it	hi
 800b5d6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b5da:	1a12      	subs	r2, r2, r0
 800b5dc:	440c      	add	r4, r1
 800b5de:	46c4      	mov	ip, r8
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	3f01      	subs	r7, #1
 800b5e4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b5e8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b5ec:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b5f0:	d1dd      	bne.n	800b5ae <__ieee754_sqrt+0xb6>
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	d01b      	beq.n	800b62e <__ieee754_sqrt+0x136>
 800b5f6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b6a4 <__ieee754_sqrt+0x1ac>
 800b5fa:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b6a8 <__ieee754_sqrt+0x1b0>
 800b5fe:	e9da 0100 	ldrd	r0, r1, [sl]
 800b602:	e9db 2300 	ldrd	r2, r3, [fp]
 800b606:	f7f4 fe57 	bl	80002b8 <__aeabi_dsub>
 800b60a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b60e:	4602      	mov	r2, r0
 800b610:	460b      	mov	r3, r1
 800b612:	4640      	mov	r0, r8
 800b614:	4649      	mov	r1, r9
 800b616:	f7f5 fa83 	bl	8000b20 <__aeabi_dcmple>
 800b61a:	b140      	cbz	r0, 800b62e <__ieee754_sqrt+0x136>
 800b61c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b620:	e9da 0100 	ldrd	r0, r1, [sl]
 800b624:	e9db 2300 	ldrd	r2, r3, [fp]
 800b628:	d126      	bne.n	800b678 <__ieee754_sqrt+0x180>
 800b62a:	3501      	adds	r5, #1
 800b62c:	463c      	mov	r4, r7
 800b62e:	106a      	asrs	r2, r5, #1
 800b630:	0863      	lsrs	r3, r4, #1
 800b632:	07e9      	lsls	r1, r5, #31
 800b634:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b638:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b63c:	bf48      	it	mi
 800b63e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b642:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b646:	461c      	mov	r4, r3
 800b648:	e76d      	b.n	800b526 <__ieee754_sqrt+0x2e>
 800b64a:	0ad3      	lsrs	r3, r2, #11
 800b64c:	3815      	subs	r0, #21
 800b64e:	0552      	lsls	r2, r2, #21
 800b650:	2b00      	cmp	r3, #0
 800b652:	d0fa      	beq.n	800b64a <__ieee754_sqrt+0x152>
 800b654:	02dc      	lsls	r4, r3, #11
 800b656:	d50a      	bpl.n	800b66e <__ieee754_sqrt+0x176>
 800b658:	f1c1 0420 	rsb	r4, r1, #32
 800b65c:	fa22 f404 	lsr.w	r4, r2, r4
 800b660:	1e4d      	subs	r5, r1, #1
 800b662:	408a      	lsls	r2, r1
 800b664:	4323      	orrs	r3, r4
 800b666:	1b41      	subs	r1, r0, r5
 800b668:	e772      	b.n	800b550 <__ieee754_sqrt+0x58>
 800b66a:	4608      	mov	r0, r1
 800b66c:	e7f0      	b.n	800b650 <__ieee754_sqrt+0x158>
 800b66e:	005b      	lsls	r3, r3, #1
 800b670:	3101      	adds	r1, #1
 800b672:	e7ef      	b.n	800b654 <__ieee754_sqrt+0x15c>
 800b674:	46e0      	mov	r8, ip
 800b676:	e7aa      	b.n	800b5ce <__ieee754_sqrt+0xd6>
 800b678:	f7f4 fe20 	bl	80002bc <__adddf3>
 800b67c:	e9da 8900 	ldrd	r8, r9, [sl]
 800b680:	4602      	mov	r2, r0
 800b682:	460b      	mov	r3, r1
 800b684:	4640      	mov	r0, r8
 800b686:	4649      	mov	r1, r9
 800b688:	f7f5 fa40 	bl	8000b0c <__aeabi_dcmplt>
 800b68c:	b120      	cbz	r0, 800b698 <__ieee754_sqrt+0x1a0>
 800b68e:	1ca0      	adds	r0, r4, #2
 800b690:	bf08      	it	eq
 800b692:	3501      	addeq	r5, #1
 800b694:	3402      	adds	r4, #2
 800b696:	e7ca      	b.n	800b62e <__ieee754_sqrt+0x136>
 800b698:	3401      	adds	r4, #1
 800b69a:	f024 0401 	bic.w	r4, r4, #1
 800b69e:	e7c6      	b.n	800b62e <__ieee754_sqrt+0x136>
 800b6a0:	7ff00000 	.word	0x7ff00000
 800b6a4:	200001d8 	.word	0x200001d8
 800b6a8:	200001e0 	.word	0x200001e0
 800b6ac:	00000000 	.word	0x00000000

0800b6b0 <__kernel_cos>:
 800b6b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b4:	ec57 6b10 	vmov	r6, r7, d0
 800b6b8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b6bc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b6c0:	ed8d 1b00 	vstr	d1, [sp]
 800b6c4:	da07      	bge.n	800b6d6 <__kernel_cos+0x26>
 800b6c6:	ee10 0a10 	vmov	r0, s0
 800b6ca:	4639      	mov	r1, r7
 800b6cc:	f7f5 fa5c 	bl	8000b88 <__aeabi_d2iz>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f000 8088 	beq.w	800b7e6 <__kernel_cos+0x136>
 800b6d6:	4632      	mov	r2, r6
 800b6d8:	463b      	mov	r3, r7
 800b6da:	4630      	mov	r0, r6
 800b6dc:	4639      	mov	r1, r7
 800b6de:	f7f4 ffa3 	bl	8000628 <__aeabi_dmul>
 800b6e2:	4b51      	ldr	r3, [pc, #324]	; (800b828 <__kernel_cos+0x178>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	460d      	mov	r5, r1
 800b6ea:	f7f4 ff9d 	bl	8000628 <__aeabi_dmul>
 800b6ee:	a340      	add	r3, pc, #256	; (adr r3, 800b7f0 <__kernel_cos+0x140>)
 800b6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f4:	4682      	mov	sl, r0
 800b6f6:	468b      	mov	fp, r1
 800b6f8:	4620      	mov	r0, r4
 800b6fa:	4629      	mov	r1, r5
 800b6fc:	f7f4 ff94 	bl	8000628 <__aeabi_dmul>
 800b700:	a33d      	add	r3, pc, #244	; (adr r3, 800b7f8 <__kernel_cos+0x148>)
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	f7f4 fdd9 	bl	80002bc <__adddf3>
 800b70a:	4622      	mov	r2, r4
 800b70c:	462b      	mov	r3, r5
 800b70e:	f7f4 ff8b 	bl	8000628 <__aeabi_dmul>
 800b712:	a33b      	add	r3, pc, #236	; (adr r3, 800b800 <__kernel_cos+0x150>)
 800b714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b718:	f7f4 fdce 	bl	80002b8 <__aeabi_dsub>
 800b71c:	4622      	mov	r2, r4
 800b71e:	462b      	mov	r3, r5
 800b720:	f7f4 ff82 	bl	8000628 <__aeabi_dmul>
 800b724:	a338      	add	r3, pc, #224	; (adr r3, 800b808 <__kernel_cos+0x158>)
 800b726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72a:	f7f4 fdc7 	bl	80002bc <__adddf3>
 800b72e:	4622      	mov	r2, r4
 800b730:	462b      	mov	r3, r5
 800b732:	f7f4 ff79 	bl	8000628 <__aeabi_dmul>
 800b736:	a336      	add	r3, pc, #216	; (adr r3, 800b810 <__kernel_cos+0x160>)
 800b738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73c:	f7f4 fdbc 	bl	80002b8 <__aeabi_dsub>
 800b740:	4622      	mov	r2, r4
 800b742:	462b      	mov	r3, r5
 800b744:	f7f4 ff70 	bl	8000628 <__aeabi_dmul>
 800b748:	a333      	add	r3, pc, #204	; (adr r3, 800b818 <__kernel_cos+0x168>)
 800b74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74e:	f7f4 fdb5 	bl	80002bc <__adddf3>
 800b752:	4622      	mov	r2, r4
 800b754:	462b      	mov	r3, r5
 800b756:	f7f4 ff67 	bl	8000628 <__aeabi_dmul>
 800b75a:	4622      	mov	r2, r4
 800b75c:	462b      	mov	r3, r5
 800b75e:	f7f4 ff63 	bl	8000628 <__aeabi_dmul>
 800b762:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b766:	4604      	mov	r4, r0
 800b768:	460d      	mov	r5, r1
 800b76a:	4630      	mov	r0, r6
 800b76c:	4639      	mov	r1, r7
 800b76e:	f7f4 ff5b 	bl	8000628 <__aeabi_dmul>
 800b772:	460b      	mov	r3, r1
 800b774:	4602      	mov	r2, r0
 800b776:	4629      	mov	r1, r5
 800b778:	4620      	mov	r0, r4
 800b77a:	f7f4 fd9d 	bl	80002b8 <__aeabi_dsub>
 800b77e:	4b2b      	ldr	r3, [pc, #172]	; (800b82c <__kernel_cos+0x17c>)
 800b780:	4598      	cmp	r8, r3
 800b782:	4606      	mov	r6, r0
 800b784:	460f      	mov	r7, r1
 800b786:	dc10      	bgt.n	800b7aa <__kernel_cos+0xfa>
 800b788:	4602      	mov	r2, r0
 800b78a:	460b      	mov	r3, r1
 800b78c:	4650      	mov	r0, sl
 800b78e:	4659      	mov	r1, fp
 800b790:	f7f4 fd92 	bl	80002b8 <__aeabi_dsub>
 800b794:	460b      	mov	r3, r1
 800b796:	4926      	ldr	r1, [pc, #152]	; (800b830 <__kernel_cos+0x180>)
 800b798:	4602      	mov	r2, r0
 800b79a:	2000      	movs	r0, #0
 800b79c:	f7f4 fd8c 	bl	80002b8 <__aeabi_dsub>
 800b7a0:	ec41 0b10 	vmov	d0, r0, r1
 800b7a4:	b003      	add	sp, #12
 800b7a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7aa:	4b22      	ldr	r3, [pc, #136]	; (800b834 <__kernel_cos+0x184>)
 800b7ac:	4920      	ldr	r1, [pc, #128]	; (800b830 <__kernel_cos+0x180>)
 800b7ae:	4598      	cmp	r8, r3
 800b7b0:	bfcc      	ite	gt
 800b7b2:	4d21      	ldrgt	r5, [pc, #132]	; (800b838 <__kernel_cos+0x188>)
 800b7b4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b7b8:	2400      	movs	r4, #0
 800b7ba:	4622      	mov	r2, r4
 800b7bc:	462b      	mov	r3, r5
 800b7be:	2000      	movs	r0, #0
 800b7c0:	f7f4 fd7a 	bl	80002b8 <__aeabi_dsub>
 800b7c4:	4622      	mov	r2, r4
 800b7c6:	4680      	mov	r8, r0
 800b7c8:	4689      	mov	r9, r1
 800b7ca:	462b      	mov	r3, r5
 800b7cc:	4650      	mov	r0, sl
 800b7ce:	4659      	mov	r1, fp
 800b7d0:	f7f4 fd72 	bl	80002b8 <__aeabi_dsub>
 800b7d4:	4632      	mov	r2, r6
 800b7d6:	463b      	mov	r3, r7
 800b7d8:	f7f4 fd6e 	bl	80002b8 <__aeabi_dsub>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	460b      	mov	r3, r1
 800b7e0:	4640      	mov	r0, r8
 800b7e2:	4649      	mov	r1, r9
 800b7e4:	e7da      	b.n	800b79c <__kernel_cos+0xec>
 800b7e6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b820 <__kernel_cos+0x170>
 800b7ea:	e7db      	b.n	800b7a4 <__kernel_cos+0xf4>
 800b7ec:	f3af 8000 	nop.w
 800b7f0:	be8838d4 	.word	0xbe8838d4
 800b7f4:	bda8fae9 	.word	0xbda8fae9
 800b7f8:	bdb4b1c4 	.word	0xbdb4b1c4
 800b7fc:	3e21ee9e 	.word	0x3e21ee9e
 800b800:	809c52ad 	.word	0x809c52ad
 800b804:	3e927e4f 	.word	0x3e927e4f
 800b808:	19cb1590 	.word	0x19cb1590
 800b80c:	3efa01a0 	.word	0x3efa01a0
 800b810:	16c15177 	.word	0x16c15177
 800b814:	3f56c16c 	.word	0x3f56c16c
 800b818:	5555554c 	.word	0x5555554c
 800b81c:	3fa55555 	.word	0x3fa55555
 800b820:	00000000 	.word	0x00000000
 800b824:	3ff00000 	.word	0x3ff00000
 800b828:	3fe00000 	.word	0x3fe00000
 800b82c:	3fd33332 	.word	0x3fd33332
 800b830:	3ff00000 	.word	0x3ff00000
 800b834:	3fe90000 	.word	0x3fe90000
 800b838:	3fd20000 	.word	0x3fd20000
 800b83c:	00000000 	.word	0x00000000

0800b840 <__kernel_sin>:
 800b840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	ed2d 8b04 	vpush	{d8-d9}
 800b848:	eeb0 8a41 	vmov.f32	s16, s2
 800b84c:	eef0 8a61 	vmov.f32	s17, s3
 800b850:	ec55 4b10 	vmov	r4, r5, d0
 800b854:	b083      	sub	sp, #12
 800b856:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b85a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b85e:	9001      	str	r0, [sp, #4]
 800b860:	da06      	bge.n	800b870 <__kernel_sin+0x30>
 800b862:	ee10 0a10 	vmov	r0, s0
 800b866:	4629      	mov	r1, r5
 800b868:	f7f5 f98e 	bl	8000b88 <__aeabi_d2iz>
 800b86c:	2800      	cmp	r0, #0
 800b86e:	d051      	beq.n	800b914 <__kernel_sin+0xd4>
 800b870:	4622      	mov	r2, r4
 800b872:	462b      	mov	r3, r5
 800b874:	4620      	mov	r0, r4
 800b876:	4629      	mov	r1, r5
 800b878:	f7f4 fed6 	bl	8000628 <__aeabi_dmul>
 800b87c:	4682      	mov	sl, r0
 800b87e:	468b      	mov	fp, r1
 800b880:	4602      	mov	r2, r0
 800b882:	460b      	mov	r3, r1
 800b884:	4620      	mov	r0, r4
 800b886:	4629      	mov	r1, r5
 800b888:	f7f4 fece 	bl	8000628 <__aeabi_dmul>
 800b88c:	a341      	add	r3, pc, #260	; (adr r3, 800b994 <__kernel_sin+0x154>)
 800b88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b892:	4680      	mov	r8, r0
 800b894:	4689      	mov	r9, r1
 800b896:	4650      	mov	r0, sl
 800b898:	4659      	mov	r1, fp
 800b89a:	f7f4 fec5 	bl	8000628 <__aeabi_dmul>
 800b89e:	a33f      	add	r3, pc, #252	; (adr r3, 800b99c <__kernel_sin+0x15c>)
 800b8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a4:	f7f4 fd08 	bl	80002b8 <__aeabi_dsub>
 800b8a8:	4652      	mov	r2, sl
 800b8aa:	465b      	mov	r3, fp
 800b8ac:	f7f4 febc 	bl	8000628 <__aeabi_dmul>
 800b8b0:	a33c      	add	r3, pc, #240	; (adr r3, 800b9a4 <__kernel_sin+0x164>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	f7f4 fd01 	bl	80002bc <__adddf3>
 800b8ba:	4652      	mov	r2, sl
 800b8bc:	465b      	mov	r3, fp
 800b8be:	f7f4 feb3 	bl	8000628 <__aeabi_dmul>
 800b8c2:	a33a      	add	r3, pc, #232	; (adr r3, 800b9ac <__kernel_sin+0x16c>)
 800b8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c8:	f7f4 fcf6 	bl	80002b8 <__aeabi_dsub>
 800b8cc:	4652      	mov	r2, sl
 800b8ce:	465b      	mov	r3, fp
 800b8d0:	f7f4 feaa 	bl	8000628 <__aeabi_dmul>
 800b8d4:	a337      	add	r3, pc, #220	; (adr r3, 800b9b4 <__kernel_sin+0x174>)
 800b8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8da:	f7f4 fcef 	bl	80002bc <__adddf3>
 800b8de:	9b01      	ldr	r3, [sp, #4]
 800b8e0:	4606      	mov	r6, r0
 800b8e2:	460f      	mov	r7, r1
 800b8e4:	b9eb      	cbnz	r3, 800b922 <__kernel_sin+0xe2>
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	4659      	mov	r1, fp
 800b8ee:	f7f4 fe9b 	bl	8000628 <__aeabi_dmul>
 800b8f2:	a325      	add	r3, pc, #148	; (adr r3, 800b988 <__kernel_sin+0x148>)
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	f7f4 fcde 	bl	80002b8 <__aeabi_dsub>
 800b8fc:	4642      	mov	r2, r8
 800b8fe:	464b      	mov	r3, r9
 800b900:	f7f4 fe92 	bl	8000628 <__aeabi_dmul>
 800b904:	4602      	mov	r2, r0
 800b906:	460b      	mov	r3, r1
 800b908:	4620      	mov	r0, r4
 800b90a:	4629      	mov	r1, r5
 800b90c:	f7f4 fcd6 	bl	80002bc <__adddf3>
 800b910:	4604      	mov	r4, r0
 800b912:	460d      	mov	r5, r1
 800b914:	ec45 4b10 	vmov	d0, r4, r5
 800b918:	b003      	add	sp, #12
 800b91a:	ecbd 8b04 	vpop	{d8-d9}
 800b91e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b922:	4b1b      	ldr	r3, [pc, #108]	; (800b990 <__kernel_sin+0x150>)
 800b924:	ec51 0b18 	vmov	r0, r1, d8
 800b928:	2200      	movs	r2, #0
 800b92a:	f7f4 fe7d 	bl	8000628 <__aeabi_dmul>
 800b92e:	4632      	mov	r2, r6
 800b930:	ec41 0b19 	vmov	d9, r0, r1
 800b934:	463b      	mov	r3, r7
 800b936:	4640      	mov	r0, r8
 800b938:	4649      	mov	r1, r9
 800b93a:	f7f4 fe75 	bl	8000628 <__aeabi_dmul>
 800b93e:	4602      	mov	r2, r0
 800b940:	460b      	mov	r3, r1
 800b942:	ec51 0b19 	vmov	r0, r1, d9
 800b946:	f7f4 fcb7 	bl	80002b8 <__aeabi_dsub>
 800b94a:	4652      	mov	r2, sl
 800b94c:	465b      	mov	r3, fp
 800b94e:	f7f4 fe6b 	bl	8000628 <__aeabi_dmul>
 800b952:	ec53 2b18 	vmov	r2, r3, d8
 800b956:	f7f4 fcaf 	bl	80002b8 <__aeabi_dsub>
 800b95a:	a30b      	add	r3, pc, #44	; (adr r3, 800b988 <__kernel_sin+0x148>)
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	4606      	mov	r6, r0
 800b962:	460f      	mov	r7, r1
 800b964:	4640      	mov	r0, r8
 800b966:	4649      	mov	r1, r9
 800b968:	f7f4 fe5e 	bl	8000628 <__aeabi_dmul>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	4630      	mov	r0, r6
 800b972:	4639      	mov	r1, r7
 800b974:	f7f4 fca2 	bl	80002bc <__adddf3>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	4620      	mov	r0, r4
 800b97e:	4629      	mov	r1, r5
 800b980:	f7f4 fc9a 	bl	80002b8 <__aeabi_dsub>
 800b984:	e7c4      	b.n	800b910 <__kernel_sin+0xd0>
 800b986:	bf00      	nop
 800b988:	55555549 	.word	0x55555549
 800b98c:	3fc55555 	.word	0x3fc55555
 800b990:	3fe00000 	.word	0x3fe00000
 800b994:	5acfd57c 	.word	0x5acfd57c
 800b998:	3de5d93a 	.word	0x3de5d93a
 800b99c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b9a0:	3e5ae5e6 	.word	0x3e5ae5e6
 800b9a4:	57b1fe7d 	.word	0x57b1fe7d
 800b9a8:	3ec71de3 	.word	0x3ec71de3
 800b9ac:	19c161d5 	.word	0x19c161d5
 800b9b0:	3f2a01a0 	.word	0x3f2a01a0
 800b9b4:	1110f8a6 	.word	0x1110f8a6
 800b9b8:	3f811111 	.word	0x3f811111
 800b9bc:	00000000 	.word	0x00000000

0800b9c0 <__ieee754_atan2>:
 800b9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9c4:	ec57 6b11 	vmov	r6, r7, d1
 800b9c8:	4273      	negs	r3, r6
 800b9ca:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800bb48 <__ieee754_atan2+0x188>
 800b9ce:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b9d2:	4333      	orrs	r3, r6
 800b9d4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b9d8:	4543      	cmp	r3, r8
 800b9da:	ec51 0b10 	vmov	r0, r1, d0
 800b9de:	ee11 5a10 	vmov	r5, s2
 800b9e2:	d80a      	bhi.n	800b9fa <__ieee754_atan2+0x3a>
 800b9e4:	4244      	negs	r4, r0
 800b9e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b9ea:	4304      	orrs	r4, r0
 800b9ec:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b9f0:	4544      	cmp	r4, r8
 800b9f2:	ee10 9a10 	vmov	r9, s0
 800b9f6:	468e      	mov	lr, r1
 800b9f8:	d907      	bls.n	800ba0a <__ieee754_atan2+0x4a>
 800b9fa:	4632      	mov	r2, r6
 800b9fc:	463b      	mov	r3, r7
 800b9fe:	f7f4 fc5d 	bl	80002bc <__adddf3>
 800ba02:	ec41 0b10 	vmov	d0, r0, r1
 800ba06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba0a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ba0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ba12:	4334      	orrs	r4, r6
 800ba14:	d103      	bne.n	800ba1e <__ieee754_atan2+0x5e>
 800ba16:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba1a:	f000 baa1 	b.w	800bf60 <atan>
 800ba1e:	17bc      	asrs	r4, r7, #30
 800ba20:	f004 0402 	and.w	r4, r4, #2
 800ba24:	ea53 0909 	orrs.w	r9, r3, r9
 800ba28:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ba2c:	d107      	bne.n	800ba3e <__ieee754_atan2+0x7e>
 800ba2e:	2c02      	cmp	r4, #2
 800ba30:	d05f      	beq.n	800baf2 <__ieee754_atan2+0x132>
 800ba32:	2c03      	cmp	r4, #3
 800ba34:	d1e5      	bne.n	800ba02 <__ieee754_atan2+0x42>
 800ba36:	a140      	add	r1, pc, #256	; (adr r1, 800bb38 <__ieee754_atan2+0x178>)
 800ba38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba3c:	e7e1      	b.n	800ba02 <__ieee754_atan2+0x42>
 800ba3e:	4315      	orrs	r5, r2
 800ba40:	d106      	bne.n	800ba50 <__ieee754_atan2+0x90>
 800ba42:	f1be 0f00 	cmp.w	lr, #0
 800ba46:	da5f      	bge.n	800bb08 <__ieee754_atan2+0x148>
 800ba48:	a13d      	add	r1, pc, #244	; (adr r1, 800bb40 <__ieee754_atan2+0x180>)
 800ba4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba4e:	e7d8      	b.n	800ba02 <__ieee754_atan2+0x42>
 800ba50:	4542      	cmp	r2, r8
 800ba52:	d10f      	bne.n	800ba74 <__ieee754_atan2+0xb4>
 800ba54:	4293      	cmp	r3, r2
 800ba56:	f104 34ff 	add.w	r4, r4, #4294967295
 800ba5a:	d107      	bne.n	800ba6c <__ieee754_atan2+0xac>
 800ba5c:	2c02      	cmp	r4, #2
 800ba5e:	d84c      	bhi.n	800bafa <__ieee754_atan2+0x13a>
 800ba60:	4b33      	ldr	r3, [pc, #204]	; (800bb30 <__ieee754_atan2+0x170>)
 800ba62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ba66:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ba6a:	e7ca      	b.n	800ba02 <__ieee754_atan2+0x42>
 800ba6c:	2c02      	cmp	r4, #2
 800ba6e:	d848      	bhi.n	800bb02 <__ieee754_atan2+0x142>
 800ba70:	4b30      	ldr	r3, [pc, #192]	; (800bb34 <__ieee754_atan2+0x174>)
 800ba72:	e7f6      	b.n	800ba62 <__ieee754_atan2+0xa2>
 800ba74:	4543      	cmp	r3, r8
 800ba76:	d0e4      	beq.n	800ba42 <__ieee754_atan2+0x82>
 800ba78:	1a9b      	subs	r3, r3, r2
 800ba7a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800ba7e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ba82:	da1e      	bge.n	800bac2 <__ieee754_atan2+0x102>
 800ba84:	2f00      	cmp	r7, #0
 800ba86:	da01      	bge.n	800ba8c <__ieee754_atan2+0xcc>
 800ba88:	323c      	adds	r2, #60	; 0x3c
 800ba8a:	db1e      	blt.n	800baca <__ieee754_atan2+0x10a>
 800ba8c:	4632      	mov	r2, r6
 800ba8e:	463b      	mov	r3, r7
 800ba90:	f7f4 fef4 	bl	800087c <__aeabi_ddiv>
 800ba94:	ec41 0b10 	vmov	d0, r0, r1
 800ba98:	f000 fc02 	bl	800c2a0 <fabs>
 800ba9c:	f000 fa60 	bl	800bf60 <atan>
 800baa0:	ec51 0b10 	vmov	r0, r1, d0
 800baa4:	2c01      	cmp	r4, #1
 800baa6:	d013      	beq.n	800bad0 <__ieee754_atan2+0x110>
 800baa8:	2c02      	cmp	r4, #2
 800baaa:	d015      	beq.n	800bad8 <__ieee754_atan2+0x118>
 800baac:	2c00      	cmp	r4, #0
 800baae:	d0a8      	beq.n	800ba02 <__ieee754_atan2+0x42>
 800bab0:	a317      	add	r3, pc, #92	; (adr r3, 800bb10 <__ieee754_atan2+0x150>)
 800bab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab6:	f7f4 fbff 	bl	80002b8 <__aeabi_dsub>
 800baba:	a317      	add	r3, pc, #92	; (adr r3, 800bb18 <__ieee754_atan2+0x158>)
 800babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac0:	e014      	b.n	800baec <__ieee754_atan2+0x12c>
 800bac2:	a117      	add	r1, pc, #92	; (adr r1, 800bb20 <__ieee754_atan2+0x160>)
 800bac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bac8:	e7ec      	b.n	800baa4 <__ieee754_atan2+0xe4>
 800baca:	2000      	movs	r0, #0
 800bacc:	2100      	movs	r1, #0
 800bace:	e7e9      	b.n	800baa4 <__ieee754_atan2+0xe4>
 800bad0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bad4:	4619      	mov	r1, r3
 800bad6:	e794      	b.n	800ba02 <__ieee754_atan2+0x42>
 800bad8:	a30d      	add	r3, pc, #52	; (adr r3, 800bb10 <__ieee754_atan2+0x150>)
 800bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bade:	f7f4 fbeb 	bl	80002b8 <__aeabi_dsub>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	a10c      	add	r1, pc, #48	; (adr r1, 800bb18 <__ieee754_atan2+0x158>)
 800bae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baec:	f7f4 fbe4 	bl	80002b8 <__aeabi_dsub>
 800baf0:	e787      	b.n	800ba02 <__ieee754_atan2+0x42>
 800baf2:	a109      	add	r1, pc, #36	; (adr r1, 800bb18 <__ieee754_atan2+0x158>)
 800baf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baf8:	e783      	b.n	800ba02 <__ieee754_atan2+0x42>
 800bafa:	a10b      	add	r1, pc, #44	; (adr r1, 800bb28 <__ieee754_atan2+0x168>)
 800bafc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb00:	e77f      	b.n	800ba02 <__ieee754_atan2+0x42>
 800bb02:	2000      	movs	r0, #0
 800bb04:	2100      	movs	r1, #0
 800bb06:	e77c      	b.n	800ba02 <__ieee754_atan2+0x42>
 800bb08:	a105      	add	r1, pc, #20	; (adr r1, 800bb20 <__ieee754_atan2+0x160>)
 800bb0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb0e:	e778      	b.n	800ba02 <__ieee754_atan2+0x42>
 800bb10:	33145c07 	.word	0x33145c07
 800bb14:	3ca1a626 	.word	0x3ca1a626
 800bb18:	54442d18 	.word	0x54442d18
 800bb1c:	400921fb 	.word	0x400921fb
 800bb20:	54442d18 	.word	0x54442d18
 800bb24:	3ff921fb 	.word	0x3ff921fb
 800bb28:	54442d18 	.word	0x54442d18
 800bb2c:	3fe921fb 	.word	0x3fe921fb
 800bb30:	0800d038 	.word	0x0800d038
 800bb34:	0800d050 	.word	0x0800d050
 800bb38:	54442d18 	.word	0x54442d18
 800bb3c:	c00921fb 	.word	0xc00921fb
 800bb40:	54442d18 	.word	0x54442d18
 800bb44:	bff921fb 	.word	0xbff921fb
 800bb48:	7ff00000 	.word	0x7ff00000
 800bb4c:	00000000 	.word	0x00000000

0800bb50 <__ieee754_rem_pio2>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	ed2d 8b02 	vpush	{d8}
 800bb58:	ec55 4b10 	vmov	r4, r5, d0
 800bb5c:	4bca      	ldr	r3, [pc, #808]	; (800be88 <__ieee754_rem_pio2+0x338>)
 800bb5e:	b08b      	sub	sp, #44	; 0x2c
 800bb60:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bb64:	4598      	cmp	r8, r3
 800bb66:	4682      	mov	sl, r0
 800bb68:	9502      	str	r5, [sp, #8]
 800bb6a:	dc08      	bgt.n	800bb7e <__ieee754_rem_pio2+0x2e>
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	2300      	movs	r3, #0
 800bb70:	ed80 0b00 	vstr	d0, [r0]
 800bb74:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bb78:	f04f 0b00 	mov.w	fp, #0
 800bb7c:	e028      	b.n	800bbd0 <__ieee754_rem_pio2+0x80>
 800bb7e:	4bc3      	ldr	r3, [pc, #780]	; (800be8c <__ieee754_rem_pio2+0x33c>)
 800bb80:	4598      	cmp	r8, r3
 800bb82:	dc78      	bgt.n	800bc76 <__ieee754_rem_pio2+0x126>
 800bb84:	9b02      	ldr	r3, [sp, #8]
 800bb86:	4ec2      	ldr	r6, [pc, #776]	; (800be90 <__ieee754_rem_pio2+0x340>)
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	ee10 0a10 	vmov	r0, s0
 800bb8e:	a3b0      	add	r3, pc, #704	; (adr r3, 800be50 <__ieee754_rem_pio2+0x300>)
 800bb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb94:	4629      	mov	r1, r5
 800bb96:	dd39      	ble.n	800bc0c <__ieee754_rem_pio2+0xbc>
 800bb98:	f7f4 fb8e 	bl	80002b8 <__aeabi_dsub>
 800bb9c:	45b0      	cmp	r8, r6
 800bb9e:	4604      	mov	r4, r0
 800bba0:	460d      	mov	r5, r1
 800bba2:	d01b      	beq.n	800bbdc <__ieee754_rem_pio2+0x8c>
 800bba4:	a3ac      	add	r3, pc, #688	; (adr r3, 800be58 <__ieee754_rem_pio2+0x308>)
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f7f4 fb85 	bl	80002b8 <__aeabi_dsub>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	e9ca 2300 	strd	r2, r3, [sl]
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	4629      	mov	r1, r5
 800bbba:	f7f4 fb7d 	bl	80002b8 <__aeabi_dsub>
 800bbbe:	a3a6      	add	r3, pc, #664	; (adr r3, 800be58 <__ieee754_rem_pio2+0x308>)
 800bbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc4:	f7f4 fb78 	bl	80002b8 <__aeabi_dsub>
 800bbc8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bbcc:	f04f 0b01 	mov.w	fp, #1
 800bbd0:	4658      	mov	r0, fp
 800bbd2:	b00b      	add	sp, #44	; 0x2c
 800bbd4:	ecbd 8b02 	vpop	{d8}
 800bbd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbdc:	a3a0      	add	r3, pc, #640	; (adr r3, 800be60 <__ieee754_rem_pio2+0x310>)
 800bbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe2:	f7f4 fb69 	bl	80002b8 <__aeabi_dsub>
 800bbe6:	a3a0      	add	r3, pc, #640	; (adr r3, 800be68 <__ieee754_rem_pio2+0x318>)
 800bbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbec:	4604      	mov	r4, r0
 800bbee:	460d      	mov	r5, r1
 800bbf0:	f7f4 fb62 	bl	80002b8 <__aeabi_dsub>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	e9ca 2300 	strd	r2, r3, [sl]
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	f7f4 fb5a 	bl	80002b8 <__aeabi_dsub>
 800bc04:	a398      	add	r3, pc, #608	; (adr r3, 800be68 <__ieee754_rem_pio2+0x318>)
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	e7db      	b.n	800bbc4 <__ieee754_rem_pio2+0x74>
 800bc0c:	f7f4 fb56 	bl	80002bc <__adddf3>
 800bc10:	45b0      	cmp	r8, r6
 800bc12:	4604      	mov	r4, r0
 800bc14:	460d      	mov	r5, r1
 800bc16:	d016      	beq.n	800bc46 <__ieee754_rem_pio2+0xf6>
 800bc18:	a38f      	add	r3, pc, #572	; (adr r3, 800be58 <__ieee754_rem_pio2+0x308>)
 800bc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1e:	f7f4 fb4d 	bl	80002bc <__adddf3>
 800bc22:	4602      	mov	r2, r0
 800bc24:	460b      	mov	r3, r1
 800bc26:	e9ca 2300 	strd	r2, r3, [sl]
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	f7f4 fb43 	bl	80002b8 <__aeabi_dsub>
 800bc32:	a389      	add	r3, pc, #548	; (adr r3, 800be58 <__ieee754_rem_pio2+0x308>)
 800bc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc38:	f7f4 fb40 	bl	80002bc <__adddf3>
 800bc3c:	f04f 3bff 	mov.w	fp, #4294967295
 800bc40:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc44:	e7c4      	b.n	800bbd0 <__ieee754_rem_pio2+0x80>
 800bc46:	a386      	add	r3, pc, #536	; (adr r3, 800be60 <__ieee754_rem_pio2+0x310>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	f7f4 fb36 	bl	80002bc <__adddf3>
 800bc50:	a385      	add	r3, pc, #532	; (adr r3, 800be68 <__ieee754_rem_pio2+0x318>)
 800bc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc56:	4604      	mov	r4, r0
 800bc58:	460d      	mov	r5, r1
 800bc5a:	f7f4 fb2f 	bl	80002bc <__adddf3>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	460b      	mov	r3, r1
 800bc62:	e9ca 2300 	strd	r2, r3, [sl]
 800bc66:	4620      	mov	r0, r4
 800bc68:	4629      	mov	r1, r5
 800bc6a:	f7f4 fb25 	bl	80002b8 <__aeabi_dsub>
 800bc6e:	a37e      	add	r3, pc, #504	; (adr r3, 800be68 <__ieee754_rem_pio2+0x318>)
 800bc70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc74:	e7e0      	b.n	800bc38 <__ieee754_rem_pio2+0xe8>
 800bc76:	4b87      	ldr	r3, [pc, #540]	; (800be94 <__ieee754_rem_pio2+0x344>)
 800bc78:	4598      	cmp	r8, r3
 800bc7a:	f300 80d8 	bgt.w	800be2e <__ieee754_rem_pio2+0x2de>
 800bc7e:	f000 fb0f 	bl	800c2a0 <fabs>
 800bc82:	ec55 4b10 	vmov	r4, r5, d0
 800bc86:	ee10 0a10 	vmov	r0, s0
 800bc8a:	a379      	add	r3, pc, #484	; (adr r3, 800be70 <__ieee754_rem_pio2+0x320>)
 800bc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc90:	4629      	mov	r1, r5
 800bc92:	f7f4 fcc9 	bl	8000628 <__aeabi_dmul>
 800bc96:	4b80      	ldr	r3, [pc, #512]	; (800be98 <__ieee754_rem_pio2+0x348>)
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f7f4 fb0f 	bl	80002bc <__adddf3>
 800bc9e:	f7f4 ff73 	bl	8000b88 <__aeabi_d2iz>
 800bca2:	4683      	mov	fp, r0
 800bca4:	f7f4 fc56 	bl	8000554 <__aeabi_i2d>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	460b      	mov	r3, r1
 800bcac:	ec43 2b18 	vmov	d8, r2, r3
 800bcb0:	a367      	add	r3, pc, #412	; (adr r3, 800be50 <__ieee754_rem_pio2+0x300>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 fcb7 	bl	8000628 <__aeabi_dmul>
 800bcba:	4602      	mov	r2, r0
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	f7f4 faf9 	bl	80002b8 <__aeabi_dsub>
 800bcc6:	a364      	add	r3, pc, #400	; (adr r3, 800be58 <__ieee754_rem_pio2+0x308>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	4606      	mov	r6, r0
 800bcce:	460f      	mov	r7, r1
 800bcd0:	ec51 0b18 	vmov	r0, r1, d8
 800bcd4:	f7f4 fca8 	bl	8000628 <__aeabi_dmul>
 800bcd8:	f1bb 0f1f 	cmp.w	fp, #31
 800bcdc:	4604      	mov	r4, r0
 800bcde:	460d      	mov	r5, r1
 800bce0:	dc0d      	bgt.n	800bcfe <__ieee754_rem_pio2+0x1ae>
 800bce2:	4b6e      	ldr	r3, [pc, #440]	; (800be9c <__ieee754_rem_pio2+0x34c>)
 800bce4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcec:	4543      	cmp	r3, r8
 800bcee:	d006      	beq.n	800bcfe <__ieee754_rem_pio2+0x1ae>
 800bcf0:	4622      	mov	r2, r4
 800bcf2:	462b      	mov	r3, r5
 800bcf4:	4630      	mov	r0, r6
 800bcf6:	4639      	mov	r1, r7
 800bcf8:	f7f4 fade 	bl	80002b8 <__aeabi_dsub>
 800bcfc:	e00e      	b.n	800bd1c <__ieee754_rem_pio2+0x1cc>
 800bcfe:	462b      	mov	r3, r5
 800bd00:	4622      	mov	r2, r4
 800bd02:	4630      	mov	r0, r6
 800bd04:	4639      	mov	r1, r7
 800bd06:	f7f4 fad7 	bl	80002b8 <__aeabi_dsub>
 800bd0a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd0e:	9303      	str	r3, [sp, #12]
 800bd10:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd14:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bd18:	2b10      	cmp	r3, #16
 800bd1a:	dc02      	bgt.n	800bd22 <__ieee754_rem_pio2+0x1d2>
 800bd1c:	e9ca 0100 	strd	r0, r1, [sl]
 800bd20:	e039      	b.n	800bd96 <__ieee754_rem_pio2+0x246>
 800bd22:	a34f      	add	r3, pc, #316	; (adr r3, 800be60 <__ieee754_rem_pio2+0x310>)
 800bd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd28:	ec51 0b18 	vmov	r0, r1, d8
 800bd2c:	f7f4 fc7c 	bl	8000628 <__aeabi_dmul>
 800bd30:	4604      	mov	r4, r0
 800bd32:	460d      	mov	r5, r1
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	4630      	mov	r0, r6
 800bd3a:	4639      	mov	r1, r7
 800bd3c:	f7f4 fabc 	bl	80002b8 <__aeabi_dsub>
 800bd40:	4602      	mov	r2, r0
 800bd42:	460b      	mov	r3, r1
 800bd44:	4680      	mov	r8, r0
 800bd46:	4689      	mov	r9, r1
 800bd48:	4630      	mov	r0, r6
 800bd4a:	4639      	mov	r1, r7
 800bd4c:	f7f4 fab4 	bl	80002b8 <__aeabi_dsub>
 800bd50:	4622      	mov	r2, r4
 800bd52:	462b      	mov	r3, r5
 800bd54:	f7f4 fab0 	bl	80002b8 <__aeabi_dsub>
 800bd58:	a343      	add	r3, pc, #268	; (adr r3, 800be68 <__ieee754_rem_pio2+0x318>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	4604      	mov	r4, r0
 800bd60:	460d      	mov	r5, r1
 800bd62:	ec51 0b18 	vmov	r0, r1, d8
 800bd66:	f7f4 fc5f 	bl	8000628 <__aeabi_dmul>
 800bd6a:	4622      	mov	r2, r4
 800bd6c:	462b      	mov	r3, r5
 800bd6e:	f7f4 faa3 	bl	80002b8 <__aeabi_dsub>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	4604      	mov	r4, r0
 800bd78:	460d      	mov	r5, r1
 800bd7a:	4640      	mov	r0, r8
 800bd7c:	4649      	mov	r1, r9
 800bd7e:	f7f4 fa9b 	bl	80002b8 <__aeabi_dsub>
 800bd82:	9a03      	ldr	r2, [sp, #12]
 800bd84:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd88:	1ad3      	subs	r3, r2, r3
 800bd8a:	2b31      	cmp	r3, #49	; 0x31
 800bd8c:	dc24      	bgt.n	800bdd8 <__ieee754_rem_pio2+0x288>
 800bd8e:	e9ca 0100 	strd	r0, r1, [sl]
 800bd92:	4646      	mov	r6, r8
 800bd94:	464f      	mov	r7, r9
 800bd96:	e9da 8900 	ldrd	r8, r9, [sl]
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	4642      	mov	r2, r8
 800bd9e:	464b      	mov	r3, r9
 800bda0:	4639      	mov	r1, r7
 800bda2:	f7f4 fa89 	bl	80002b8 <__aeabi_dsub>
 800bda6:	462b      	mov	r3, r5
 800bda8:	4622      	mov	r2, r4
 800bdaa:	f7f4 fa85 	bl	80002b8 <__aeabi_dsub>
 800bdae:	9b02      	ldr	r3, [sp, #8]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bdb6:	f6bf af0b 	bge.w	800bbd0 <__ieee754_rem_pio2+0x80>
 800bdba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdbe:	f8ca 3004 	str.w	r3, [sl, #4]
 800bdc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdc6:	f8ca 8000 	str.w	r8, [sl]
 800bdca:	f8ca 0008 	str.w	r0, [sl, #8]
 800bdce:	f8ca 300c 	str.w	r3, [sl, #12]
 800bdd2:	f1cb 0b00 	rsb	fp, fp, #0
 800bdd6:	e6fb      	b.n	800bbd0 <__ieee754_rem_pio2+0x80>
 800bdd8:	a327      	add	r3, pc, #156	; (adr r3, 800be78 <__ieee754_rem_pio2+0x328>)
 800bdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdde:	ec51 0b18 	vmov	r0, r1, d8
 800bde2:	f7f4 fc21 	bl	8000628 <__aeabi_dmul>
 800bde6:	4604      	mov	r4, r0
 800bde8:	460d      	mov	r5, r1
 800bdea:	4602      	mov	r2, r0
 800bdec:	460b      	mov	r3, r1
 800bdee:	4640      	mov	r0, r8
 800bdf0:	4649      	mov	r1, r9
 800bdf2:	f7f4 fa61 	bl	80002b8 <__aeabi_dsub>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	4640      	mov	r0, r8
 800be00:	4649      	mov	r1, r9
 800be02:	f7f4 fa59 	bl	80002b8 <__aeabi_dsub>
 800be06:	4622      	mov	r2, r4
 800be08:	462b      	mov	r3, r5
 800be0a:	f7f4 fa55 	bl	80002b8 <__aeabi_dsub>
 800be0e:	a31c      	add	r3, pc, #112	; (adr r3, 800be80 <__ieee754_rem_pio2+0x330>)
 800be10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be14:	4604      	mov	r4, r0
 800be16:	460d      	mov	r5, r1
 800be18:	ec51 0b18 	vmov	r0, r1, d8
 800be1c:	f7f4 fc04 	bl	8000628 <__aeabi_dmul>
 800be20:	4622      	mov	r2, r4
 800be22:	462b      	mov	r3, r5
 800be24:	f7f4 fa48 	bl	80002b8 <__aeabi_dsub>
 800be28:	4604      	mov	r4, r0
 800be2a:	460d      	mov	r5, r1
 800be2c:	e760      	b.n	800bcf0 <__ieee754_rem_pio2+0x1a0>
 800be2e:	4b1c      	ldr	r3, [pc, #112]	; (800bea0 <__ieee754_rem_pio2+0x350>)
 800be30:	4598      	cmp	r8, r3
 800be32:	dd37      	ble.n	800bea4 <__ieee754_rem_pio2+0x354>
 800be34:	ee10 2a10 	vmov	r2, s0
 800be38:	462b      	mov	r3, r5
 800be3a:	4620      	mov	r0, r4
 800be3c:	4629      	mov	r1, r5
 800be3e:	f7f4 fa3b 	bl	80002b8 <__aeabi_dsub>
 800be42:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be46:	e9ca 0100 	strd	r0, r1, [sl]
 800be4a:	e695      	b.n	800bb78 <__ieee754_rem_pio2+0x28>
 800be4c:	f3af 8000 	nop.w
 800be50:	54400000 	.word	0x54400000
 800be54:	3ff921fb 	.word	0x3ff921fb
 800be58:	1a626331 	.word	0x1a626331
 800be5c:	3dd0b461 	.word	0x3dd0b461
 800be60:	1a600000 	.word	0x1a600000
 800be64:	3dd0b461 	.word	0x3dd0b461
 800be68:	2e037073 	.word	0x2e037073
 800be6c:	3ba3198a 	.word	0x3ba3198a
 800be70:	6dc9c883 	.word	0x6dc9c883
 800be74:	3fe45f30 	.word	0x3fe45f30
 800be78:	2e000000 	.word	0x2e000000
 800be7c:	3ba3198a 	.word	0x3ba3198a
 800be80:	252049c1 	.word	0x252049c1
 800be84:	397b839a 	.word	0x397b839a
 800be88:	3fe921fb 	.word	0x3fe921fb
 800be8c:	4002d97b 	.word	0x4002d97b
 800be90:	3ff921fb 	.word	0x3ff921fb
 800be94:	413921fb 	.word	0x413921fb
 800be98:	3fe00000 	.word	0x3fe00000
 800be9c:	0800d068 	.word	0x0800d068
 800bea0:	7fefffff 	.word	0x7fefffff
 800bea4:	ea4f 5628 	mov.w	r6, r8, asr #20
 800bea8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800beac:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800beb0:	4620      	mov	r0, r4
 800beb2:	460d      	mov	r5, r1
 800beb4:	f7f4 fe68 	bl	8000b88 <__aeabi_d2iz>
 800beb8:	f7f4 fb4c 	bl	8000554 <__aeabi_i2d>
 800bebc:	4602      	mov	r2, r0
 800bebe:	460b      	mov	r3, r1
 800bec0:	4620      	mov	r0, r4
 800bec2:	4629      	mov	r1, r5
 800bec4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bec8:	f7f4 f9f6 	bl	80002b8 <__aeabi_dsub>
 800becc:	4b21      	ldr	r3, [pc, #132]	; (800bf54 <__ieee754_rem_pio2+0x404>)
 800bece:	2200      	movs	r2, #0
 800bed0:	f7f4 fbaa 	bl	8000628 <__aeabi_dmul>
 800bed4:	460d      	mov	r5, r1
 800bed6:	4604      	mov	r4, r0
 800bed8:	f7f4 fe56 	bl	8000b88 <__aeabi_d2iz>
 800bedc:	f7f4 fb3a 	bl	8000554 <__aeabi_i2d>
 800bee0:	4602      	mov	r2, r0
 800bee2:	460b      	mov	r3, r1
 800bee4:	4620      	mov	r0, r4
 800bee6:	4629      	mov	r1, r5
 800bee8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800beec:	f7f4 f9e4 	bl	80002b8 <__aeabi_dsub>
 800bef0:	4b18      	ldr	r3, [pc, #96]	; (800bf54 <__ieee754_rem_pio2+0x404>)
 800bef2:	2200      	movs	r2, #0
 800bef4:	f7f4 fb98 	bl	8000628 <__aeabi_dmul>
 800bef8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800befc:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800bf00:	2703      	movs	r7, #3
 800bf02:	2400      	movs	r4, #0
 800bf04:	2500      	movs	r5, #0
 800bf06:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800bf0a:	4622      	mov	r2, r4
 800bf0c:	462b      	mov	r3, r5
 800bf0e:	46b9      	mov	r9, r7
 800bf10:	3f01      	subs	r7, #1
 800bf12:	f7f4 fdf1 	bl	8000af8 <__aeabi_dcmpeq>
 800bf16:	2800      	cmp	r0, #0
 800bf18:	d1f5      	bne.n	800bf06 <__ieee754_rem_pio2+0x3b6>
 800bf1a:	4b0f      	ldr	r3, [pc, #60]	; (800bf58 <__ieee754_rem_pio2+0x408>)
 800bf1c:	9301      	str	r3, [sp, #4]
 800bf1e:	2302      	movs	r3, #2
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	4632      	mov	r2, r6
 800bf24:	464b      	mov	r3, r9
 800bf26:	4651      	mov	r1, sl
 800bf28:	a804      	add	r0, sp, #16
 800bf2a:	f000 f9c5 	bl	800c2b8 <__kernel_rem_pio2>
 800bf2e:	9b02      	ldr	r3, [sp, #8]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	4683      	mov	fp, r0
 800bf34:	f6bf ae4c 	bge.w	800bbd0 <__ieee754_rem_pio2+0x80>
 800bf38:	e9da 2100 	ldrd	r2, r1, [sl]
 800bf3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf40:	e9ca 2300 	strd	r2, r3, [sl]
 800bf44:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bf48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf4c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bf50:	e73f      	b.n	800bdd2 <__ieee754_rem_pio2+0x282>
 800bf52:	bf00      	nop
 800bf54:	41700000 	.word	0x41700000
 800bf58:	0800d0e8 	.word	0x0800d0e8
 800bf5c:	00000000 	.word	0x00000000

0800bf60 <atan>:
 800bf60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf64:	ec55 4b10 	vmov	r4, r5, d0
 800bf68:	4bc3      	ldr	r3, [pc, #780]	; (800c278 <atan+0x318>)
 800bf6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bf6e:	429e      	cmp	r6, r3
 800bf70:	46ab      	mov	fp, r5
 800bf72:	dd18      	ble.n	800bfa6 <atan+0x46>
 800bf74:	4bc1      	ldr	r3, [pc, #772]	; (800c27c <atan+0x31c>)
 800bf76:	429e      	cmp	r6, r3
 800bf78:	dc01      	bgt.n	800bf7e <atan+0x1e>
 800bf7a:	d109      	bne.n	800bf90 <atan+0x30>
 800bf7c:	b144      	cbz	r4, 800bf90 <atan+0x30>
 800bf7e:	4622      	mov	r2, r4
 800bf80:	462b      	mov	r3, r5
 800bf82:	4620      	mov	r0, r4
 800bf84:	4629      	mov	r1, r5
 800bf86:	f7f4 f999 	bl	80002bc <__adddf3>
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	460d      	mov	r5, r1
 800bf8e:	e006      	b.n	800bf9e <atan+0x3e>
 800bf90:	f1bb 0f00 	cmp.w	fp, #0
 800bf94:	f300 8131 	bgt.w	800c1fa <atan+0x29a>
 800bf98:	a59b      	add	r5, pc, #620	; (adr r5, 800c208 <atan+0x2a8>)
 800bf9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf9e:	ec45 4b10 	vmov	d0, r4, r5
 800bfa2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfa6:	4bb6      	ldr	r3, [pc, #728]	; (800c280 <atan+0x320>)
 800bfa8:	429e      	cmp	r6, r3
 800bfaa:	dc14      	bgt.n	800bfd6 <atan+0x76>
 800bfac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bfb0:	429e      	cmp	r6, r3
 800bfb2:	dc0d      	bgt.n	800bfd0 <atan+0x70>
 800bfb4:	a396      	add	r3, pc, #600	; (adr r3, 800c210 <atan+0x2b0>)
 800bfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfba:	ee10 0a10 	vmov	r0, s0
 800bfbe:	4629      	mov	r1, r5
 800bfc0:	f7f4 f97c 	bl	80002bc <__adddf3>
 800bfc4:	4baf      	ldr	r3, [pc, #700]	; (800c284 <atan+0x324>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f7f4 fdbe 	bl	8000b48 <__aeabi_dcmpgt>
 800bfcc:	2800      	cmp	r0, #0
 800bfce:	d1e6      	bne.n	800bf9e <atan+0x3e>
 800bfd0:	f04f 3aff 	mov.w	sl, #4294967295
 800bfd4:	e02b      	b.n	800c02e <atan+0xce>
 800bfd6:	f000 f963 	bl	800c2a0 <fabs>
 800bfda:	4bab      	ldr	r3, [pc, #684]	; (800c288 <atan+0x328>)
 800bfdc:	429e      	cmp	r6, r3
 800bfde:	ec55 4b10 	vmov	r4, r5, d0
 800bfe2:	f300 80bf 	bgt.w	800c164 <atan+0x204>
 800bfe6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bfea:	429e      	cmp	r6, r3
 800bfec:	f300 80a0 	bgt.w	800c130 <atan+0x1d0>
 800bff0:	ee10 2a10 	vmov	r2, s0
 800bff4:	ee10 0a10 	vmov	r0, s0
 800bff8:	462b      	mov	r3, r5
 800bffa:	4629      	mov	r1, r5
 800bffc:	f7f4 f95e 	bl	80002bc <__adddf3>
 800c000:	4ba0      	ldr	r3, [pc, #640]	; (800c284 <atan+0x324>)
 800c002:	2200      	movs	r2, #0
 800c004:	f7f4 f958 	bl	80002b8 <__aeabi_dsub>
 800c008:	2200      	movs	r2, #0
 800c00a:	4606      	mov	r6, r0
 800c00c:	460f      	mov	r7, r1
 800c00e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c012:	4620      	mov	r0, r4
 800c014:	4629      	mov	r1, r5
 800c016:	f7f4 f951 	bl	80002bc <__adddf3>
 800c01a:	4602      	mov	r2, r0
 800c01c:	460b      	mov	r3, r1
 800c01e:	4630      	mov	r0, r6
 800c020:	4639      	mov	r1, r7
 800c022:	f7f4 fc2b 	bl	800087c <__aeabi_ddiv>
 800c026:	f04f 0a00 	mov.w	sl, #0
 800c02a:	4604      	mov	r4, r0
 800c02c:	460d      	mov	r5, r1
 800c02e:	4622      	mov	r2, r4
 800c030:	462b      	mov	r3, r5
 800c032:	4620      	mov	r0, r4
 800c034:	4629      	mov	r1, r5
 800c036:	f7f4 faf7 	bl	8000628 <__aeabi_dmul>
 800c03a:	4602      	mov	r2, r0
 800c03c:	460b      	mov	r3, r1
 800c03e:	4680      	mov	r8, r0
 800c040:	4689      	mov	r9, r1
 800c042:	f7f4 faf1 	bl	8000628 <__aeabi_dmul>
 800c046:	a374      	add	r3, pc, #464	; (adr r3, 800c218 <atan+0x2b8>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	4606      	mov	r6, r0
 800c04e:	460f      	mov	r7, r1
 800c050:	f7f4 faea 	bl	8000628 <__aeabi_dmul>
 800c054:	a372      	add	r3, pc, #456	; (adr r3, 800c220 <atan+0x2c0>)
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	f7f4 f92f 	bl	80002bc <__adddf3>
 800c05e:	4632      	mov	r2, r6
 800c060:	463b      	mov	r3, r7
 800c062:	f7f4 fae1 	bl	8000628 <__aeabi_dmul>
 800c066:	a370      	add	r3, pc, #448	; (adr r3, 800c228 <atan+0x2c8>)
 800c068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06c:	f7f4 f926 	bl	80002bc <__adddf3>
 800c070:	4632      	mov	r2, r6
 800c072:	463b      	mov	r3, r7
 800c074:	f7f4 fad8 	bl	8000628 <__aeabi_dmul>
 800c078:	a36d      	add	r3, pc, #436	; (adr r3, 800c230 <atan+0x2d0>)
 800c07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c07e:	f7f4 f91d 	bl	80002bc <__adddf3>
 800c082:	4632      	mov	r2, r6
 800c084:	463b      	mov	r3, r7
 800c086:	f7f4 facf 	bl	8000628 <__aeabi_dmul>
 800c08a:	a36b      	add	r3, pc, #428	; (adr r3, 800c238 <atan+0x2d8>)
 800c08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c090:	f7f4 f914 	bl	80002bc <__adddf3>
 800c094:	4632      	mov	r2, r6
 800c096:	463b      	mov	r3, r7
 800c098:	f7f4 fac6 	bl	8000628 <__aeabi_dmul>
 800c09c:	a368      	add	r3, pc, #416	; (adr r3, 800c240 <atan+0x2e0>)
 800c09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a2:	f7f4 f90b 	bl	80002bc <__adddf3>
 800c0a6:	4642      	mov	r2, r8
 800c0a8:	464b      	mov	r3, r9
 800c0aa:	f7f4 fabd 	bl	8000628 <__aeabi_dmul>
 800c0ae:	a366      	add	r3, pc, #408	; (adr r3, 800c248 <atan+0x2e8>)
 800c0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b4:	4680      	mov	r8, r0
 800c0b6:	4689      	mov	r9, r1
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	4639      	mov	r1, r7
 800c0bc:	f7f4 fab4 	bl	8000628 <__aeabi_dmul>
 800c0c0:	a363      	add	r3, pc, #396	; (adr r3, 800c250 <atan+0x2f0>)
 800c0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c6:	f7f4 f8f7 	bl	80002b8 <__aeabi_dsub>
 800c0ca:	4632      	mov	r2, r6
 800c0cc:	463b      	mov	r3, r7
 800c0ce:	f7f4 faab 	bl	8000628 <__aeabi_dmul>
 800c0d2:	a361      	add	r3, pc, #388	; (adr r3, 800c258 <atan+0x2f8>)
 800c0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d8:	f7f4 f8ee 	bl	80002b8 <__aeabi_dsub>
 800c0dc:	4632      	mov	r2, r6
 800c0de:	463b      	mov	r3, r7
 800c0e0:	f7f4 faa2 	bl	8000628 <__aeabi_dmul>
 800c0e4:	a35e      	add	r3, pc, #376	; (adr r3, 800c260 <atan+0x300>)
 800c0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ea:	f7f4 f8e5 	bl	80002b8 <__aeabi_dsub>
 800c0ee:	4632      	mov	r2, r6
 800c0f0:	463b      	mov	r3, r7
 800c0f2:	f7f4 fa99 	bl	8000628 <__aeabi_dmul>
 800c0f6:	a35c      	add	r3, pc, #368	; (adr r3, 800c268 <atan+0x308>)
 800c0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fc:	f7f4 f8dc 	bl	80002b8 <__aeabi_dsub>
 800c100:	4632      	mov	r2, r6
 800c102:	463b      	mov	r3, r7
 800c104:	f7f4 fa90 	bl	8000628 <__aeabi_dmul>
 800c108:	4602      	mov	r2, r0
 800c10a:	460b      	mov	r3, r1
 800c10c:	4640      	mov	r0, r8
 800c10e:	4649      	mov	r1, r9
 800c110:	f7f4 f8d4 	bl	80002bc <__adddf3>
 800c114:	4622      	mov	r2, r4
 800c116:	462b      	mov	r3, r5
 800c118:	f7f4 fa86 	bl	8000628 <__aeabi_dmul>
 800c11c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	d14b      	bne.n	800c1be <atan+0x25e>
 800c126:	4620      	mov	r0, r4
 800c128:	4629      	mov	r1, r5
 800c12a:	f7f4 f8c5 	bl	80002b8 <__aeabi_dsub>
 800c12e:	e72c      	b.n	800bf8a <atan+0x2a>
 800c130:	ee10 0a10 	vmov	r0, s0
 800c134:	4b53      	ldr	r3, [pc, #332]	; (800c284 <atan+0x324>)
 800c136:	2200      	movs	r2, #0
 800c138:	4629      	mov	r1, r5
 800c13a:	f7f4 f8bd 	bl	80002b8 <__aeabi_dsub>
 800c13e:	4b51      	ldr	r3, [pc, #324]	; (800c284 <atan+0x324>)
 800c140:	4606      	mov	r6, r0
 800c142:	460f      	mov	r7, r1
 800c144:	2200      	movs	r2, #0
 800c146:	4620      	mov	r0, r4
 800c148:	4629      	mov	r1, r5
 800c14a:	f7f4 f8b7 	bl	80002bc <__adddf3>
 800c14e:	4602      	mov	r2, r0
 800c150:	460b      	mov	r3, r1
 800c152:	4630      	mov	r0, r6
 800c154:	4639      	mov	r1, r7
 800c156:	f7f4 fb91 	bl	800087c <__aeabi_ddiv>
 800c15a:	f04f 0a01 	mov.w	sl, #1
 800c15e:	4604      	mov	r4, r0
 800c160:	460d      	mov	r5, r1
 800c162:	e764      	b.n	800c02e <atan+0xce>
 800c164:	4b49      	ldr	r3, [pc, #292]	; (800c28c <atan+0x32c>)
 800c166:	429e      	cmp	r6, r3
 800c168:	da1d      	bge.n	800c1a6 <atan+0x246>
 800c16a:	ee10 0a10 	vmov	r0, s0
 800c16e:	4b48      	ldr	r3, [pc, #288]	; (800c290 <atan+0x330>)
 800c170:	2200      	movs	r2, #0
 800c172:	4629      	mov	r1, r5
 800c174:	f7f4 f8a0 	bl	80002b8 <__aeabi_dsub>
 800c178:	4b45      	ldr	r3, [pc, #276]	; (800c290 <atan+0x330>)
 800c17a:	4606      	mov	r6, r0
 800c17c:	460f      	mov	r7, r1
 800c17e:	2200      	movs	r2, #0
 800c180:	4620      	mov	r0, r4
 800c182:	4629      	mov	r1, r5
 800c184:	f7f4 fa50 	bl	8000628 <__aeabi_dmul>
 800c188:	4b3e      	ldr	r3, [pc, #248]	; (800c284 <atan+0x324>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	f7f4 f896 	bl	80002bc <__adddf3>
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	4630      	mov	r0, r6
 800c196:	4639      	mov	r1, r7
 800c198:	f7f4 fb70 	bl	800087c <__aeabi_ddiv>
 800c19c:	f04f 0a02 	mov.w	sl, #2
 800c1a0:	4604      	mov	r4, r0
 800c1a2:	460d      	mov	r5, r1
 800c1a4:	e743      	b.n	800c02e <atan+0xce>
 800c1a6:	462b      	mov	r3, r5
 800c1a8:	ee10 2a10 	vmov	r2, s0
 800c1ac:	4939      	ldr	r1, [pc, #228]	; (800c294 <atan+0x334>)
 800c1ae:	2000      	movs	r0, #0
 800c1b0:	f7f4 fb64 	bl	800087c <__aeabi_ddiv>
 800c1b4:	f04f 0a03 	mov.w	sl, #3
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	460d      	mov	r5, r1
 800c1bc:	e737      	b.n	800c02e <atan+0xce>
 800c1be:	4b36      	ldr	r3, [pc, #216]	; (800c298 <atan+0x338>)
 800c1c0:	4e36      	ldr	r6, [pc, #216]	; (800c29c <atan+0x33c>)
 800c1c2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ca:	f7f4 f875 	bl	80002b8 <__aeabi_dsub>
 800c1ce:	4622      	mov	r2, r4
 800c1d0:	462b      	mov	r3, r5
 800c1d2:	f7f4 f871 	bl	80002b8 <__aeabi_dsub>
 800c1d6:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c1da:	4602      	mov	r2, r0
 800c1dc:	460b      	mov	r3, r1
 800c1de:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c1e2:	f7f4 f869 	bl	80002b8 <__aeabi_dsub>
 800c1e6:	f1bb 0f00 	cmp.w	fp, #0
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	460d      	mov	r5, r1
 800c1ee:	f6bf aed6 	bge.w	800bf9e <atan+0x3e>
 800c1f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1f6:	461d      	mov	r5, r3
 800c1f8:	e6d1      	b.n	800bf9e <atan+0x3e>
 800c1fa:	a51d      	add	r5, pc, #116	; (adr r5, 800c270 <atan+0x310>)
 800c1fc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c200:	e6cd      	b.n	800bf9e <atan+0x3e>
 800c202:	bf00      	nop
 800c204:	f3af 8000 	nop.w
 800c208:	54442d18 	.word	0x54442d18
 800c20c:	bff921fb 	.word	0xbff921fb
 800c210:	8800759c 	.word	0x8800759c
 800c214:	7e37e43c 	.word	0x7e37e43c
 800c218:	e322da11 	.word	0xe322da11
 800c21c:	3f90ad3a 	.word	0x3f90ad3a
 800c220:	24760deb 	.word	0x24760deb
 800c224:	3fa97b4b 	.word	0x3fa97b4b
 800c228:	a0d03d51 	.word	0xa0d03d51
 800c22c:	3fb10d66 	.word	0x3fb10d66
 800c230:	c54c206e 	.word	0xc54c206e
 800c234:	3fb745cd 	.word	0x3fb745cd
 800c238:	920083ff 	.word	0x920083ff
 800c23c:	3fc24924 	.word	0x3fc24924
 800c240:	5555550d 	.word	0x5555550d
 800c244:	3fd55555 	.word	0x3fd55555
 800c248:	2c6a6c2f 	.word	0x2c6a6c2f
 800c24c:	bfa2b444 	.word	0xbfa2b444
 800c250:	52defd9a 	.word	0x52defd9a
 800c254:	3fadde2d 	.word	0x3fadde2d
 800c258:	af749a6d 	.word	0xaf749a6d
 800c25c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c260:	fe231671 	.word	0xfe231671
 800c264:	3fbc71c6 	.word	0x3fbc71c6
 800c268:	9998ebc4 	.word	0x9998ebc4
 800c26c:	3fc99999 	.word	0x3fc99999
 800c270:	54442d18 	.word	0x54442d18
 800c274:	3ff921fb 	.word	0x3ff921fb
 800c278:	440fffff 	.word	0x440fffff
 800c27c:	7ff00000 	.word	0x7ff00000
 800c280:	3fdbffff 	.word	0x3fdbffff
 800c284:	3ff00000 	.word	0x3ff00000
 800c288:	3ff2ffff 	.word	0x3ff2ffff
 800c28c:	40038000 	.word	0x40038000
 800c290:	3ff80000 	.word	0x3ff80000
 800c294:	bff00000 	.word	0xbff00000
 800c298:	0800d210 	.word	0x0800d210
 800c29c:	0800d1f0 	.word	0x0800d1f0

0800c2a0 <fabs>:
 800c2a0:	ec51 0b10 	vmov	r0, r1, d0
 800c2a4:	ee10 2a10 	vmov	r2, s0
 800c2a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c2ac:	ec43 2b10 	vmov	d0, r2, r3
 800c2b0:	4770      	bx	lr
 800c2b2:	0000      	movs	r0, r0
 800c2b4:	0000      	movs	r0, r0
	...

0800c2b8 <__kernel_rem_pio2>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	ed2d 8b02 	vpush	{d8}
 800c2c0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c2c4:	f112 0f14 	cmn.w	r2, #20
 800c2c8:	9306      	str	r3, [sp, #24]
 800c2ca:	9104      	str	r1, [sp, #16]
 800c2cc:	4bc2      	ldr	r3, [pc, #776]	; (800c5d8 <__kernel_rem_pio2+0x320>)
 800c2ce:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c2d0:	9009      	str	r0, [sp, #36]	; 0x24
 800c2d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	9b06      	ldr	r3, [sp, #24]
 800c2da:	f103 33ff 	add.w	r3, r3, #4294967295
 800c2de:	bfa8      	it	ge
 800c2e0:	1ed4      	subge	r4, r2, #3
 800c2e2:	9305      	str	r3, [sp, #20]
 800c2e4:	bfb2      	itee	lt
 800c2e6:	2400      	movlt	r4, #0
 800c2e8:	2318      	movge	r3, #24
 800c2ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800c2ee:	f06f 0317 	mvn.w	r3, #23
 800c2f2:	fb04 3303 	mla	r3, r4, r3, r3
 800c2f6:	eb03 0a02 	add.w	sl, r3, r2
 800c2fa:	9b00      	ldr	r3, [sp, #0]
 800c2fc:	9a05      	ldr	r2, [sp, #20]
 800c2fe:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800c5c8 <__kernel_rem_pio2+0x310>
 800c302:	eb03 0802 	add.w	r8, r3, r2
 800c306:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c308:	1aa7      	subs	r7, r4, r2
 800c30a:	ae20      	add	r6, sp, #128	; 0x80
 800c30c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c310:	2500      	movs	r5, #0
 800c312:	4545      	cmp	r5, r8
 800c314:	dd13      	ble.n	800c33e <__kernel_rem_pio2+0x86>
 800c316:	9b06      	ldr	r3, [sp, #24]
 800c318:	aa20      	add	r2, sp, #128	; 0x80
 800c31a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c31e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c322:	f04f 0800 	mov.w	r8, #0
 800c326:	9b00      	ldr	r3, [sp, #0]
 800c328:	4598      	cmp	r8, r3
 800c32a:	dc31      	bgt.n	800c390 <__kernel_rem_pio2+0xd8>
 800c32c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800c5c8 <__kernel_rem_pio2+0x310>
 800c330:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c334:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c338:	462f      	mov	r7, r5
 800c33a:	2600      	movs	r6, #0
 800c33c:	e01b      	b.n	800c376 <__kernel_rem_pio2+0xbe>
 800c33e:	42ef      	cmn	r7, r5
 800c340:	d407      	bmi.n	800c352 <__kernel_rem_pio2+0x9a>
 800c342:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c346:	f7f4 f905 	bl	8000554 <__aeabi_i2d>
 800c34a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c34e:	3501      	adds	r5, #1
 800c350:	e7df      	b.n	800c312 <__kernel_rem_pio2+0x5a>
 800c352:	ec51 0b18 	vmov	r0, r1, d8
 800c356:	e7f8      	b.n	800c34a <__kernel_rem_pio2+0x92>
 800c358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c35c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c360:	f7f4 f962 	bl	8000628 <__aeabi_dmul>
 800c364:	4602      	mov	r2, r0
 800c366:	460b      	mov	r3, r1
 800c368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c36c:	f7f3 ffa6 	bl	80002bc <__adddf3>
 800c370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c374:	3601      	adds	r6, #1
 800c376:	9b05      	ldr	r3, [sp, #20]
 800c378:	429e      	cmp	r6, r3
 800c37a:	f1a7 0708 	sub.w	r7, r7, #8
 800c37e:	ddeb      	ble.n	800c358 <__kernel_rem_pio2+0xa0>
 800c380:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c384:	f108 0801 	add.w	r8, r8, #1
 800c388:	ecab 7b02 	vstmia	fp!, {d7}
 800c38c:	3508      	adds	r5, #8
 800c38e:	e7ca      	b.n	800c326 <__kernel_rem_pio2+0x6e>
 800c390:	9b00      	ldr	r3, [sp, #0]
 800c392:	aa0c      	add	r2, sp, #48	; 0x30
 800c394:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c398:	930b      	str	r3, [sp, #44]	; 0x2c
 800c39a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c39c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c3a0:	9c00      	ldr	r4, [sp, #0]
 800c3a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c3a4:	00e3      	lsls	r3, r4, #3
 800c3a6:	9308      	str	r3, [sp, #32]
 800c3a8:	ab98      	add	r3, sp, #608	; 0x260
 800c3aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3ae:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c3b2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800c3b6:	ab70      	add	r3, sp, #448	; 0x1c0
 800c3b8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c3bc:	46c3      	mov	fp, r8
 800c3be:	46a1      	mov	r9, r4
 800c3c0:	f1b9 0f00 	cmp.w	r9, #0
 800c3c4:	f1a5 0508 	sub.w	r5, r5, #8
 800c3c8:	dc77      	bgt.n	800c4ba <__kernel_rem_pio2+0x202>
 800c3ca:	ec47 6b10 	vmov	d0, r6, r7
 800c3ce:	4650      	mov	r0, sl
 800c3d0:	f000 fac2 	bl	800c958 <scalbn>
 800c3d4:	ec57 6b10 	vmov	r6, r7, d0
 800c3d8:	2200      	movs	r2, #0
 800c3da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c3de:	ee10 0a10 	vmov	r0, s0
 800c3e2:	4639      	mov	r1, r7
 800c3e4:	f7f4 f920 	bl	8000628 <__aeabi_dmul>
 800c3e8:	ec41 0b10 	vmov	d0, r0, r1
 800c3ec:	f000 fb34 	bl	800ca58 <floor>
 800c3f0:	4b7a      	ldr	r3, [pc, #488]	; (800c5dc <__kernel_rem_pio2+0x324>)
 800c3f2:	ec51 0b10 	vmov	r0, r1, d0
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	f7f4 f916 	bl	8000628 <__aeabi_dmul>
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	460b      	mov	r3, r1
 800c400:	4630      	mov	r0, r6
 800c402:	4639      	mov	r1, r7
 800c404:	f7f3 ff58 	bl	80002b8 <__aeabi_dsub>
 800c408:	460f      	mov	r7, r1
 800c40a:	4606      	mov	r6, r0
 800c40c:	f7f4 fbbc 	bl	8000b88 <__aeabi_d2iz>
 800c410:	9002      	str	r0, [sp, #8]
 800c412:	f7f4 f89f 	bl	8000554 <__aeabi_i2d>
 800c416:	4602      	mov	r2, r0
 800c418:	460b      	mov	r3, r1
 800c41a:	4630      	mov	r0, r6
 800c41c:	4639      	mov	r1, r7
 800c41e:	f7f3 ff4b 	bl	80002b8 <__aeabi_dsub>
 800c422:	f1ba 0f00 	cmp.w	sl, #0
 800c426:	4606      	mov	r6, r0
 800c428:	460f      	mov	r7, r1
 800c42a:	dd6d      	ble.n	800c508 <__kernel_rem_pio2+0x250>
 800c42c:	1e61      	subs	r1, r4, #1
 800c42e:	ab0c      	add	r3, sp, #48	; 0x30
 800c430:	9d02      	ldr	r5, [sp, #8]
 800c432:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c436:	f1ca 0018 	rsb	r0, sl, #24
 800c43a:	fa43 f200 	asr.w	r2, r3, r0
 800c43e:	4415      	add	r5, r2
 800c440:	4082      	lsls	r2, r0
 800c442:	1a9b      	subs	r3, r3, r2
 800c444:	aa0c      	add	r2, sp, #48	; 0x30
 800c446:	9502      	str	r5, [sp, #8]
 800c448:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c44c:	f1ca 0217 	rsb	r2, sl, #23
 800c450:	fa43 fb02 	asr.w	fp, r3, r2
 800c454:	f1bb 0f00 	cmp.w	fp, #0
 800c458:	dd65      	ble.n	800c526 <__kernel_rem_pio2+0x26e>
 800c45a:	9b02      	ldr	r3, [sp, #8]
 800c45c:	2200      	movs	r2, #0
 800c45e:	3301      	adds	r3, #1
 800c460:	9302      	str	r3, [sp, #8]
 800c462:	4615      	mov	r5, r2
 800c464:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c468:	4294      	cmp	r4, r2
 800c46a:	f300 809f 	bgt.w	800c5ac <__kernel_rem_pio2+0x2f4>
 800c46e:	f1ba 0f00 	cmp.w	sl, #0
 800c472:	dd07      	ble.n	800c484 <__kernel_rem_pio2+0x1cc>
 800c474:	f1ba 0f01 	cmp.w	sl, #1
 800c478:	f000 80c1 	beq.w	800c5fe <__kernel_rem_pio2+0x346>
 800c47c:	f1ba 0f02 	cmp.w	sl, #2
 800c480:	f000 80c7 	beq.w	800c612 <__kernel_rem_pio2+0x35a>
 800c484:	f1bb 0f02 	cmp.w	fp, #2
 800c488:	d14d      	bne.n	800c526 <__kernel_rem_pio2+0x26e>
 800c48a:	4632      	mov	r2, r6
 800c48c:	463b      	mov	r3, r7
 800c48e:	4954      	ldr	r1, [pc, #336]	; (800c5e0 <__kernel_rem_pio2+0x328>)
 800c490:	2000      	movs	r0, #0
 800c492:	f7f3 ff11 	bl	80002b8 <__aeabi_dsub>
 800c496:	4606      	mov	r6, r0
 800c498:	460f      	mov	r7, r1
 800c49a:	2d00      	cmp	r5, #0
 800c49c:	d043      	beq.n	800c526 <__kernel_rem_pio2+0x26e>
 800c49e:	4650      	mov	r0, sl
 800c4a0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800c5d0 <__kernel_rem_pio2+0x318>
 800c4a4:	f000 fa58 	bl	800c958 <scalbn>
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	4639      	mov	r1, r7
 800c4ac:	ec53 2b10 	vmov	r2, r3, d0
 800c4b0:	f7f3 ff02 	bl	80002b8 <__aeabi_dsub>
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	460f      	mov	r7, r1
 800c4b8:	e035      	b.n	800c526 <__kernel_rem_pio2+0x26e>
 800c4ba:	4b4a      	ldr	r3, [pc, #296]	; (800c5e4 <__kernel_rem_pio2+0x32c>)
 800c4bc:	2200      	movs	r2, #0
 800c4be:	4630      	mov	r0, r6
 800c4c0:	4639      	mov	r1, r7
 800c4c2:	f7f4 f8b1 	bl	8000628 <__aeabi_dmul>
 800c4c6:	f7f4 fb5f 	bl	8000b88 <__aeabi_d2iz>
 800c4ca:	f7f4 f843 	bl	8000554 <__aeabi_i2d>
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	ec43 2b18 	vmov	d8, r2, r3
 800c4d6:	4b44      	ldr	r3, [pc, #272]	; (800c5e8 <__kernel_rem_pio2+0x330>)
 800c4d8:	2200      	movs	r2, #0
 800c4da:	f7f4 f8a5 	bl	8000628 <__aeabi_dmul>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	4639      	mov	r1, r7
 800c4e6:	f7f3 fee7 	bl	80002b8 <__aeabi_dsub>
 800c4ea:	f7f4 fb4d 	bl	8000b88 <__aeabi_d2iz>
 800c4ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4f2:	f84b 0b04 	str.w	r0, [fp], #4
 800c4f6:	ec51 0b18 	vmov	r0, r1, d8
 800c4fa:	f7f3 fedf 	bl	80002bc <__adddf3>
 800c4fe:	f109 39ff 	add.w	r9, r9, #4294967295
 800c502:	4606      	mov	r6, r0
 800c504:	460f      	mov	r7, r1
 800c506:	e75b      	b.n	800c3c0 <__kernel_rem_pio2+0x108>
 800c508:	d106      	bne.n	800c518 <__kernel_rem_pio2+0x260>
 800c50a:	1e63      	subs	r3, r4, #1
 800c50c:	aa0c      	add	r2, sp, #48	; 0x30
 800c50e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c512:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800c516:	e79d      	b.n	800c454 <__kernel_rem_pio2+0x19c>
 800c518:	4b34      	ldr	r3, [pc, #208]	; (800c5ec <__kernel_rem_pio2+0x334>)
 800c51a:	2200      	movs	r2, #0
 800c51c:	f7f4 fb0a 	bl	8000b34 <__aeabi_dcmpge>
 800c520:	2800      	cmp	r0, #0
 800c522:	d140      	bne.n	800c5a6 <__kernel_rem_pio2+0x2ee>
 800c524:	4683      	mov	fp, r0
 800c526:	2200      	movs	r2, #0
 800c528:	2300      	movs	r3, #0
 800c52a:	4630      	mov	r0, r6
 800c52c:	4639      	mov	r1, r7
 800c52e:	f7f4 fae3 	bl	8000af8 <__aeabi_dcmpeq>
 800c532:	2800      	cmp	r0, #0
 800c534:	f000 80c1 	beq.w	800c6ba <__kernel_rem_pio2+0x402>
 800c538:	1e65      	subs	r5, r4, #1
 800c53a:	462b      	mov	r3, r5
 800c53c:	2200      	movs	r2, #0
 800c53e:	9900      	ldr	r1, [sp, #0]
 800c540:	428b      	cmp	r3, r1
 800c542:	da6d      	bge.n	800c620 <__kernel_rem_pio2+0x368>
 800c544:	2a00      	cmp	r2, #0
 800c546:	f000 808a 	beq.w	800c65e <__kernel_rem_pio2+0x3a6>
 800c54a:	ab0c      	add	r3, sp, #48	; 0x30
 800c54c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c550:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c554:	2b00      	cmp	r3, #0
 800c556:	f000 80ae 	beq.w	800c6b6 <__kernel_rem_pio2+0x3fe>
 800c55a:	4650      	mov	r0, sl
 800c55c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800c5d0 <__kernel_rem_pio2+0x318>
 800c560:	f000 f9fa 	bl	800c958 <scalbn>
 800c564:	1c6b      	adds	r3, r5, #1
 800c566:	00da      	lsls	r2, r3, #3
 800c568:	9205      	str	r2, [sp, #20]
 800c56a:	ec57 6b10 	vmov	r6, r7, d0
 800c56e:	aa70      	add	r2, sp, #448	; 0x1c0
 800c570:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800c5e4 <__kernel_rem_pio2+0x32c>
 800c574:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800c578:	462c      	mov	r4, r5
 800c57a:	f04f 0800 	mov.w	r8, #0
 800c57e:	2c00      	cmp	r4, #0
 800c580:	f280 80d4 	bge.w	800c72c <__kernel_rem_pio2+0x474>
 800c584:	462c      	mov	r4, r5
 800c586:	2c00      	cmp	r4, #0
 800c588:	f2c0 8102 	blt.w	800c790 <__kernel_rem_pio2+0x4d8>
 800c58c:	4b18      	ldr	r3, [pc, #96]	; (800c5f0 <__kernel_rem_pio2+0x338>)
 800c58e:	461e      	mov	r6, r3
 800c590:	ab70      	add	r3, sp, #448	; 0x1c0
 800c592:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800c596:	1b2b      	subs	r3, r5, r4
 800c598:	f04f 0900 	mov.w	r9, #0
 800c59c:	f04f 0a00 	mov.w	sl, #0
 800c5a0:	2700      	movs	r7, #0
 800c5a2:	9306      	str	r3, [sp, #24]
 800c5a4:	e0e6      	b.n	800c774 <__kernel_rem_pio2+0x4bc>
 800c5a6:	f04f 0b02 	mov.w	fp, #2
 800c5aa:	e756      	b.n	800c45a <__kernel_rem_pio2+0x1a2>
 800c5ac:	f8d8 3000 	ldr.w	r3, [r8]
 800c5b0:	bb05      	cbnz	r5, 800c5f4 <__kernel_rem_pio2+0x33c>
 800c5b2:	b123      	cbz	r3, 800c5be <__kernel_rem_pio2+0x306>
 800c5b4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c5b8:	f8c8 3000 	str.w	r3, [r8]
 800c5bc:	2301      	movs	r3, #1
 800c5be:	3201      	adds	r2, #1
 800c5c0:	f108 0804 	add.w	r8, r8, #4
 800c5c4:	461d      	mov	r5, r3
 800c5c6:	e74f      	b.n	800c468 <__kernel_rem_pio2+0x1b0>
	...
 800c5d4:	3ff00000 	.word	0x3ff00000
 800c5d8:	0800d270 	.word	0x0800d270
 800c5dc:	40200000 	.word	0x40200000
 800c5e0:	3ff00000 	.word	0x3ff00000
 800c5e4:	3e700000 	.word	0x3e700000
 800c5e8:	41700000 	.word	0x41700000
 800c5ec:	3fe00000 	.word	0x3fe00000
 800c5f0:	0800d230 	.word	0x0800d230
 800c5f4:	1acb      	subs	r3, r1, r3
 800c5f6:	f8c8 3000 	str.w	r3, [r8]
 800c5fa:	462b      	mov	r3, r5
 800c5fc:	e7df      	b.n	800c5be <__kernel_rem_pio2+0x306>
 800c5fe:	1e62      	subs	r2, r4, #1
 800c600:	ab0c      	add	r3, sp, #48	; 0x30
 800c602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c606:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c60a:	a90c      	add	r1, sp, #48	; 0x30
 800c60c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c610:	e738      	b.n	800c484 <__kernel_rem_pio2+0x1cc>
 800c612:	1e62      	subs	r2, r4, #1
 800c614:	ab0c      	add	r3, sp, #48	; 0x30
 800c616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c61a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c61e:	e7f4      	b.n	800c60a <__kernel_rem_pio2+0x352>
 800c620:	a90c      	add	r1, sp, #48	; 0x30
 800c622:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c626:	3b01      	subs	r3, #1
 800c628:	430a      	orrs	r2, r1
 800c62a:	e788      	b.n	800c53e <__kernel_rem_pio2+0x286>
 800c62c:	3301      	adds	r3, #1
 800c62e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c632:	2900      	cmp	r1, #0
 800c634:	d0fa      	beq.n	800c62c <__kernel_rem_pio2+0x374>
 800c636:	9a08      	ldr	r2, [sp, #32]
 800c638:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800c63c:	446a      	add	r2, sp
 800c63e:	3a98      	subs	r2, #152	; 0x98
 800c640:	9208      	str	r2, [sp, #32]
 800c642:	9a06      	ldr	r2, [sp, #24]
 800c644:	a920      	add	r1, sp, #128	; 0x80
 800c646:	18a2      	adds	r2, r4, r2
 800c648:	18e3      	adds	r3, r4, r3
 800c64a:	f104 0801 	add.w	r8, r4, #1
 800c64e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800c652:	9302      	str	r3, [sp, #8]
 800c654:	9b02      	ldr	r3, [sp, #8]
 800c656:	4543      	cmp	r3, r8
 800c658:	da04      	bge.n	800c664 <__kernel_rem_pio2+0x3ac>
 800c65a:	461c      	mov	r4, r3
 800c65c:	e6a2      	b.n	800c3a4 <__kernel_rem_pio2+0xec>
 800c65e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c660:	2301      	movs	r3, #1
 800c662:	e7e4      	b.n	800c62e <__kernel_rem_pio2+0x376>
 800c664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c666:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c66a:	f7f3 ff73 	bl	8000554 <__aeabi_i2d>
 800c66e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c674:	46ab      	mov	fp, r5
 800c676:	461c      	mov	r4, r3
 800c678:	f04f 0900 	mov.w	r9, #0
 800c67c:	2600      	movs	r6, #0
 800c67e:	2700      	movs	r7, #0
 800c680:	9b05      	ldr	r3, [sp, #20]
 800c682:	4599      	cmp	r9, r3
 800c684:	dd06      	ble.n	800c694 <__kernel_rem_pio2+0x3dc>
 800c686:	9b08      	ldr	r3, [sp, #32]
 800c688:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c68c:	f108 0801 	add.w	r8, r8, #1
 800c690:	9308      	str	r3, [sp, #32]
 800c692:	e7df      	b.n	800c654 <__kernel_rem_pio2+0x39c>
 800c694:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c698:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c69c:	f7f3 ffc4 	bl	8000628 <__aeabi_dmul>
 800c6a0:	4602      	mov	r2, r0
 800c6a2:	460b      	mov	r3, r1
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	4639      	mov	r1, r7
 800c6a8:	f7f3 fe08 	bl	80002bc <__adddf3>
 800c6ac:	f109 0901 	add.w	r9, r9, #1
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	460f      	mov	r7, r1
 800c6b4:	e7e4      	b.n	800c680 <__kernel_rem_pio2+0x3c8>
 800c6b6:	3d01      	subs	r5, #1
 800c6b8:	e747      	b.n	800c54a <__kernel_rem_pio2+0x292>
 800c6ba:	ec47 6b10 	vmov	d0, r6, r7
 800c6be:	f1ca 0000 	rsb	r0, sl, #0
 800c6c2:	f000 f949 	bl	800c958 <scalbn>
 800c6c6:	ec57 6b10 	vmov	r6, r7, d0
 800c6ca:	4ba0      	ldr	r3, [pc, #640]	; (800c94c <__kernel_rem_pio2+0x694>)
 800c6cc:	ee10 0a10 	vmov	r0, s0
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	4639      	mov	r1, r7
 800c6d4:	f7f4 fa2e 	bl	8000b34 <__aeabi_dcmpge>
 800c6d8:	b1f8      	cbz	r0, 800c71a <__kernel_rem_pio2+0x462>
 800c6da:	4b9d      	ldr	r3, [pc, #628]	; (800c950 <__kernel_rem_pio2+0x698>)
 800c6dc:	2200      	movs	r2, #0
 800c6de:	4630      	mov	r0, r6
 800c6e0:	4639      	mov	r1, r7
 800c6e2:	f7f3 ffa1 	bl	8000628 <__aeabi_dmul>
 800c6e6:	f7f4 fa4f 	bl	8000b88 <__aeabi_d2iz>
 800c6ea:	4680      	mov	r8, r0
 800c6ec:	f7f3 ff32 	bl	8000554 <__aeabi_i2d>
 800c6f0:	4b96      	ldr	r3, [pc, #600]	; (800c94c <__kernel_rem_pio2+0x694>)
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f7f3 ff98 	bl	8000628 <__aeabi_dmul>
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	4602      	mov	r2, r0
 800c6fc:	4639      	mov	r1, r7
 800c6fe:	4630      	mov	r0, r6
 800c700:	f7f3 fdda 	bl	80002b8 <__aeabi_dsub>
 800c704:	f7f4 fa40 	bl	8000b88 <__aeabi_d2iz>
 800c708:	1c65      	adds	r5, r4, #1
 800c70a:	ab0c      	add	r3, sp, #48	; 0x30
 800c70c:	f10a 0a18 	add.w	sl, sl, #24
 800c710:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c714:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c718:	e71f      	b.n	800c55a <__kernel_rem_pio2+0x2a2>
 800c71a:	4630      	mov	r0, r6
 800c71c:	4639      	mov	r1, r7
 800c71e:	f7f4 fa33 	bl	8000b88 <__aeabi_d2iz>
 800c722:	ab0c      	add	r3, sp, #48	; 0x30
 800c724:	4625      	mov	r5, r4
 800c726:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c72a:	e716      	b.n	800c55a <__kernel_rem_pio2+0x2a2>
 800c72c:	ab0c      	add	r3, sp, #48	; 0x30
 800c72e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c732:	f7f3 ff0f 	bl	8000554 <__aeabi_i2d>
 800c736:	4632      	mov	r2, r6
 800c738:	463b      	mov	r3, r7
 800c73a:	f7f3 ff75 	bl	8000628 <__aeabi_dmul>
 800c73e:	4642      	mov	r2, r8
 800c740:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c744:	464b      	mov	r3, r9
 800c746:	4630      	mov	r0, r6
 800c748:	4639      	mov	r1, r7
 800c74a:	f7f3 ff6d 	bl	8000628 <__aeabi_dmul>
 800c74e:	3c01      	subs	r4, #1
 800c750:	4606      	mov	r6, r0
 800c752:	460f      	mov	r7, r1
 800c754:	e713      	b.n	800c57e <__kernel_rem_pio2+0x2c6>
 800c756:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800c75a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c75e:	f7f3 ff63 	bl	8000628 <__aeabi_dmul>
 800c762:	4602      	mov	r2, r0
 800c764:	460b      	mov	r3, r1
 800c766:	4648      	mov	r0, r9
 800c768:	4651      	mov	r1, sl
 800c76a:	f7f3 fda7 	bl	80002bc <__adddf3>
 800c76e:	3701      	adds	r7, #1
 800c770:	4681      	mov	r9, r0
 800c772:	468a      	mov	sl, r1
 800c774:	9b00      	ldr	r3, [sp, #0]
 800c776:	429f      	cmp	r7, r3
 800c778:	dc02      	bgt.n	800c780 <__kernel_rem_pio2+0x4c8>
 800c77a:	9b06      	ldr	r3, [sp, #24]
 800c77c:	429f      	cmp	r7, r3
 800c77e:	ddea      	ble.n	800c756 <__kernel_rem_pio2+0x49e>
 800c780:	9a06      	ldr	r2, [sp, #24]
 800c782:	ab48      	add	r3, sp, #288	; 0x120
 800c784:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800c788:	e9c6 9a00 	strd	r9, sl, [r6]
 800c78c:	3c01      	subs	r4, #1
 800c78e:	e6fa      	b.n	800c586 <__kernel_rem_pio2+0x2ce>
 800c790:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c792:	2b02      	cmp	r3, #2
 800c794:	dc0b      	bgt.n	800c7ae <__kernel_rem_pio2+0x4f6>
 800c796:	2b00      	cmp	r3, #0
 800c798:	dc39      	bgt.n	800c80e <__kernel_rem_pio2+0x556>
 800c79a:	d05d      	beq.n	800c858 <__kernel_rem_pio2+0x5a0>
 800c79c:	9b02      	ldr	r3, [sp, #8]
 800c79e:	f003 0007 	and.w	r0, r3, #7
 800c7a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c7a6:	ecbd 8b02 	vpop	{d8}
 800c7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ae:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c7b0:	2b03      	cmp	r3, #3
 800c7b2:	d1f3      	bne.n	800c79c <__kernel_rem_pio2+0x4e4>
 800c7b4:	9b05      	ldr	r3, [sp, #20]
 800c7b6:	9500      	str	r5, [sp, #0]
 800c7b8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c7bc:	eb0d 0403 	add.w	r4, sp, r3
 800c7c0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800c7c4:	46a2      	mov	sl, r4
 800c7c6:	9b00      	ldr	r3, [sp, #0]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	f1aa 0a08 	sub.w	sl, sl, #8
 800c7ce:	dc69      	bgt.n	800c8a4 <__kernel_rem_pio2+0x5ec>
 800c7d0:	46aa      	mov	sl, r5
 800c7d2:	f1ba 0f01 	cmp.w	sl, #1
 800c7d6:	f1a4 0408 	sub.w	r4, r4, #8
 800c7da:	f300 8083 	bgt.w	800c8e4 <__kernel_rem_pio2+0x62c>
 800c7de:	9c05      	ldr	r4, [sp, #20]
 800c7e0:	ab48      	add	r3, sp, #288	; 0x120
 800c7e2:	441c      	add	r4, r3
 800c7e4:	2000      	movs	r0, #0
 800c7e6:	2100      	movs	r1, #0
 800c7e8:	2d01      	cmp	r5, #1
 800c7ea:	f300 809a 	bgt.w	800c922 <__kernel_rem_pio2+0x66a>
 800c7ee:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800c7f2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c7f6:	f1bb 0f00 	cmp.w	fp, #0
 800c7fa:	f040 8098 	bne.w	800c92e <__kernel_rem_pio2+0x676>
 800c7fe:	9b04      	ldr	r3, [sp, #16]
 800c800:	e9c3 7800 	strd	r7, r8, [r3]
 800c804:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c808:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c80c:	e7c6      	b.n	800c79c <__kernel_rem_pio2+0x4e4>
 800c80e:	9e05      	ldr	r6, [sp, #20]
 800c810:	ab48      	add	r3, sp, #288	; 0x120
 800c812:	441e      	add	r6, r3
 800c814:	462c      	mov	r4, r5
 800c816:	2000      	movs	r0, #0
 800c818:	2100      	movs	r1, #0
 800c81a:	2c00      	cmp	r4, #0
 800c81c:	da33      	bge.n	800c886 <__kernel_rem_pio2+0x5ce>
 800c81e:	f1bb 0f00 	cmp.w	fp, #0
 800c822:	d036      	beq.n	800c892 <__kernel_rem_pio2+0x5da>
 800c824:	4602      	mov	r2, r0
 800c826:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c82a:	9c04      	ldr	r4, [sp, #16]
 800c82c:	e9c4 2300 	strd	r2, r3, [r4]
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c838:	f7f3 fd3e 	bl	80002b8 <__aeabi_dsub>
 800c83c:	ae4a      	add	r6, sp, #296	; 0x128
 800c83e:	2401      	movs	r4, #1
 800c840:	42a5      	cmp	r5, r4
 800c842:	da29      	bge.n	800c898 <__kernel_rem_pio2+0x5e0>
 800c844:	f1bb 0f00 	cmp.w	fp, #0
 800c848:	d002      	beq.n	800c850 <__kernel_rem_pio2+0x598>
 800c84a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c84e:	4619      	mov	r1, r3
 800c850:	9b04      	ldr	r3, [sp, #16]
 800c852:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c856:	e7a1      	b.n	800c79c <__kernel_rem_pio2+0x4e4>
 800c858:	9c05      	ldr	r4, [sp, #20]
 800c85a:	ab48      	add	r3, sp, #288	; 0x120
 800c85c:	441c      	add	r4, r3
 800c85e:	2000      	movs	r0, #0
 800c860:	2100      	movs	r1, #0
 800c862:	2d00      	cmp	r5, #0
 800c864:	da09      	bge.n	800c87a <__kernel_rem_pio2+0x5c2>
 800c866:	f1bb 0f00 	cmp.w	fp, #0
 800c86a:	d002      	beq.n	800c872 <__kernel_rem_pio2+0x5ba>
 800c86c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c870:	4619      	mov	r1, r3
 800c872:	9b04      	ldr	r3, [sp, #16]
 800c874:	e9c3 0100 	strd	r0, r1, [r3]
 800c878:	e790      	b.n	800c79c <__kernel_rem_pio2+0x4e4>
 800c87a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c87e:	f7f3 fd1d 	bl	80002bc <__adddf3>
 800c882:	3d01      	subs	r5, #1
 800c884:	e7ed      	b.n	800c862 <__kernel_rem_pio2+0x5aa>
 800c886:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c88a:	f7f3 fd17 	bl	80002bc <__adddf3>
 800c88e:	3c01      	subs	r4, #1
 800c890:	e7c3      	b.n	800c81a <__kernel_rem_pio2+0x562>
 800c892:	4602      	mov	r2, r0
 800c894:	460b      	mov	r3, r1
 800c896:	e7c8      	b.n	800c82a <__kernel_rem_pio2+0x572>
 800c898:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c89c:	f7f3 fd0e 	bl	80002bc <__adddf3>
 800c8a0:	3401      	adds	r4, #1
 800c8a2:	e7cd      	b.n	800c840 <__kernel_rem_pio2+0x588>
 800c8a4:	e9da 8900 	ldrd	r8, r9, [sl]
 800c8a8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c8ac:	9b00      	ldr	r3, [sp, #0]
 800c8ae:	3b01      	subs	r3, #1
 800c8b0:	9300      	str	r3, [sp, #0]
 800c8b2:	4632      	mov	r2, r6
 800c8b4:	463b      	mov	r3, r7
 800c8b6:	4640      	mov	r0, r8
 800c8b8:	4649      	mov	r1, r9
 800c8ba:	f7f3 fcff 	bl	80002bc <__adddf3>
 800c8be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4640      	mov	r0, r8
 800c8c8:	4649      	mov	r1, r9
 800c8ca:	f7f3 fcf5 	bl	80002b8 <__aeabi_dsub>
 800c8ce:	4632      	mov	r2, r6
 800c8d0:	463b      	mov	r3, r7
 800c8d2:	f7f3 fcf3 	bl	80002bc <__adddf3>
 800c8d6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c8da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c8de:	ed8a 7b00 	vstr	d7, [sl]
 800c8e2:	e770      	b.n	800c7c6 <__kernel_rem_pio2+0x50e>
 800c8e4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c8e8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	4632      	mov	r2, r6
 800c8f0:	463b      	mov	r3, r7
 800c8f2:	4649      	mov	r1, r9
 800c8f4:	f7f3 fce2 	bl	80002bc <__adddf3>
 800c8f8:	e9cd 0100 	strd	r0, r1, [sp]
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	460b      	mov	r3, r1
 800c900:	4640      	mov	r0, r8
 800c902:	4649      	mov	r1, r9
 800c904:	f7f3 fcd8 	bl	80002b8 <__aeabi_dsub>
 800c908:	4632      	mov	r2, r6
 800c90a:	463b      	mov	r3, r7
 800c90c:	f7f3 fcd6 	bl	80002bc <__adddf3>
 800c910:	ed9d 7b00 	vldr	d7, [sp]
 800c914:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c918:	ed84 7b00 	vstr	d7, [r4]
 800c91c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c920:	e757      	b.n	800c7d2 <__kernel_rem_pio2+0x51a>
 800c922:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c926:	f7f3 fcc9 	bl	80002bc <__adddf3>
 800c92a:	3d01      	subs	r5, #1
 800c92c:	e75c      	b.n	800c7e8 <__kernel_rem_pio2+0x530>
 800c92e:	9b04      	ldr	r3, [sp, #16]
 800c930:	9a04      	ldr	r2, [sp, #16]
 800c932:	601f      	str	r7, [r3, #0]
 800c934:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c938:	605c      	str	r4, [r3, #4]
 800c93a:	609d      	str	r5, [r3, #8]
 800c93c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c940:	60d3      	str	r3, [r2, #12]
 800c942:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c946:	6110      	str	r0, [r2, #16]
 800c948:	6153      	str	r3, [r2, #20]
 800c94a:	e727      	b.n	800c79c <__kernel_rem_pio2+0x4e4>
 800c94c:	41700000 	.word	0x41700000
 800c950:	3e700000 	.word	0x3e700000
 800c954:	00000000 	.word	0x00000000

0800c958 <scalbn>:
 800c958:	b570      	push	{r4, r5, r6, lr}
 800c95a:	ec55 4b10 	vmov	r4, r5, d0
 800c95e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c962:	4606      	mov	r6, r0
 800c964:	462b      	mov	r3, r5
 800c966:	b999      	cbnz	r1, 800c990 <scalbn+0x38>
 800c968:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c96c:	4323      	orrs	r3, r4
 800c96e:	d03f      	beq.n	800c9f0 <scalbn+0x98>
 800c970:	4b35      	ldr	r3, [pc, #212]	; (800ca48 <scalbn+0xf0>)
 800c972:	4629      	mov	r1, r5
 800c974:	ee10 0a10 	vmov	r0, s0
 800c978:	2200      	movs	r2, #0
 800c97a:	f7f3 fe55 	bl	8000628 <__aeabi_dmul>
 800c97e:	4b33      	ldr	r3, [pc, #204]	; (800ca4c <scalbn+0xf4>)
 800c980:	429e      	cmp	r6, r3
 800c982:	4604      	mov	r4, r0
 800c984:	460d      	mov	r5, r1
 800c986:	da10      	bge.n	800c9aa <scalbn+0x52>
 800c988:	a327      	add	r3, pc, #156	; (adr r3, 800ca28 <scalbn+0xd0>)
 800c98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98e:	e01f      	b.n	800c9d0 <scalbn+0x78>
 800c990:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c994:	4291      	cmp	r1, r2
 800c996:	d10c      	bne.n	800c9b2 <scalbn+0x5a>
 800c998:	ee10 2a10 	vmov	r2, s0
 800c99c:	4620      	mov	r0, r4
 800c99e:	4629      	mov	r1, r5
 800c9a0:	f7f3 fc8c 	bl	80002bc <__adddf3>
 800c9a4:	4604      	mov	r4, r0
 800c9a6:	460d      	mov	r5, r1
 800c9a8:	e022      	b.n	800c9f0 <scalbn+0x98>
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c9b0:	3936      	subs	r1, #54	; 0x36
 800c9b2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800c9b6:	4296      	cmp	r6, r2
 800c9b8:	dd0d      	ble.n	800c9d6 <scalbn+0x7e>
 800c9ba:	2d00      	cmp	r5, #0
 800c9bc:	a11c      	add	r1, pc, #112	; (adr r1, 800ca30 <scalbn+0xd8>)
 800c9be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9c2:	da02      	bge.n	800c9ca <scalbn+0x72>
 800c9c4:	a11c      	add	r1, pc, #112	; (adr r1, 800ca38 <scalbn+0xe0>)
 800c9c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9ca:	a319      	add	r3, pc, #100	; (adr r3, 800ca30 <scalbn+0xd8>)
 800c9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d0:	f7f3 fe2a 	bl	8000628 <__aeabi_dmul>
 800c9d4:	e7e6      	b.n	800c9a4 <scalbn+0x4c>
 800c9d6:	1872      	adds	r2, r6, r1
 800c9d8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c9dc:	428a      	cmp	r2, r1
 800c9de:	dcec      	bgt.n	800c9ba <scalbn+0x62>
 800c9e0:	2a00      	cmp	r2, #0
 800c9e2:	dd08      	ble.n	800c9f6 <scalbn+0x9e>
 800c9e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c9e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c9f0:	ec45 4b10 	vmov	d0, r4, r5
 800c9f4:	bd70      	pop	{r4, r5, r6, pc}
 800c9f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c9fa:	da08      	bge.n	800ca0e <scalbn+0xb6>
 800c9fc:	2d00      	cmp	r5, #0
 800c9fe:	a10a      	add	r1, pc, #40	; (adr r1, 800ca28 <scalbn+0xd0>)
 800ca00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca04:	dac0      	bge.n	800c988 <scalbn+0x30>
 800ca06:	a10e      	add	r1, pc, #56	; (adr r1, 800ca40 <scalbn+0xe8>)
 800ca08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca0c:	e7bc      	b.n	800c988 <scalbn+0x30>
 800ca0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca12:	3236      	adds	r2, #54	; 0x36
 800ca14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca18:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ca1c:	4620      	mov	r0, r4
 800ca1e:	4b0c      	ldr	r3, [pc, #48]	; (800ca50 <scalbn+0xf8>)
 800ca20:	2200      	movs	r2, #0
 800ca22:	e7d5      	b.n	800c9d0 <scalbn+0x78>
 800ca24:	f3af 8000 	nop.w
 800ca28:	c2f8f359 	.word	0xc2f8f359
 800ca2c:	01a56e1f 	.word	0x01a56e1f
 800ca30:	8800759c 	.word	0x8800759c
 800ca34:	7e37e43c 	.word	0x7e37e43c
 800ca38:	8800759c 	.word	0x8800759c
 800ca3c:	fe37e43c 	.word	0xfe37e43c
 800ca40:	c2f8f359 	.word	0xc2f8f359
 800ca44:	81a56e1f 	.word	0x81a56e1f
 800ca48:	43500000 	.word	0x43500000
 800ca4c:	ffff3cb0 	.word	0xffff3cb0
 800ca50:	3c900000 	.word	0x3c900000
 800ca54:	00000000 	.word	0x00000000

0800ca58 <floor>:
 800ca58:	ec51 0b10 	vmov	r0, r1, d0
 800ca5c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca64:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800ca68:	2e13      	cmp	r6, #19
 800ca6a:	ee10 5a10 	vmov	r5, s0
 800ca6e:	ee10 8a10 	vmov	r8, s0
 800ca72:	460c      	mov	r4, r1
 800ca74:	dc31      	bgt.n	800cada <floor+0x82>
 800ca76:	2e00      	cmp	r6, #0
 800ca78:	da14      	bge.n	800caa4 <floor+0x4c>
 800ca7a:	a333      	add	r3, pc, #204	; (adr r3, 800cb48 <floor+0xf0>)
 800ca7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca80:	f7f3 fc1c 	bl	80002bc <__adddf3>
 800ca84:	2200      	movs	r2, #0
 800ca86:	2300      	movs	r3, #0
 800ca88:	f7f4 f85e 	bl	8000b48 <__aeabi_dcmpgt>
 800ca8c:	b138      	cbz	r0, 800ca9e <floor+0x46>
 800ca8e:	2c00      	cmp	r4, #0
 800ca90:	da53      	bge.n	800cb3a <floor+0xe2>
 800ca92:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ca96:	4325      	orrs	r5, r4
 800ca98:	d052      	beq.n	800cb40 <floor+0xe8>
 800ca9a:	4c2d      	ldr	r4, [pc, #180]	; (800cb50 <floor+0xf8>)
 800ca9c:	2500      	movs	r5, #0
 800ca9e:	4621      	mov	r1, r4
 800caa0:	4628      	mov	r0, r5
 800caa2:	e024      	b.n	800caee <floor+0x96>
 800caa4:	4f2b      	ldr	r7, [pc, #172]	; (800cb54 <floor+0xfc>)
 800caa6:	4137      	asrs	r7, r6
 800caa8:	ea01 0307 	and.w	r3, r1, r7
 800caac:	4303      	orrs	r3, r0
 800caae:	d01e      	beq.n	800caee <floor+0x96>
 800cab0:	a325      	add	r3, pc, #148	; (adr r3, 800cb48 <floor+0xf0>)
 800cab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab6:	f7f3 fc01 	bl	80002bc <__adddf3>
 800caba:	2200      	movs	r2, #0
 800cabc:	2300      	movs	r3, #0
 800cabe:	f7f4 f843 	bl	8000b48 <__aeabi_dcmpgt>
 800cac2:	2800      	cmp	r0, #0
 800cac4:	d0eb      	beq.n	800ca9e <floor+0x46>
 800cac6:	2c00      	cmp	r4, #0
 800cac8:	bfbe      	ittt	lt
 800caca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cace:	4133      	asrlt	r3, r6
 800cad0:	18e4      	addlt	r4, r4, r3
 800cad2:	ea24 0407 	bic.w	r4, r4, r7
 800cad6:	2500      	movs	r5, #0
 800cad8:	e7e1      	b.n	800ca9e <floor+0x46>
 800cada:	2e33      	cmp	r6, #51	; 0x33
 800cadc:	dd0b      	ble.n	800caf6 <floor+0x9e>
 800cade:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cae2:	d104      	bne.n	800caee <floor+0x96>
 800cae4:	ee10 2a10 	vmov	r2, s0
 800cae8:	460b      	mov	r3, r1
 800caea:	f7f3 fbe7 	bl	80002bc <__adddf3>
 800caee:	ec41 0b10 	vmov	d0, r0, r1
 800caf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caf6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800cafa:	f04f 37ff 	mov.w	r7, #4294967295
 800cafe:	40df      	lsrs	r7, r3
 800cb00:	4238      	tst	r0, r7
 800cb02:	d0f4      	beq.n	800caee <floor+0x96>
 800cb04:	a310      	add	r3, pc, #64	; (adr r3, 800cb48 <floor+0xf0>)
 800cb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0a:	f7f3 fbd7 	bl	80002bc <__adddf3>
 800cb0e:	2200      	movs	r2, #0
 800cb10:	2300      	movs	r3, #0
 800cb12:	f7f4 f819 	bl	8000b48 <__aeabi_dcmpgt>
 800cb16:	2800      	cmp	r0, #0
 800cb18:	d0c1      	beq.n	800ca9e <floor+0x46>
 800cb1a:	2c00      	cmp	r4, #0
 800cb1c:	da0a      	bge.n	800cb34 <floor+0xdc>
 800cb1e:	2e14      	cmp	r6, #20
 800cb20:	d101      	bne.n	800cb26 <floor+0xce>
 800cb22:	3401      	adds	r4, #1
 800cb24:	e006      	b.n	800cb34 <floor+0xdc>
 800cb26:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cb2a:	2301      	movs	r3, #1
 800cb2c:	40b3      	lsls	r3, r6
 800cb2e:	441d      	add	r5, r3
 800cb30:	45a8      	cmp	r8, r5
 800cb32:	d8f6      	bhi.n	800cb22 <floor+0xca>
 800cb34:	ea25 0507 	bic.w	r5, r5, r7
 800cb38:	e7b1      	b.n	800ca9e <floor+0x46>
 800cb3a:	2500      	movs	r5, #0
 800cb3c:	462c      	mov	r4, r5
 800cb3e:	e7ae      	b.n	800ca9e <floor+0x46>
 800cb40:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cb44:	e7ab      	b.n	800ca9e <floor+0x46>
 800cb46:	bf00      	nop
 800cb48:	8800759c 	.word	0x8800759c
 800cb4c:	7e37e43c 	.word	0x7e37e43c
 800cb50:	bff00000 	.word	0xbff00000
 800cb54:	000fffff 	.word	0x000fffff

0800cb58 <_init>:
 800cb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb5a:	bf00      	nop
 800cb5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb5e:	bc08      	pop	{r3}
 800cb60:	469e      	mov	lr, r3
 800cb62:	4770      	bx	lr

0800cb64 <_fini>:
 800cb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb66:	bf00      	nop
 800cb68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb6a:	bc08      	pop	{r3}
 800cb6c:	469e      	mov	lr, r3
 800cb6e:	4770      	bx	lr
