<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>A_0_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_0_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_0_q0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_1_q0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_2_q0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_3_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_3_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>A_3_q0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_0_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_0_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_0_d0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_0_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_1_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_1_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_1_d0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_1_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_2_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_2_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_2_d0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_2_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_3_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_3_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_3_d0</name>
        <type>Signed</type>
        <fractionWidth>16</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>C_3_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>41805</latency>
    <II>41806</II>
  </modelParameters>
</AdditionalInfo>
