// Seed: 1616112211
module module_0 #(
    parameter id_7 = 32'd25,
    parameter id_8 = 32'd44
) (
    input  tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input  wor  id_3,
    output tri0 id_4
    , id_6
);
  defparam id_7.id_8 = 1;
  initial begin : id_9
    id_6 <= 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5
);
  id_7 :
  assert property (@((id_1)) id_1)
  else;
  uwire id_8 = id_8 & "";
  module_0(
      id_2, id_7, id_7, id_0, id_7
  );
  wire id_9;
  always @(*);
endmodule
