#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_00000179c0e249f0 .scope module, "adder32bit" "adder32bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
o00000179c0e48af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000179c0e46cf0_0 .net "data1", 31 0, o00000179c0e48af8;  0 drivers
o00000179c0e48b28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000179c0e46d90_0 .net "data2", 31 0, o00000179c0e48b28;  0 drivers
v00000179c0e47150_0 .net "result", 31 0, L_00000179c0ea86d0;  1 drivers
L_00000179c0ea86d0 .delay 32 (2,2,2) L_00000179c0ea86d0/d;
L_00000179c0ea86d0/d .arith/sum 32, o00000179c0e48af8, o00000179c0e48b28;
S_00000179c0e24b80 .scope module, "cpu" "cpu" 3 16;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_data";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000179c0ea2320_0 .net "ALUop", 2 0, v00000179c0e97280_0;  1 drivers
o00000179c0e49ae8 .functor BUFZ 1, C4<z>; HiZ drive
v00000179c0ea3ea0_0 .net "CLK", 0 0, o00000179c0e49ae8;  0 drivers
v00000179c0ea3f40_0 .net "I12", 7 0, v00000179c0e97e60_0;  1 drivers
o00000179c0e49488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000179c0ea2e60_0 .net "INSTRUCTION", 31 0, o00000179c0e49488;  0 drivers
v00000179c0ea3a40_0 .net "PC_data", 31 0, v00000179c0e97320_0;  1 drivers
o00000179c0e49b78 .functor BUFZ 1, C4<z>; HiZ drive
v00000179c0ea3860_0 .net "RESET", 0 0, o00000179c0e49b78;  0 drivers
v00000179c0ea3cc0_0 .net "branch", 0 0, v00000179c0e969c0_0;  1 drivers
v00000179c0ea2640_0 .net "extendedvalue", 31 0, v00000179c0ea2960_0;  1 drivers
v00000179c0ea34a0_0 .net "immediate", 7 0, v00000179c0e976e0_0;  1 drivers
v00000179c0ea20a0_0 .net "isregout", 0 0, v00000179c0e96f60_0;  1 drivers
v00000179c0ea2d20_0 .net "istwoscomp", 0 0, v00000179c0e97640_0;  1 drivers
v00000179c0ea2a00_0 .net "jump", 0 0, v00000179c0e96240_0;  1 drivers
v00000179c0ea3040_0 .net "jumpOrbranch", 7 0, v00000179c0e967e0_0;  1 drivers
v00000179c0ea3540_0 .net "leftshiftout", 31 0, L_00000179c0ea7a50;  1 drivers
v00000179c0ea3d60_0 .net "muxcontrol", 0 0, v00000179c0e96880_0;  1 drivers
v00000179c0ea2c80_0 .net "opcode", 7 0, v00000179c0e97780_0;  1 drivers
v00000179c0ea28c0_0 .net "readreg1", 2 0, v00000179c0e97820_0;  1 drivers
v00000179c0ea3220_0 .net "readreg2", 2 0, v00000179c0e96420_0;  1 drivers
v00000179c0ea2dc0_0 .net "regout1", 7 0, L_00000179c0e41c80;  1 drivers
v00000179c0ea3180_0 .net "regout2", 7 0, L_00000179c0e41b30;  1 drivers
v00000179c0ea23c0_0 .net "regout2ORimmediate", 7 0, v00000179c0e978c0_0;  1 drivers
v00000179c0ea2460_0 .net "twoscompout", 7 0, v00000179c0ea3c20_0;  1 drivers
v00000179c0ea35e0_0 .net "writeanable", 0 0, v00000179c0e96e20_0;  1 drivers
v00000179c0ea3680_0 .net "writedata", 7 0, v00000179c0e97d20_0;  1 drivers
v00000179c0ea3720_0 .net "writereg", 2 0, v00000179c0e96560_0;  1 drivers
v00000179c0ea2780_0 .net "zero", 0 0, v00000179c0e97be0_0;  1 drivers
S_00000179c0e139f0 .scope module, "alu" "ALUUnit" 3 47, 4 42 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000179c0e96b00_0 .net "Ii1", 7 0, L_00000179c0e416d0;  1 drivers
v00000179c0e96d80_0 .net "Ii2", 7 0, L_00000179c0ea6c90;  1 drivers
v00000179c0e97460_0 .net "Ii3", 7 0, L_00000179c0e41190;  1 drivers
v00000179c0e96920_0 .net "Ii4", 7 0, L_00000179c0e417b0;  1 drivers
v00000179c0e966a0_0 .net "data1", 7 0, L_00000179c0e41c80;  alias, 1 drivers
v00000179c0e973c0_0 .net "data2", 7 0, v00000179c0e978c0_0;  alias, 1 drivers
v00000179c0e964c0_0 .net "result", 7 0, v00000179c0e97d20_0;  alias, 1 drivers
v00000179c0e96ce0_0 .net "select", 2 0, v00000179c0e97280_0;  alias, 1 drivers
v00000179c0e97be0_0 .var "zero", 0 0;
E_00000179c0e39950 .event anyedge, v00000179c0e97d20_0, v00000179c0e97dc0_0;
S_00000179c0e13b80 .scope module, "add" "AddUnit" 4 50, 4 7 0, S_00000179c0e139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v00000179c0e471f0_0 .net "data1", 7 0, L_00000179c0e41c80;  alias, 1 drivers
v00000179c0e47330_0 .net "data2", 7 0, v00000179c0e978c0_0;  alias, 1 drivers
v00000179c0e478d0_0 .net "result", 7 0, L_00000179c0ea6c90;  alias, 1 drivers
L_00000179c0ea6c90 .delay 8 (2,2,2) L_00000179c0ea6c90/d;
L_00000179c0ea6c90/d .arith/sum 8, L_00000179c0e41c80, v00000179c0e978c0_0;
S_00000179c0e1e260 .scope module, "and1" "AndUnit" 4 51, 4 13 0, S_00000179c0e139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_00000179c0e41190/d .functor AND 8, L_00000179c0e41c80, v00000179c0e978c0_0, C4<11111111>, C4<11111111>;
L_00000179c0e41190 .delay 8 (1,1,1) L_00000179c0e41190/d;
v00000179c0e47790_0 .net "data1", 7 0, L_00000179c0e41c80;  alias, 1 drivers
v00000179c0e46e30_0 .net "data2", 7 0, v00000179c0e978c0_0;  alias, 1 drivers
v00000179c0e475b0_0 .net "result", 7 0, L_00000179c0e41190;  alias, 1 drivers
S_00000179c0e1e3f0 .scope module, "forward" "ForwardUnit" 4 49, 4 1 0, S_00000179c0e139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_00000179c0e416d0/d .functor BUFZ 8, v00000179c0e978c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000179c0e416d0 .delay 8 (1,1,1) L_00000179c0e416d0/d;
v00000179c0e47830_0 .net "data2", 7 0, v00000179c0e978c0_0;  alias, 1 drivers
v00000179c0e47970_0 .net "result", 7 0, L_00000179c0e416d0;  alias, 1 drivers
S_00000179c0e19d50 .scope module, "mux" "MuxUnit" 4 53, 4 25 0, S_00000179c0e139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 3 "select";
    .port_info 5 /OUTPUT 8 "result";
v00000179c0e46ed0_0 .net "I1", 7 0, L_00000179c0e416d0;  alias, 1 drivers
v00000179c0e46f70_0 .net "I2", 7 0, L_00000179c0ea6c90;  alias, 1 drivers
v00000179c0e46a70_0 .net "I3", 7 0, L_00000179c0e41190;  alias, 1 drivers
v00000179c0e46b10_0 .net "I4", 7 0, L_00000179c0e417b0;  alias, 1 drivers
v00000179c0e97d20_0 .var "result", 7 0;
v00000179c0e97dc0_0 .net "select", 2 0, v00000179c0e97280_0;  alias, 1 drivers
E_00000179c0e39e90/0 .event anyedge, v00000179c0e97dc0_0, v00000179c0e47970_0, v00000179c0e478d0_0, v00000179c0e475b0_0;
E_00000179c0e39e90/1 .event anyedge, v00000179c0e46b10_0;
E_00000179c0e39e90 .event/or E_00000179c0e39e90/0, E_00000179c0e39e90/1;
S_00000179c0e19ee0 .scope module, "or1" "OrUnit" 4 52, 4 19 0, S_00000179c0e139f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_00000179c0e417b0/d .functor OR 8, L_00000179c0e41c80, v00000179c0e978c0_0, C4<00000000>, C4<00000000>;
L_00000179c0e417b0 .delay 8 (1,1,1) L_00000179c0e417b0/d;
v00000179c0e96060_0 .net "data1", 7 0, L_00000179c0e41c80;  alias, 1 drivers
v00000179c0e97b40_0 .net "data2", 7 0, v00000179c0e978c0_0;  alias, 1 drivers
v00000179c0e96100_0 .net "result", 7 0, L_00000179c0e417b0;  alias, 1 drivers
S_00000179c0e10cc0 .scope module, "controlUnit1" "controlunit" 3 42, 5 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
v00000179c0e97280_0 .var "ALUop", 2 0;
v00000179c0e969c0_0 .var "branch", 0 0;
v00000179c0e96f60_0 .var "isregout", 0 0;
v00000179c0e97640_0 .var "istwoscomp", 0 0;
v00000179c0e96240_0 .var "jump", 0 0;
v00000179c0e97c80_0 .net "opcode", 7 0, v00000179c0e97780_0;  alias, 1 drivers
v00000179c0e96e20_0 .var "writeanable", 0 0;
E_00000179c0e3ac10 .event anyedge, v00000179c0e97c80_0;
S_00000179c0e10e50 .scope module, "dec" "decoder" 3 40, 6 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
    .port_info 6 /OUTPUT 8 "jumpOrbranch";
v00000179c0e976e0_0 .var "immediate", 7 0;
v00000179c0e961a0_0 .net "instruction", 31 0, o00000179c0e49488;  alias, 0 drivers
v00000179c0e967e0_0 .var "jumpOrbranch", 7 0;
v00000179c0e97780_0 .var "opcode", 7 0;
v00000179c0e97820_0 .var "readreg1", 2 0;
v00000179c0e96420_0 .var "readreg2", 2 0;
v00000179c0e96560_0 .var "writereg", 2 0;
E_00000179c0e3a450 .event anyedge, v00000179c0e961a0_0;
S_00000179c0e15310 .scope module, "leftshift1" "leftshift" 3 50, 7 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "result";
v00000179c0e962e0_0 .net *"_ivl_2", 29 0, L_00000179c0ea8310;  1 drivers
L_00000179c0eb0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000179c0e96a60_0 .net *"_ivl_4", 1 0, L_00000179c0eb0118;  1 drivers
v00000179c0e96ba0_0 .net "data1", 31 0, v00000179c0ea2960_0;  alias, 1 drivers
v00000179c0e96c40_0 .net "result", 31 0, L_00000179c0ea7a50;  alias, 1 drivers
L_00000179c0ea8310 .part v00000179c0ea2960_0, 0, 30;
L_00000179c0ea7a50 .concat [ 2 30 0 0], L_00000179c0eb0118, L_00000179c0ea8310;
S_00000179c0e154a0 .scope module, "mux1" "mux2x1" 3 45, 8 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v00000179c0e97000_0 .net "input1", 7 0, L_00000179c0e41b30;  alias, 1 drivers
v00000179c0e96380_0 .net "input2", 7 0, v00000179c0ea3c20_0;  alias, 1 drivers
v00000179c0e97e60_0 .var "out", 7 0;
v00000179c0e96600_0 .net "select", 0 0, v00000179c0e97640_0;  alias, 1 drivers
E_00000179c0e3ad10 .event anyedge, v00000179c0e97640_0, v00000179c0e96380_0, v00000179c0e97000_0;
S_00000179c0e04ba0 .scope module, "mux2" "mux2x1" 3 46, 8 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v00000179c0e96ec0_0 .net "input1", 7 0, v00000179c0e976e0_0;  alias, 1 drivers
v00000179c0e96740_0 .net "input2", 7 0, v00000179c0e97e60_0;  alias, 1 drivers
v00000179c0e978c0_0 .var "out", 7 0;
v00000179c0e970a0_0 .net "select", 0 0, v00000179c0e96f60_0;  alias, 1 drivers
E_00000179c0e3ae10 .event anyedge, v00000179c0e96f60_0, v00000179c0e97e60_0, v00000179c0e976e0_0;
S_00000179c0e04d30 .scope module, "mux32bit_control1" "mux32bit_control" 3 54, 9 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "result";
v00000179c0e97aa0_0 .net "branch", 0 0, v00000179c0e969c0_0;  alias, 1 drivers
v00000179c0e97140_0 .net "jump", 0 0, v00000179c0e96240_0;  alias, 1 drivers
v00000179c0e96880_0 .var "result", 0 0;
v00000179c0e971e0_0 .net "zero", 0 0, v00000179c0e97be0_0;  alias, 1 drivers
E_00000179c0e3aa50 .event anyedge, v00000179c0e97be0_0, v00000179c0e96240_0, v00000179c0e969c0_0;
S_00000179c0e230a0 .scope module, "pc1" "pc" 3 41, 10 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "leftshiftout";
    .port_info 3 /INPUT 1 "muxcontrol";
    .port_info 4 /OUTPUT 32 "PC_data";
v00000179c0e97500_0 .net "CLK", 0 0, o00000179c0e49ae8;  alias, 0 drivers
v00000179c0e975a0_0 .var "PC", 31 0;
v00000179c0e97320_0 .var "PC_data", 31 0;
v00000179c0e97960_0 .net "RESET", 0 0, o00000179c0e49b78;  alias, 0 drivers
v00000179c0e97a00_0 .net "leftshiftout", 31 0, L_00000179c0ea7a50;  alias, 1 drivers
v00000179c0e97f00_0 .net "muxcontrol", 0 0, v00000179c0e96880_0;  alias, 1 drivers
E_00000179c0e3ad90 .event posedge, v00000179c0e97500_0;
S_00000179c0ea1220 .scope module, "regfile" "reg_file" 3 43, 11 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_00000179c0e41c80/d .functor BUFZ 8, L_00000179c0ea68d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000179c0e41c80 .delay 8 (2,2,2) L_00000179c0e41c80/d;
L_00000179c0e41b30/d .functor BUFZ 8, L_00000179c0ea7550, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000179c0e41b30 .delay 8 (2,2,2) L_00000179c0e41b30/d;
v00000179c0ea3900_0 .net "CLOCK", 0 0, o00000179c0e49ae8;  alias, 0 drivers
v00000179c0ea25a0_0 .net "IN", 7 0, v00000179c0e97d20_0;  alias, 1 drivers
v00000179c0ea2140_0 .net "INADDRESS", 2 0, v00000179c0e96560_0;  alias, 1 drivers
v00000179c0ea2280_0 .net "OUT1", 7 0, L_00000179c0e41c80;  alias, 1 drivers
v00000179c0ea2820_0 .net "OUT1ADDRESS", 2 0, v00000179c0e97820_0;  alias, 1 drivers
v00000179c0ea2fa0_0 .net "OUT2", 7 0, L_00000179c0e41b30;  alias, 1 drivers
v00000179c0ea21e0_0 .net "OUT2ADDRESS", 2 0, v00000179c0e96420_0;  alias, 1 drivers
v00000179c0ea3ae0 .array "REGISTER", 0 7, 7 0;
v00000179c0ea3360_0 .net "RESET", 0 0, o00000179c0e49b78;  alias, 0 drivers
v00000179c0ea3e00_0 .net "WRITE", 0 0, v00000179c0e96e20_0;  alias, 1 drivers
v00000179c0ea2b40_0 .net *"_ivl_0", 7 0, L_00000179c0ea68d0;  1 drivers
v00000179c0ea3b80_0 .net *"_ivl_10", 4 0, L_00000179c0ea7870;  1 drivers
L_00000179c0eb00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000179c0ea2500_0 .net *"_ivl_13", 1 0, L_00000179c0eb00d0;  1 drivers
v00000179c0ea3400_0 .net *"_ivl_2", 4 0, L_00000179c0ea83b0;  1 drivers
L_00000179c0eb0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000179c0ea2f00_0 .net *"_ivl_5", 1 0, L_00000179c0eb0088;  1 drivers
v00000179c0ea32c0_0 .net *"_ivl_8", 7 0, L_00000179c0ea7550;  1 drivers
v00000179c0ea26e0_0 .var/i "i", 31 0;
L_00000179c0ea68d0 .array/port v00000179c0ea3ae0, L_00000179c0ea83b0;
L_00000179c0ea83b0 .concat [ 3 2 0 0], v00000179c0e97820_0, L_00000179c0eb0088;
L_00000179c0ea7550 .array/port v00000179c0ea3ae0, L_00000179c0ea7870;
L_00000179c0ea7870 .concat [ 3 2 0 0], v00000179c0e96420_0, L_00000179c0eb00d0;
S_00000179c0ea13b0 .scope module, "signextend1" "signextend" 3 49, 12 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /OUTPUT 32 "result";
v00000179c0ea30e0_0 .net "data", 7 0, v00000179c0e967e0_0;  alias, 1 drivers
v00000179c0ea2960_0 .var "result", 31 0;
E_00000179c0e3a890 .event anyedge, v00000179c0e967e0_0;
S_00000179c0ea1860 .scope module, "twoscom" "twocomp" 3 44, 13 1 0, S_00000179c0e24b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v00000179c0ea2be0_0 .net "input_nupm", 7 0, L_00000179c0e41b30;  alias, 1 drivers
v00000179c0ea3c20_0 .var/s "output_nupm", 7 0;
E_00000179c0e3a6d0 .event anyedge, v00000179c0e97000_0;
S_00000179c0e19850 .scope module, "mux32bit" "mux32bit" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "result";
o00000179c0e4a118 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000179c0ea37c0_0 .net "I0", 31 0, o00000179c0e4a118;  0 drivers
o00000179c0e4a148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000179c0ea39a0_0 .net "I1", 31 0, o00000179c0e4a148;  0 drivers
v00000179c0ea7050_0 .var "result", 31 0;
o00000179c0e4a1a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000179c0ea6bf0_0 .net "select", 0 0, o00000179c0e4a1a8;  0 drivers
E_00000179c0e3a910 .event anyedge, v00000179c0ea6bf0_0, v00000179c0ea39a0_0, v00000179c0ea37c0_0;
S_00000179c0e199e0 .scope module, "zero_out" "zero_out" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "result";
    .port_info 1 /OUTPUT 1 "data";
v00000179c0ea70f0_0 .var "data", 0 0;
o00000179c0e4a2c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000179c0ea7e10_0 .net "result", 7 0, o00000179c0e4a2c8;  0 drivers
E_00000179c0e3a250 .event anyedge, v00000179c0ea7e10_0;
    .scope S_00000179c0e10e50;
T_0 ;
    %wait E_00000179c0e3a450;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000179c0e97780_0, 0, 8;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000179c0e96560_0, 0, 3;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000179c0e97820_0, 0, 3;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000179c0e96420_0, 0, 3;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000179c0e976e0_0, 0, 8;
    %load/vec4 v00000179c0e961a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000179c0e967e0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000179c0e230a0;
T_1 ;
    %wait E_00000179c0e3ad90;
    %load/vec4 v00000179c0e97960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000179c0e97320_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000179c0e97f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000179c0e97320_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000179c0e97320_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000179c0e97a00_0;
    %load/vec4 v00000179c0e97320_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %add;
    %assign/vec4 v00000179c0e97320_0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000179c0e10cc0;
T_2 ;
    %wait E_00000179c0e3ac10;
    %load/vec4 v00000179c0e97c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96f60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000179c0e97280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e969c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e96240_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000179c0ea1220;
T_3 ;
    %wait E_00000179c0e3ad90;
    %load/vec4 v00000179c0ea3360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000179c0ea26e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000179c0ea26e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000179c0ea26e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179c0ea3ae0, 0, 4;
    %load/vec4 v00000179c0ea26e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000179c0ea26e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000179c0ea3e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v00000179c0ea25a0_0;
    %load/vec4 v00000179c0ea2140_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000179c0ea3ae0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000179c0ea1860;
T_4 ;
    %wait E_00000179c0e3a6d0;
    %delay 1, 0;
    %load/vec4 v00000179c0ea2be0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000179c0ea3c20_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000179c0e154a0;
T_5 ;
    %wait E_00000179c0e3ad10;
    %load/vec4 v00000179c0e96600_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000179c0e97000_0;
    %store/vec4 v00000179c0e97e60_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000179c0e96380_0;
    %store/vec4 v00000179c0e97e60_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000179c0e04ba0;
T_6 ;
    %wait E_00000179c0e3ae10;
    %load/vec4 v00000179c0e970a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000179c0e96ec0_0;
    %store/vec4 v00000179c0e978c0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000179c0e96740_0;
    %store/vec4 v00000179c0e978c0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000179c0e19d50;
T_7 ;
    %wait E_00000179c0e39e90;
    %load/vec4 v00000179c0e97dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000179c0e97d20_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000179c0e46ed0_0;
    %assign/vec4 v00000179c0e97d20_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000179c0e46f70_0;
    %assign/vec4 v00000179c0e97d20_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000179c0e46a70_0;
    %assign/vec4 v00000179c0e97d20_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000179c0e46b10_0;
    %assign/vec4 v00000179c0e97d20_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000179c0e139f0;
T_8 ;
    %wait E_00000179c0e39950;
    %load/vec4 v00000179c0e964c0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000179c0e96ce0_0;
    %pad/u 8;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0e97be0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0e97be0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000179c0ea13b0;
T_9 ;
    %wait E_00000179c0e3a890;
    %load/vec4 v00000179c0ea30e0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 255, 0, 24;
    %load/vec4 v00000179c0ea30e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000179c0ea2960_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000179c0ea30e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000179c0ea2960_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000179c0e04d30;
T_10 ;
    %wait E_00000179c0e3aa50;
    %load/vec4 v00000179c0e971e0_0;
    %load/vec4 v00000179c0e97140_0;
    %and;
    %load/vec4 v00000179c0e97aa0_0;
    %or;
    %store/vec4 v00000179c0e96880_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000179c0e19850;
T_11 ;
    %wait E_00000179c0e3a910;
    %load/vec4 v00000179c0ea6bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000179c0ea39a0_0;
    %store/vec4 v00000179c0ea7050_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000179c0ea37c0_0;
    %store/vec4 v00000179c0ea7050_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000179c0e199e0;
T_12 ;
    %wait E_00000179c0e3a250;
    %load/vec4 v00000179c0ea7e10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000179c0ea70f0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000179c0ea70f0_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./32bitadder.v";
    "cpu.v";
    "./alu.v";
    "./controlunit.v";
    "./decoder.v";
    "./leftshift.v";
    "./mux2x1.v";
    "./32bitmux_control.v";
    "./pc.v";
    "./reg_file.v";
    "./signextend.v";
    "./2scompement.v";
    "./32bitmux.v";
    "./zero.v";
