/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [35:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_2z[4]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_9z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z & celloutsig_0_12z);
  assign celloutsig_0_37z = !(celloutsig_0_13z ? celloutsig_0_30z : celloutsig_0_12z);
  assign celloutsig_0_2z = !(in_data[49] ? celloutsig_0_1z[0] : celloutsig_0_1z[2]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | in_data[33]) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z[1] | celloutsig_0_13z) & (celloutsig_0_8z[2] | celloutsig_0_13z));
  assign celloutsig_1_6z = celloutsig_1_2z[3] ^ celloutsig_1_3z;
  assign celloutsig_0_4z = celloutsig_0_1z[1] ^ _00_;
  assign celloutsig_0_16z = celloutsig_0_6z[11:0] + { in_data[65:59], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { in_data[180:178], celloutsig_1_0z, celloutsig_1_0z };
  reg [4:0] _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[4:2], _00_, _02_[0] } = _14_;
  reg [11:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 12'h000;
    else _15_ <= { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, 1'h1 };
  assign out_data[139:128] = _15_;
  assign celloutsig_0_36z = celloutsig_0_33z[3:1] / { 1'h1, celloutsig_0_28z, celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_6z[12:2], celloutsig_0_0z, celloutsig_0_7z, _02_[4:2], _00_, _02_[0], celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, in_data[51:40], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, _02_[4:2], _00_, _02_[0], in_data[0] };
  assign celloutsig_0_11z = { celloutsig_0_8z[7:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[9:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, _02_[4:2], _00_, _02_[0] };
  assign celloutsig_0_18z = in_data[60:46] / { 1'h1, in_data[72:59] };
  assign celloutsig_1_5z = { celloutsig_1_2z[5:4], _01_ } == { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_4z[4:2] == in_data[131:129];
  assign celloutsig_0_30z = { celloutsig_0_11z[31:16], celloutsig_0_4z } === { celloutsig_0_16z[8:3], celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[158:150] > in_data[123:115];
  assign celloutsig_0_7z = ! { celloutsig_0_6z[2:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[170] ? in_data[178:174] : _01_;
  assign celloutsig_0_25z = celloutsig_0_12z ? celloutsig_0_6z : { celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_26z = celloutsig_0_25z[6] ? { in_data[95:87], celloutsig_0_23z } : { celloutsig_0_25z[10:7], 1'h0, celloutsig_0_25z[5:2], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z, 1'h1, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_13z } !== in_data[120:113];
  assign celloutsig_0_33z = ~ { celloutsig_0_1z[0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_6z = ~ { in_data[27:23], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, _02_[4:2], _00_, _02_[0] };
  assign celloutsig_1_10z = & { celloutsig_1_5z, celloutsig_1_2z, _01_[4:3], celloutsig_1_0z };
  assign celloutsig_0_12z = & celloutsig_0_8z[21:19];
  assign celloutsig_1_8z = ~^ { _01_[1:0], celloutsig_1_2z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_9z[11:7], celloutsig_0_7z };
  assign celloutsig_0_23z = ~^ celloutsig_0_11z[27:22];
  assign celloutsig_0_28z = ~^ { _02_[4:2], _00_ };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } >> { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_0z, _01_ } <<< { _01_[1], _01_ };
  assign celloutsig_1_13z = { in_data[118:116], celloutsig_1_6z } - in_data[110:107];
  assign celloutsig_0_9z = { celloutsig_0_8z[6:0], _02_[4:2], _00_, _02_[0] } - in_data[30:19];
  assign celloutsig_0_1z = in_data[71:69] - { in_data[27:26], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[22] & in_data[22]) | (in_data[9] & in_data[44]));
  assign celloutsig_0_35z = ~((celloutsig_0_17z & celloutsig_0_10z) | (celloutsig_0_18z[1] & _00_));
  assign _02_[1] = _00_;
  assign { out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
