

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 21:01:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lk_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lk_offset"   --->   Operation 17 'read' 'lk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lk_offset_cast = zext i5 %lk_offset_read"   --->   Operation 18 'zext' 'lk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %lk_offset_cast" [clefia.c:114]   --->   Operation 19 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 20 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln246 = add i5 %lk_offset_read, i5 1" [clefia.c:246]   --->   Operation 21 'add' 'add_ln246' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %add_ln246" [clefia.c:246]   --->   Operation 22 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lk_addr_63 = getelementptr i8 %lk, i64 0, i64 %zext_ln246" [clefia.c:246]   --->   Operation 23 'getelementptr' 'lk_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_63" [clefia.c:246]   --->   Operation 24 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 25 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 26 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_63" [clefia.c:246]   --->   Operation 27 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 29 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %lk_offset_read, i5 2" [clefia.c:247]   --->   Operation 30 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [clefia.c:247]   --->   Operation 31 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lk_addr_64 = getelementptr i8 %lk, i64 0, i64 %zext_ln247" [clefia.c:247]   --->   Operation 32 'getelementptr' 'lk_addr_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_64" [clefia.c:247]   --->   Operation 33 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln248 = add i5 %lk_offset_read, i5 3" [clefia.c:248]   --->   Operation 34 'add' 'add_ln248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %add_ln248" [clefia.c:248]   --->   Operation 35 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lk_addr_65 = getelementptr i8 %lk, i64 0, i64 %zext_ln248" [clefia.c:248]   --->   Operation 36 'getelementptr' 'lk_addr_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_65" [clefia.c:248]   --->   Operation 37 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_64" [clefia.c:247]   --->   Operation 39 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 41 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_65" [clefia.c:248]   --->   Operation 42 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 43 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 44 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln249 = add i5 %lk_offset_read, i5 4" [clefia.c:249]   --->   Operation 45 'add' 'add_ln249' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %add_ln249" [clefia.c:249]   --->   Operation 46 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lk_addr_66 = getelementptr i8 %lk, i64 0, i64 %zext_ln249" [clefia.c:249]   --->   Operation 47 'getelementptr' 'lk_addr_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_66" [clefia.c:249]   --->   Operation 48 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln250 = add i5 %lk_offset_read, i5 5" [clefia.c:250]   --->   Operation 49 'add' 'add_ln250' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %add_ln250" [clefia.c:250]   --->   Operation 50 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lk_addr_67 = getelementptr i8 %lk, i64 0, i64 %zext_ln250" [clefia.c:250]   --->   Operation 51 'getelementptr' 'lk_addr_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_67" [clefia.c:250]   --->   Operation 52 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 53 [1/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_66" [clefia.c:249]   --->   Operation 53 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 54 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 55 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_67" [clefia.c:250]   --->   Operation 56 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 57 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 58 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln251 = add i5 %lk_offset_read, i5 6" [clefia.c:251]   --->   Operation 59 'add' 'add_ln251' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i5 %add_ln251" [clefia.c:251]   --->   Operation 60 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%lk_addr_68 = getelementptr i8 %lk, i64 0, i64 %zext_ln251" [clefia.c:251]   --->   Operation 61 'getelementptr' 'lk_addr_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_68" [clefia.c:251]   --->   Operation 62 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln252 = add i5 %lk_offset_read, i5 7" [clefia.c:252]   --->   Operation 63 'add' 'add_ln252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %add_ln252" [clefia.c:252]   --->   Operation 64 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%lk_addr_69 = getelementptr i8 %lk, i64 0, i64 %zext_ln252" [clefia.c:252]   --->   Operation 65 'getelementptr' 'lk_addr_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_69" [clefia.c:252]   --->   Operation 66 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 67 [1/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_68" [clefia.c:251]   --->   Operation 67 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 68 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 69 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_69" [clefia.c:252]   --->   Operation 70 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 71 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln253 = add i5 %lk_offset_read, i5 15" [clefia.c:253]   --->   Operation 72 'add' 'add_ln253' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %add_ln253" [clefia.c:253]   --->   Operation 73 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lk_addr_70 = getelementptr i8 %lk, i64 0, i64 %zext_ln253" [clefia.c:253]   --->   Operation 74 'getelementptr' 'lk_addr_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_70" [clefia.c:253]   --->   Operation 75 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 76 'trunc' 'trunc_ln253_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln255 = add i5 %lk_offset_read, i5 8" [clefia.c:255]   --->   Operation 77 'add' 'add_ln255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %add_ln255" [clefia.c:255]   --->   Operation 78 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lk_addr_71 = getelementptr i8 %lk, i64 0, i64 %zext_ln255" [clefia.c:255]   --->   Operation 79 'getelementptr' 'lk_addr_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_71" [clefia.c:255]   --->   Operation 80 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_70" [clefia.c:253]   --->   Operation 81 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 82 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_71" [clefia.c:255]   --->   Operation 83 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln256 = add i5 %lk_offset_read, i5 9" [clefia.c:256]   --->   Operation 85 'add' 'add_ln256' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i5 %add_ln256" [clefia.c:256]   --->   Operation 86 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%lk_addr_72 = getelementptr i8 %lk, i64 0, i64 %zext_ln256" [clefia.c:256]   --->   Operation 87 'getelementptr' 'lk_addr_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_72" [clefia.c:256]   --->   Operation 88 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 89 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln257 = add i5 %lk_offset_read, i5 10" [clefia.c:257]   --->   Operation 90 'add' 'add_ln257' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [clefia.c:257]   --->   Operation 91 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lk_addr_73 = getelementptr i8 %lk, i64 0, i64 %zext_ln257" [clefia.c:257]   --->   Operation 92 'getelementptr' 'lk_addr_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_73" [clefia.c:257]   --->   Operation 93 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 94 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 95 [1/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_72" [clefia.c:256]   --->   Operation 95 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 96 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_73" [clefia.c:257]   --->   Operation 97 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 98 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 99 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %lk_offset_read, i5 11" [clefia.c:258]   --->   Operation 100 'add' 'add_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %add_ln258" [clefia.c:258]   --->   Operation 101 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%lk_addr_74 = getelementptr i8 %lk, i64 0, i64 %zext_ln258" [clefia.c:258]   --->   Operation 102 'getelementptr' 'lk_addr_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_74" [clefia.c:258]   --->   Operation 103 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 104 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.78ns)   --->   "%add_ln259 = add i5 %lk_offset_read, i5 12" [clefia.c:259]   --->   Operation 105 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %add_ln259" [clefia.c:259]   --->   Operation 106 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%lk_addr_75 = getelementptr i8 %lk, i64 0, i64 %zext_ln259" [clefia.c:259]   --->   Operation 107 'getelementptr' 'lk_addr_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_75" [clefia.c:259]   --->   Operation 108 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 109 [1/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_74" [clefia.c:258]   --->   Operation 109 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 110 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_75" [clefia.c:259]   --->   Operation 111 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 112 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 113 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln260 = add i5 %lk_offset_read, i5 13" [clefia.c:260]   --->   Operation 114 'add' 'add_ln260' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %add_ln260" [clefia.c:260]   --->   Operation 115 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%lk_addr_76 = getelementptr i8 %lk, i64 0, i64 %zext_ln260" [clefia.c:260]   --->   Operation 116 'getelementptr' 'lk_addr_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_76" [clefia.c:260]   --->   Operation 117 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 118 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln261 = add i5 %lk_offset_read, i5 14" [clefia.c:261]   --->   Operation 119 'add' 'add_ln261' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %add_ln261" [clefia.c:261]   --->   Operation 120 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%lk_addr_77 = getelementptr i8 %lk, i64 0, i64 %zext_ln261" [clefia.c:261]   --->   Operation 121 'getelementptr' 'lk_addr_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_77" [clefia.c:261]   --->   Operation 122 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 123 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%t_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 124 'bitconcatenate' 't_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_76" [clefia.c:260]   --->   Operation 125 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 126 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_77" [clefia.c:261]   --->   Operation 127 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 128 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 129 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 130 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t, i5 %lk_addr" [clefia.c:117]   --->   Operation 131 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_31, i5 %lk_addr_63" [clefia.c:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%t_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 133 'bitconcatenate' 't_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%t_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 134 'bitconcatenate' 't_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_32, i5 %lk_addr_64" [clefia.c:117]   --->   Operation 135 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_33, i5 %lk_addr_65" [clefia.c:117]   --->   Operation 136 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%t_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 137 'bitconcatenate' 't_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%t_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 138 'bitconcatenate' 't_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_34, i5 %lk_addr_66" [clefia.c:117]   --->   Operation 139 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_35, i5 %lk_addr_67" [clefia.c:117]   --->   Operation 140 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%t_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 141 'bitconcatenate' 't_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%t_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_1, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 142 'bitconcatenate' 't_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_36, i5 %lk_addr_68" [clefia.c:117]   --->   Operation 143 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_37, i5 %lk_addr_69" [clefia.c:117]   --->   Operation 144 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%t_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255]   --->   Operation 145 'bitconcatenate' 't_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%t_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_160" [clefia.c:256]   --->   Operation 146 'bitconcatenate' 't_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_38, i5 %lk_addr_71" [clefia.c:117]   --->   Operation 147 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_39, i5 %lk_addr_72" [clefia.c:117]   --->   Operation 148 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%t_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_161" [clefia.c:257]   --->   Operation 149 'bitconcatenate' 't_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%t_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_162" [clefia.c:258]   --->   Operation 150 'bitconcatenate' 't_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_40, i5 %lk_addr_73" [clefia.c:117]   --->   Operation 151 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_41, i5 %lk_addr_74" [clefia.c:117]   --->   Operation 152 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%t_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_163" [clefia.c:259]   --->   Operation 153 'bitconcatenate' 't_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%t_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_164" [clefia.c:260]   --->   Operation 154 'bitconcatenate' 't_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_42, i5 %lk_addr_75" [clefia.c:117]   --->   Operation 155 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_43, i5 %lk_addr_76" [clefia.c:117]   --->   Operation 156 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%t_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_165" [clefia.c:261]   --->   Operation 157 'bitconcatenate' 't_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%t_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_166" [clefia.c:262]   --->   Operation 158 'bitconcatenate' 't_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_44, i5 %lk_addr_77" [clefia.c:117]   --->   Operation 159 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_45, i5 %lk_addr_70" [clefia.c:117]   --->   Operation 160 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 161 'ret' 'ret_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ lk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lk_offset_read (read          ) [ 00111111100000000]
lk_offset_cast (zext          ) [ 00000000000000000]
lk_addr        (getelementptr ) [ 00111111110000000]
add_ln246      (add           ) [ 00000000000000000]
zext_ln246     (zext          ) [ 00000000000000000]
lk_addr_63     (getelementptr ) [ 00111111110000000]
lk_load        (load          ) [ 00000000000000000]
trunc_ln246    (trunc         ) [ 00011111110000000]
lk_load_1      (load          ) [ 00000000000000000]
lshr_ln        (partselect    ) [ 00011111110000000]
trunc_ln247    (trunc         ) [ 00011111110000000]
add_ln247      (add           ) [ 00000000000000000]
zext_ln247     (zext          ) [ 00000000000000000]
lk_addr_64     (getelementptr ) [ 00011111111000000]
add_ln248      (add           ) [ 00000000000000000]
zext_ln248     (zext          ) [ 00000000000000000]
lk_addr_65     (getelementptr ) [ 00011111111000000]
tmp_s          (partselect    ) [ 00011111111111000]
lk_load_2      (load          ) [ 00000000000000000]
lshr_ln1       (partselect    ) [ 00001111110000000]
trunc_ln248    (trunc         ) [ 00001111111000000]
lk_load_3      (load          ) [ 00000000000000000]
lshr_ln2       (partselect    ) [ 00001111111000000]
trunc_ln249    (trunc         ) [ 00001111111000000]
add_ln249      (add           ) [ 00000000000000000]
zext_ln249     (zext          ) [ 00000000000000000]
lk_addr_66     (getelementptr ) [ 00001111111100000]
add_ln250      (add           ) [ 00000000000000000]
zext_ln250     (zext          ) [ 00000000000000000]
lk_addr_67     (getelementptr ) [ 00001111111100000]
lk_load_4      (load          ) [ 00000000000000000]
lshr_ln3       (partselect    ) [ 00000111111000000]
trunc_ln250    (trunc         ) [ 00000111111100000]
lk_load_5      (load          ) [ 00000000000000000]
lshr_ln4       (partselect    ) [ 00000111111100000]
trunc_ln251    (trunc         ) [ 00000111111100000]
add_ln251      (add           ) [ 00000000000000000]
zext_ln251     (zext          ) [ 00000000000000000]
lk_addr_68     (getelementptr ) [ 00000111111110000]
add_ln252      (add           ) [ 00000000000000000]
zext_ln252     (zext          ) [ 00000000000000000]
lk_addr_69     (getelementptr ) [ 00000111111110000]
lk_load_6      (load          ) [ 00000000000000000]
lshr_ln5       (partselect    ) [ 00000011111100000]
trunc_ln252    (trunc         ) [ 00000011111110000]
lk_load_7      (load          ) [ 00000000000000000]
lshr_ln6       (partselect    ) [ 00000011111110000]
add_ln253      (add           ) [ 00000000000000000]
zext_ln253     (zext          ) [ 00000000000000000]
lk_addr_70     (getelementptr ) [ 00000011111111111]
trunc_ln253_1  (trunc         ) [ 00000011111110000]
add_ln255      (add           ) [ 00000000000000000]
zext_ln255     (zext          ) [ 00000000000000000]
lk_addr_71     (getelementptr ) [ 00000011111111000]
lk_load_8      (load          ) [ 00000000000000000]
trunc_ln253    (trunc         ) [ 00000001111110000]
lk_load_9      (load          ) [ 00000000000000000]
tmp            (bitselect     ) [ 00000001111111000]
add_ln256      (add           ) [ 00000000000000000]
zext_ln256     (zext          ) [ 00000000000000000]
lk_addr_72     (getelementptr ) [ 00000001111111000]
trunc_ln256    (trunc         ) [ 00000001111111000]
add_ln257      (add           ) [ 00000000000000000]
zext_ln257     (zext          ) [ 00000000000000000]
lk_addr_73     (getelementptr ) [ 00000001111111100]
tmp_166        (bitselect     ) [ 00000001111111111]
lk_load_10     (load          ) [ 00000000000000000]
tmp_160        (bitselect     ) [ 00000000111111000]
lk_load_11     (load          ) [ 00000000000000000]
tmp_161        (bitselect     ) [ 00000000111111100]
trunc_ln257    (trunc         ) [ 00000000111111100]
add_ln258      (add           ) [ 00000000000000000]
zext_ln258     (zext          ) [ 00000000000000000]
lk_addr_74     (getelementptr ) [ 00000000111111100]
trunc_ln258    (trunc         ) [ 00000000111111100]
add_ln259      (add           ) [ 00000000000000000]
zext_ln259     (zext          ) [ 00000000000000000]
lk_addr_75     (getelementptr ) [ 00000000111111110]
lk_load_12     (load          ) [ 00000000000000000]
tmp_162        (bitselect     ) [ 00000000011111100]
lk_load_13     (load          ) [ 00000000000000000]
tmp_163        (bitselect     ) [ 00000000011111110]
trunc_ln259    (trunc         ) [ 00000000011111110]
add_ln260      (add           ) [ 00000000000000000]
zext_ln260     (zext          ) [ 00000000000000000]
lk_addr_76     (getelementptr ) [ 00000000011111110]
trunc_ln260    (trunc         ) [ 00000000011111110]
add_ln261      (add           ) [ 00000000000000000]
zext_ln261     (zext          ) [ 00000000000000000]
lk_addr_77     (getelementptr ) [ 00000000011111111]
t              (bitconcatenate) [ 00000000000000000]
t_31           (bitconcatenate) [ 00000000000000000]
lk_load_14     (load          ) [ 00000000000000000]
tmp_164        (bitselect     ) [ 00000000001111110]
lk_load_15     (load          ) [ 00000000000000000]
tmp_165        (bitselect     ) [ 00000000001111111]
trunc_ln261    (trunc         ) [ 00000000001111111]
trunc_ln262    (trunc         ) [ 00000000001111111]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_32           (bitconcatenate) [ 00000000000000000]
t_33           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_34           (bitconcatenate) [ 00000000000000000]
t_35           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_36           (bitconcatenate) [ 00000000000000000]
t_37           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_38           (bitconcatenate) [ 00000000000000000]
t_39           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_40           (bitconcatenate) [ 00000000000000000]
t_41           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_42           (bitconcatenate) [ 00000000000000000]
t_43           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
t_44           (bitconcatenate) [ 00000000000000000]
t_45           (bitconcatenate) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
store_ln117    (store         ) [ 00000000000000000]
ret_ln265      (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lk_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="lk_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="5" slack="0"/>
<pin id="53" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lk_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="lk_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="5" slack="0"/>
<pin id="69" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
<pin id="71" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lk_load/1 lk_load_1/1 lk_load_2/2 lk_load_3/2 lk_load_4/3 lk_load_5/3 lk_load_6/4 lk_load_7/4 lk_load_8/5 lk_load_9/5 lk_load_10/6 lk_load_11/6 lk_load_12/7 lk_load_13/7 lk_load_14/8 lk_load_15/8 store_ln117/9 store_ln117/9 store_ln117/10 store_ln117/10 store_ln117/11 store_ln117/11 store_ln117/12 store_ln117/12 store_ln117/13 store_ln117/13 store_ln117/14 store_ln117/14 store_ln117/15 store_ln117/15 store_ln117/16 store_ln117/16 "/>
</bind>
</comp>

<comp id="73" class="1004" name="lk_addr_63_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_63/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="lk_addr_64_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_64/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="lk_addr_65_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_65/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lk_addr_66_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_66/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="lk_addr_67_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_67/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="lk_addr_68_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_68/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="lk_addr_69_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_69/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="lk_addr_70_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_70/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="lk_addr_71_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_71/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="lk_addr_72_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_72/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lk_addr_73_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_73/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lk_addr_74_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_74/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="lk_addr_75_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_75/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lk_addr_76_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_76/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="lk_addr_77_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr_77/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="1" index="4" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 lshr_ln2/3 lshr_ln4/4 lshr_ln6/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="4" slack="0"/>
<pin id="208" dir="1" index="4" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 lshr_ln1/3 lshr_ln3/4 lshr_ln5/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 tmp_161/7 tmp_163/8 tmp_165/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_166/6 tmp_160/7 tmp_162/8 tmp_164/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lk_offset_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lk_offset_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln246_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln246_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln246_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln246/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln247_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln247_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln247_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln248_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln248_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln248_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln248/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln249_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln249_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="2"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln249_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln250_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="2"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln250_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln250_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln251_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln251_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="3"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln251_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln252_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="3"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln252_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln252_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln253_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="4"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln253_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln253_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln255_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="4"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln255_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln253_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln256_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="5"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln256_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln256_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln257_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="5"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln257_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln257_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln258_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="6"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln258/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln258_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln258_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln258/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln259_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="6"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln259_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln259_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln259/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln260_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="7"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln260_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln260_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln260/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln261_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="7"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln261_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="t_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="7"/>
<pin id="444" dir="0" index="2" bw="7" slack="7"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="t_31_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="7"/>
<pin id="451" dir="0" index="2" bw="7" slack="6"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_31/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln261_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln262_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="t_32_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="7"/>
<pin id="466" dir="0" index="2" bw="7" slack="7"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_32/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="t_33_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="7"/>
<pin id="473" dir="0" index="2" bw="7" slack="6"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_33/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="t_34_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="7"/>
<pin id="480" dir="0" index="2" bw="7" slack="7"/>
<pin id="481" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_34/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="t_35_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="7"/>
<pin id="487" dir="0" index="2" bw="7" slack="6"/>
<pin id="488" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_35/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="t_36_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="7"/>
<pin id="494" dir="0" index="2" bw="7" slack="7"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_36/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="t_37_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="7"/>
<pin id="501" dir="0" index="2" bw="7" slack="6"/>
<pin id="502" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_37/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="t_38_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="11"/>
<pin id="508" dir="0" index="2" bw="1" slack="7"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_38/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="t_39_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="7" slack="7"/>
<pin id="515" dir="0" index="2" bw="1" slack="6"/>
<pin id="516" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_39/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="t_40_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="7"/>
<pin id="522" dir="0" index="2" bw="1" slack="7"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_40/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="t_41_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="7"/>
<pin id="529" dir="0" index="2" bw="1" slack="6"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_41/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="t_42_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="7" slack="7"/>
<pin id="536" dir="0" index="2" bw="1" slack="7"/>
<pin id="537" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_42/15 "/>
</bind>
</comp>

<comp id="540" class="1004" name="t_43_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="7"/>
<pin id="543" dir="0" index="2" bw="1" slack="6"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_43/15 "/>
</bind>
</comp>

<comp id="547" class="1004" name="t_44_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="7"/>
<pin id="550" dir="0" index="2" bw="1" slack="7"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_44/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="t_45_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="7"/>
<pin id="557" dir="0" index="2" bw="1" slack="10"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_45/16 "/>
</bind>
</comp>

<comp id="561" class="1005" name="lk_offset_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_offset_read "/>
</bind>
</comp>

<comp id="579" class="1005" name="lk_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="1"/>
<pin id="581" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="lk_addr_63_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="1"/>
<pin id="586" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_63 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln246_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="7"/>
<pin id="591" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln246 "/>
</bind>
</comp>

<comp id="594" class="1005" name="lshr_ln_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="7"/>
<pin id="596" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="599" class="1005" name="trunc_ln247_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="7"/>
<pin id="601" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln247 "/>
</bind>
</comp>

<comp id="604" class="1005" name="lk_addr_64_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="1"/>
<pin id="606" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_64 "/>
</bind>
</comp>

<comp id="609" class="1005" name="lk_addr_65_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_65 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_s_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="11"/>
<pin id="616" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="619" class="1005" name="lshr_ln1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="6"/>
<pin id="621" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="trunc_ln248_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="7"/>
<pin id="626" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln248 "/>
</bind>
</comp>

<comp id="629" class="1005" name="lshr_ln2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="7"/>
<pin id="631" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln249_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="7"/>
<pin id="636" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln249 "/>
</bind>
</comp>

<comp id="639" class="1005" name="lk_addr_66_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_66 "/>
</bind>
</comp>

<comp id="644" class="1005" name="lk_addr_67_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_67 "/>
</bind>
</comp>

<comp id="649" class="1005" name="lshr_ln3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="6"/>
<pin id="651" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln250_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="7"/>
<pin id="656" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="659" class="1005" name="lshr_ln4_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="7"/>
<pin id="661" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="664" class="1005" name="trunc_ln251_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="7"/>
<pin id="666" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln251 "/>
</bind>
</comp>

<comp id="669" class="1005" name="lk_addr_68_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="1"/>
<pin id="671" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_68 "/>
</bind>
</comp>

<comp id="674" class="1005" name="lk_addr_69_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="1"/>
<pin id="676" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_69 "/>
</bind>
</comp>

<comp id="679" class="1005" name="lshr_ln5_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="6"/>
<pin id="681" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="trunc_ln252_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="7"/>
<pin id="686" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln252 "/>
</bind>
</comp>

<comp id="689" class="1005" name="lshr_ln6_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="7"/>
<pin id="691" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln6 "/>
</bind>
</comp>

<comp id="694" class="1005" name="lk_addr_70_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="1"/>
<pin id="696" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_70 "/>
</bind>
</comp>

<comp id="700" class="1005" name="trunc_ln253_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="7"/>
<pin id="702" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln253_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="lk_addr_71_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_71 "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln253_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="6"/>
<pin id="713" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln253 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="7"/>
<pin id="718" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="721" class="1005" name="lk_addr_72_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_72 "/>
</bind>
</comp>

<comp id="727" class="1005" name="trunc_ln256_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="7"/>
<pin id="729" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln256 "/>
</bind>
</comp>

<comp id="732" class="1005" name="lk_addr_73_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_73 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_166_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="10"/>
<pin id="740" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_160_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="6"/>
<pin id="745" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_161_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="7"/>
<pin id="750" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="753" class="1005" name="trunc_ln257_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="7"/>
<pin id="755" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln257 "/>
</bind>
</comp>

<comp id="758" class="1005" name="lk_addr_74_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="1"/>
<pin id="760" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_74 "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln258_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="7"/>
<pin id="766" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln258 "/>
</bind>
</comp>

<comp id="769" class="1005" name="lk_addr_75_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_75 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_162_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="6"/>
<pin id="777" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_163_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="7"/>
<pin id="782" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="785" class="1005" name="trunc_ln259_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="7"/>
<pin id="787" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln259 "/>
</bind>
</comp>

<comp id="790" class="1005" name="lk_addr_76_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="1"/>
<pin id="792" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_76 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln260_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="7" slack="7"/>
<pin id="798" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln260 "/>
</bind>
</comp>

<comp id="801" class="1005" name="lk_addr_77_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr_77 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_164_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="6"/>
<pin id="809" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_165_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="7"/>
<pin id="814" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln261_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="7" slack="7"/>
<pin id="819" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln261 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln262_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="7"/>
<pin id="824" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln262 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="63" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="63" pin="7"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="63" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="63" pin="7"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="50" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="238"><net_src comp="50" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="248"><net_src comp="63" pin="7"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="63" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="276"><net_src comp="63" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="63" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="304"><net_src comp="63" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="63" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="332"><net_src comp="63" pin="7"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="346"><net_src comp="63" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="360"><net_src comp="63" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="374"><net_src comp="63" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="388"><net_src comp="63" pin="7"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="402"><net_src comp="63" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="416"><net_src comp="63" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="430"><net_src comp="63" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="441" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="448" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="458"><net_src comp="63" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="63" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="463" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="470" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="477" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="484" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="491" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="498" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="505" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="512" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="524"><net_src comp="48" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="519" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="531"><net_src comp="48" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="526" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="538"><net_src comp="48" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="533" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="540" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="552"><net_src comp="48" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="547" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="554" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="564"><net_src comp="50" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="573"><net_src comp="561" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="574"><net_src comp="561" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="575"><net_src comp="561" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="576"><net_src comp="561" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="577"><net_src comp="561" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="578"><net_src comp="561" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="582"><net_src comp="56" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="587"><net_src comp="73" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="592"><net_src comp="245" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="597"><net_src comp="193" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="602"><net_src comp="249" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="607"><net_src comp="81" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="612"><net_src comp="89" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="617"><net_src comp="203" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="622"><net_src comp="203" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="627"><net_src comp="273" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="632"><net_src comp="193" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="637"><net_src comp="277" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="642"><net_src comp="97" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="647"><net_src comp="105" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="652"><net_src comp="203" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="657"><net_src comp="301" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="662"><net_src comp="193" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="667"><net_src comp="305" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="672"><net_src comp="113" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="677"><net_src comp="121" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="682"><net_src comp="203" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="687"><net_src comp="329" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="692"><net_src comp="193" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="697"><net_src comp="129" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="703"><net_src comp="343" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="708"><net_src comp="137" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="714"><net_src comp="357" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="719"><net_src comp="213" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="724"><net_src comp="145" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="730"><net_src comp="371" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="735"><net_src comp="153" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="741"><net_src comp="221" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="746"><net_src comp="221" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="751"><net_src comp="213" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="756"><net_src comp="385" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="761"><net_src comp="161" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="767"><net_src comp="399" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="772"><net_src comp="169" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="778"><net_src comp="221" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="783"><net_src comp="213" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="788"><net_src comp="413" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="793"><net_src comp="177" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="799"><net_src comp="427" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="804"><net_src comp="185" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="810"><net_src comp="221" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="815"><net_src comp="213" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="820"><net_src comp="455" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="825"><net_src comp="459" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="554" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lk | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: ClefiaDoubleSwap.1 : lk | {1 2 3 4 5 6 7 8 9 }
	Port: ClefiaDoubleSwap.1 : lk_offset | {1 }
  - Chain level:
	State 1
		lk_addr : 1
		lk_load : 2
		zext_ln246 : 1
		lk_addr_63 : 2
		lk_load_1 : 3
	State 2
		trunc_ln246 : 1
		lshr_ln : 1
		trunc_ln247 : 1
		zext_ln247 : 1
		lk_addr_64 : 2
		lk_load_2 : 3
		zext_ln248 : 1
		lk_addr_65 : 2
		lk_load_3 : 3
		tmp_s : 1
	State 3
		lshr_ln1 : 1
		trunc_ln248 : 1
		lshr_ln2 : 1
		trunc_ln249 : 1
		zext_ln249 : 1
		lk_addr_66 : 2
		lk_load_4 : 3
		zext_ln250 : 1
		lk_addr_67 : 2
		lk_load_5 : 3
	State 4
		lshr_ln3 : 1
		trunc_ln250 : 1
		lshr_ln4 : 1
		trunc_ln251 : 1
		zext_ln251 : 1
		lk_addr_68 : 2
		lk_load_6 : 3
		zext_ln252 : 1
		lk_addr_69 : 2
		lk_load_7 : 3
	State 5
		lshr_ln5 : 1
		trunc_ln252 : 1
		lshr_ln6 : 1
		zext_ln253 : 1
		lk_addr_70 : 2
		lk_load_8 : 3
		trunc_ln253_1 : 1
		zext_ln255 : 1
		lk_addr_71 : 2
		lk_load_9 : 3
	State 6
		trunc_ln253 : 1
		tmp : 1
		zext_ln256 : 1
		lk_addr_72 : 2
		lk_load_10 : 3
		trunc_ln256 : 1
		zext_ln257 : 1
		lk_addr_73 : 2
		lk_load_11 : 3
		tmp_166 : 1
	State 7
		tmp_160 : 1
		tmp_161 : 1
		trunc_ln257 : 1
		zext_ln258 : 1
		lk_addr_74 : 2
		lk_load_12 : 3
		trunc_ln258 : 1
		zext_ln259 : 1
		lk_addr_75 : 2
		lk_load_13 : 3
	State 8
		tmp_162 : 1
		tmp_163 : 1
		trunc_ln259 : 1
		zext_ln260 : 1
		lk_addr_76 : 2
		lk_load_14 : 3
		trunc_ln260 : 1
		zext_ln261 : 1
		lk_addr_77 : 2
		lk_load_15 : 3
	State 9
		tmp_164 : 1
		tmp_165 : 1
		trunc_ln261 : 1
		trunc_ln262 : 1
		store_ln117 : 1
		store_ln117 : 1
	State 10
		store_ln117 : 1
		store_ln117 : 1
	State 11
		store_ln117 : 1
		store_ln117 : 1
	State 12
		store_ln117 : 1
		store_ln117 : 1
	State 13
		store_ln117 : 1
		store_ln117 : 1
	State 14
		store_ln117 : 1
		store_ln117 : 1
	State 15
		store_ln117 : 1
		store_ln117 : 1
	State 16
		store_ln117 : 1
		store_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln246_fu_234     |    0    |    13   |
|          |      add_ln247_fu_253     |    0    |    13   |
|          |      add_ln248_fu_263     |    0    |    13   |
|          |      add_ln249_fu_281     |    0    |    13   |
|          |      add_ln250_fu_291     |    0    |    13   |
|          |      add_ln251_fu_309     |    0    |    13   |
|          |      add_ln252_fu_319     |    0    |    13   |
|    add   |      add_ln253_fu_333     |    0    |    13   |
|          |      add_ln255_fu_347     |    0    |    13   |
|          |      add_ln256_fu_361     |    0    |    13   |
|          |      add_ln257_fu_375     |    0    |    13   |
|          |      add_ln258_fu_389     |    0    |    13   |
|          |      add_ln259_fu_403     |    0    |    13   |
|          |      add_ln260_fu_417     |    0    |    13   |
|          |      add_ln261_fu_431     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | lk_offset_read_read_fu_50 |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         grp_fu_193        |    0    |    0    |
|          |         grp_fu_203        |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         grp_fu_213        |    0    |    0    |
|          |         grp_fu_221        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   lk_offset_cast_fu_229   |    0    |    0    |
|          |     zext_ln246_fu_240     |    0    |    0    |
|          |     zext_ln247_fu_258     |    0    |    0    |
|          |     zext_ln248_fu_268     |    0    |    0    |
|          |     zext_ln249_fu_286     |    0    |    0    |
|          |     zext_ln250_fu_296     |    0    |    0    |
|          |     zext_ln251_fu_314     |    0    |    0    |
|   zext   |     zext_ln252_fu_324     |    0    |    0    |
|          |     zext_ln253_fu_338     |    0    |    0    |
|          |     zext_ln255_fu_352     |    0    |    0    |
|          |     zext_ln256_fu_366     |    0    |    0    |
|          |     zext_ln257_fu_380     |    0    |    0    |
|          |     zext_ln258_fu_394     |    0    |    0    |
|          |     zext_ln259_fu_408     |    0    |    0    |
|          |     zext_ln260_fu_422     |    0    |    0    |
|          |     zext_ln261_fu_436     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln246_fu_245    |    0    |    0    |
|          |     trunc_ln247_fu_249    |    0    |    0    |
|          |     trunc_ln248_fu_273    |    0    |    0    |
|          |     trunc_ln249_fu_277    |    0    |    0    |
|          |     trunc_ln250_fu_301    |    0    |    0    |
|          |     trunc_ln251_fu_305    |    0    |    0    |
|          |     trunc_ln252_fu_329    |    0    |    0    |
|   trunc  |    trunc_ln253_1_fu_343   |    0    |    0    |
|          |     trunc_ln253_fu_357    |    0    |    0    |
|          |     trunc_ln256_fu_371    |    0    |    0    |
|          |     trunc_ln257_fu_385    |    0    |    0    |
|          |     trunc_ln258_fu_399    |    0    |    0    |
|          |     trunc_ln259_fu_413    |    0    |    0    |
|          |     trunc_ln260_fu_427    |    0    |    0    |
|          |     trunc_ln261_fu_455    |    0    |    0    |
|          |     trunc_ln262_fu_459    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |          t_fu_441         |    0    |    0    |
|          |        t_31_fu_448        |    0    |    0    |
|          |        t_32_fu_463        |    0    |    0    |
|          |        t_33_fu_470        |    0    |    0    |
|          |        t_34_fu_477        |    0    |    0    |
|          |        t_35_fu_484        |    0    |    0    |
|          |        t_36_fu_491        |    0    |    0    |
|bitconcatenate|        t_37_fu_498        |    0    |    0    |
|          |        t_38_fu_505        |    0    |    0    |
|          |        t_39_fu_512        |    0    |    0    |
|          |        t_40_fu_519        |    0    |    0    |
|          |        t_41_fu_526        |    0    |    0    |
|          |        t_42_fu_533        |    0    |    0    |
|          |        t_43_fu_540        |    0    |    0    |
|          |        t_44_fu_547        |    0    |    0    |
|          |        t_45_fu_554        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   195   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  lk_addr_63_reg_584  |    5   |
|  lk_addr_64_reg_604  |    5   |
|  lk_addr_65_reg_609  |    5   |
|  lk_addr_66_reg_639  |    5   |
|  lk_addr_67_reg_644  |    5   |
|  lk_addr_68_reg_669  |    5   |
|  lk_addr_69_reg_674  |    5   |
|  lk_addr_70_reg_694  |    5   |
|  lk_addr_71_reg_705  |    5   |
|  lk_addr_72_reg_721  |    5   |
|  lk_addr_73_reg_732  |    5   |
|  lk_addr_74_reg_758  |    5   |
|  lk_addr_75_reg_769  |    5   |
|  lk_addr_76_reg_790  |    5   |
|  lk_addr_77_reg_801  |    5   |
|    lk_addr_reg_579   |    5   |
|lk_offset_read_reg_561|    5   |
|   lshr_ln1_reg_619   |    7   |
|   lshr_ln2_reg_629   |    7   |
|   lshr_ln3_reg_649   |    7   |
|   lshr_ln4_reg_659   |    7   |
|   lshr_ln5_reg_679   |    7   |
|   lshr_ln6_reg_689   |    7   |
|    lshr_ln_reg_594   |    7   |
|    tmp_160_reg_743   |    1   |
|    tmp_161_reg_748   |    1   |
|    tmp_162_reg_775   |    1   |
|    tmp_163_reg_780   |    1   |
|    tmp_164_reg_807   |    1   |
|    tmp_165_reg_812   |    1   |
|    tmp_166_reg_738   |    1   |
|      tmp_reg_716     |    1   |
|     tmp_s_reg_614    |    7   |
|  trunc_ln246_reg_589 |    1   |
|  trunc_ln247_reg_599 |    1   |
|  trunc_ln248_reg_624 |    1   |
|  trunc_ln249_reg_634 |    1   |
|  trunc_ln250_reg_654 |    1   |
|  trunc_ln251_reg_664 |    1   |
|  trunc_ln252_reg_684 |    1   |
| trunc_ln253_1_reg_700|    1   |
|  trunc_ln253_reg_711 |    7   |
|  trunc_ln256_reg_727 |    7   |
|  trunc_ln257_reg_753 |    7   |
|  trunc_ln258_reg_764 |    7   |
|  trunc_ln259_reg_785 |    7   |
|  trunc_ln260_reg_796 |    7   |
|  trunc_ln261_reg_817 |    7   |
|  trunc_ln262_reg_822 |    7   |
+----------------------+--------+
|         Total        |   213  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |  20  |   5  |   100  ||   100   |
| grp_access_fu_63 |  p1  |   8  |   8  |   64   ||    42   |
| grp_access_fu_63 |  p2  |  20  |   0  |    0   ||   100   |
| grp_access_fu_63 |  p4  |   8  |   5  |   40   ||    42   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   204  ||  10.648 ||   284   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   284  |
|  Register |    -   |   213  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   213  |   479  |
+-----------+--------+--------+--------+
