[View]
Entity=RISC_V_Processor_Testbench
Architecture=tb_arch
TopLevelType=1
[file:.\src\1Bit_ALU.vhd]
Enabled=1
[file:.\src\OneBitAdder.vhd]
Enabled=1
[file:.\src\OneBitALU.vhd]
Enabled=1
[file:.\src\InstructionFetchUnit.vhd]
Enabled=1
[file:.\src\InstructionDecodeUnit.vhd]
Enabled=1
[file:.\src\ExecutionUnit.vhd]
Enabled=1
[file:.\src\ControlUnit.vhd]
Enabled=1
[file:.\src\MemoryUnit.vhd]
Enabled=1
[file:.\src\RiscvCore.vhd]
Enabled=1
[file:.\src\RegFile.vhd]
Enabled=1
[file:.\src\chat-gpt\InstructionFetchUnit.vhd]
Enabled=1
[file:.\src\chat-gpt\MemoryUnit.vhd]
Enabled=1
[file:.\src\chat-gpt\InstructionDecodeUnit.vhd]
Enabled=1
[file:.\src\chat-gpt\ExecutionUnit.vhd]
Enabled=1
[file:.\src\chat-gpt\ControlUnit.vhd]
Enabled=1
[file:.\src\chat-gpt\RiscvCore.vhd]
Enabled=1
[file:.\src\chat-gpt\RegFile.vhd]
Enabled=1
[file:.\src\InstructionMemory.vhd]
Enabled=1
[file:.\src\Registers.vhd]
Enabled=1
[file:.\src\DataMemory.vhd]
Enabled=1
[file:.\src\Core.vhd]
Enabled=1
[file:.\src\Processor.vhd]
Enabled=1
[file:.\src\types_pkg.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\test_process.vhd]
Enabled=1
[file:.\src\tetsfdsfsd.vhd]
Enabled=1
