INFO: [VRFC 10-2263] Analyzing Verilog file "/home/manan/vivado/adress_range_checker/adress_range_checker.srcs/sim_1/new/tb_address_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_address_checker
